Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 12 22:02:32 2025
| Host         : oat-08 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: music_player/codec_conditioner/new_frame_state/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_control/VS_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: wd_top/wc/counter_ff/q_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: wd_top/wc/state_ff/q_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: wd_top/wc/state_ff/q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1126 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.277      -37.460                     18                 2015        0.016        0.000                      0                 2015        2.000        0.000                       0                  1142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
    clkfbout_1          {0.000 25.000}       50.000          20.000          
    clkout0_1           {0.000 10.417}       20.833          48.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
    clkfbout            {0.000 25.000}       50.000          20.000          
    clkout0             {0.000 10.417}       20.833          48.000          
  clk_out2_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.008        0.000                      0                 1521        0.142        0.000                      0                 1521        3.000        0.000                       0                   839  
    clkfbout_1                                                                                                                                                           47.845        0.000                       0                     3  
    clkout0_1                12.537        0.000                      0                  181        0.156        0.000                      0                  181        9.437        0.000                       0                    94  
  clk_out2_clk_wiz_0_1       32.856        0.000                      0                  252        0.132        0.000                      0                  252       19.020        0.000                       0                   192  
  clk_out3_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.007        0.000                      0                 1521        0.142        0.000                      0                 1521        3.000        0.000                       0                   839  
    clkfbout                                                                                                                                                             47.845        0.000                       0                     3  
    clkout0                  12.537        0.000                      0                  181        0.156        0.000                      0                  181        9.437        0.000                       0                    94  
  clk_out2_clk_wiz_0         32.854        0.000                      0                  252        0.132        0.000                      0                  252       19.020        0.000                       0                   192  
  clk_out3_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1             clk_out1_clk_wiz_0_1       -2.274       -4.425                      2                    2        0.077        0.000                      0                    2  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.355        0.000                      0                   27        0.213        0.000                      0                   27  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.007        0.000                      0                 1521        0.071        0.000                      0                 1521  
clkout0               clk_out1_clk_wiz_0_1       -2.277       -4.429                      2                    2        0.075        0.000                      0                    2  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        4.353        0.000                      0                   27        0.211        0.000                      0                   27  
clk_out1_clk_wiz_0_1  clkout0_1                  -2.238      -33.029                     16                   16        0.055        0.000                      0                   16  
clk_out1_clk_wiz_0    clkout0_1                  -2.238      -33.031                     16                   16        0.055        0.000                      0                   16  
clkout0               clkout0_1                  12.557        0.000                      0                  181        0.016        0.000                      0                  181  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.780        0.000                      0                   24        0.998        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.780        0.000                      0                   24        0.998        0.000                      0                   24  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       32.854        0.000                      0                  252        0.042        0.000                      0                  252  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.007        0.000                      0                 1521        0.071        0.000                      0                 1521  
clkout0_1             clk_out1_clk_wiz_0         -2.274       -4.425                      2                    2        0.077        0.000                      0                    2  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          4.355        0.000                      0                   27        0.213        0.000                      0                   27  
clkout0               clk_out1_clk_wiz_0         -2.277       -4.429                      2                    2        0.075        0.000                      0                    2  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          4.353        0.000                      0                   27        0.211        0.000                      0                   27  
clk_out1_clk_wiz_0_1  clkout0                    -2.238      -33.029                     16                   16        0.055        0.000                      0                   16  
clkout0_1             clkout0                    12.557        0.000                      0                  181        0.016        0.000                      0                  181  
clk_out1_clk_wiz_0    clkout0                    -2.238      -33.031                     16                   16        0.055        0.000                      0                   16  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.778        0.000                      0                   24        0.996        0.000                      0                   24  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         32.854        0.000                      0                  252        0.042        0.000                      0                  252  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.778        0.000                      0                   24        0.996        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0         36.189        0.000                      0                   42        0.345        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         36.189        0.000                      0                   42        0.255        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       36.189        0.000                      0                   42        0.255        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0_1       36.191        0.000                      0                   42        0.345        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 3.949ns (57.287%)  route 2.944ns (42.713%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.583 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[0]
                         net (fo=1, routed)           1.088     5.671    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[0]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.323     5.994 r  music_player/note_player1/sine_read_4/state_reg/q[13]_i_1__2/O
                         net (fo=1, routed)           0.000     5.994    music_player/pipeline_ff_note_sample1_4/D[13]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.071     8.927    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.075     9.002    music_player/pipeline_ff_note_sample1_4/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 3.919ns (57.936%)  route 2.845ns (42.064%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.570 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[1]
                         net (fo=1, routed)           0.989     5.559    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[1]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.865 r  music_player/note_player1/sine_read_4/state_reg/q[10]_i_1__2/O
                         net (fo=1, routed)           0.000     5.865    music_player/pipeline_ff_note_sample1_4/D[10]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.071     8.927    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.029     8.956    music_player/pipeline_ff_note_sample1_4/q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.825ns (56.920%)  route 2.895ns (43.080%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.445 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[3]
                         net (fo=1, routed)           1.038     5.483    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[3]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.337     5.820 r  music_player/note_player1/sine_read_4/state_reg/q[8]_i_1__2/O
                         net (fo=1, routed)           0.000     5.820    music_player/pipeline_ff_note_sample1_4/D[8]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.071     8.962    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.037    music_player/pipeline_ff_note_sample1_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.715ns (56.079%)  route 2.910ns (43.921%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.349 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[0]
                         net (fo=1, routed)           1.053     5.402    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[0]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.323     5.725 r  music_player/note_player1/sine_read_4/state_reg/q[5]_i_1__3/O
                         net (fo=1, routed)           0.000     5.725    music_player/pipeline_ff_note_sample1_4/D[5]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.071     8.962    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.037    music_player/pipeline_ff_note_sample1_4/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 4.036ns (62.398%)  route 2.432ns (37.602%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.687 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.576     5.262    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.568 r  music_player/note_player1/sine_read_4/state_reg/q[14]_i_1__2/O
                         net (fo=1, routed)           0.000     5.568    music_player/pipeline_ff_note_sample1_4/D[14]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.071     9.002    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.031     9.033    music_player/pipeline_ff_note_sample1_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 4.051ns (63.776%)  route 2.301ns (36.224%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.809    -0.907    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           1.105     2.652    music_player/note_player3/sine_read_1/sineRom/DOADO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.776 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18/O
                         net (fo=1, routed)           0.384     3.160    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.740 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.740    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.854 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.854    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.968 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.968    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.302 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__9/O[1]
                         net (fo=1, routed)           0.812     5.114    music_player/note_player3/sine_read_1/state_reg/q_reg[14]_0[13]
    SLICE_X85Y79         LUT3 (Prop_lut3_I0_O)        0.331     5.445 r  music_player/note_player3/sine_read_1/state_reg/q[14]_i_1__9/O
                         net (fo=1, routed)           0.000     5.445    music_player/pipeline_ff_note_sample3_1/D[14]
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.535     8.366    music_player/pipeline_ff_note_sample3_1/clk_out1
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
                         clock pessimism              0.567     8.933    
                         clock uncertainty           -0.071     8.862    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)        0.075     8.937    music_player/pipeline_ff_note_sample3_1/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 3.940ns (61.126%)  route 2.506ns (38.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.562 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[3]
                         net (fo=1, routed)           0.649     5.211    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[3]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.335     5.546 r  music_player/note_player1/sine_read_4/state_reg/q[12]_i_1__2/O
                         net (fo=1, routed)           0.000     5.546    music_player/pipeline_ff_note_sample1_4/D[12]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.071     9.002    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.075     9.077    music_player/pipeline_ff_note_sample1_4/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 3.743ns (62.325%)  route 2.263ns (37.675%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.015    -0.701    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/note_player2/sine_read_4/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.769     2.522    music_player/note_player2/sine_read_4/sineRom/DOADO[0]
    SLICE_X88Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.646 r  music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13/O
                         net (fo=1, routed)           0.529     3.175    music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.770 r  music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001     3.771    music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  music_player/note_player2/sine_read_4/sineRom/q_reg[8]_i_2__10/O[2]
                         net (fo=1, routed)           0.964     4.974    music_player/note_player2/sine_read_4/state_reg/q_reg[8]_2[2]
    SLICE_X88Y98         LUT3 (Prop_lut3_I0_O)        0.331     5.305 r  music_player/note_player2/sine_read_4/state_reg/q[7]_i_1__7/O
                         net (fo=1, routed)           0.000     5.305    music_player/pipeline_ff_note_sample2_4/D[7]
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.547     8.378    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/C
                         clock pessimism              0.466     8.844    
                         clock uncertainty           -0.071     8.773    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.075     8.848    music_player/pipeline_ff_note_sample2_4/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.975ns (63.627%)  route 2.272ns (36.373%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_3/sineRom/clk_out1
    RAMB18_X4Y31         RAMB18E1                                     r  music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_3/sineRom/dout_reg/DOBDO[1]
                         net (fo=2, routed)           1.471     3.015    music_player/note_player3/sine_read_3/sineRom/DOBDO[1]
    SLICE_X81Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.139 r  music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12/O
                         net (fo=1, routed)           0.000     3.139    music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.671 r  music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.671    music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.785    music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.899    music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.233 r  music_player/note_player3/sine_read_3/sineRom/q_reg[15]_i_2__12/O[1]
                         net (fo=1, routed)           0.801     5.033    music_player/note_player3/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X81Y79         LUT3 (Prop_lut3_I0_O)        0.303     5.336 r  music_player/note_player3/sine_read_4/state_reg/q[14]_i_1__12/O
                         net (fo=1, routed)           0.000     5.336    music_player/pipeline_ff_note_sample3_4/D[14]
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_4/clk_out1
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.071     8.861    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)        0.029     8.890    music_player/pipeline_ff_note_sample3_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 3.935ns (63.680%)  route 2.244ns (36.320%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.803     2.347    music_player/note_player3/sine_read_1/sineRom/DOBDO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.471 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19/O
                         net (fo=1, routed)           0.470     2.941    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.521 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009     3.530    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.644    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.758    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.980 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__10/O[0]
                         net (fo=1, routed)           0.962     4.941    music_player/note_player3/sine_read_2/state_reg/q_reg[15]_1[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.327     5.268 r  music_player/note_player3/sine_read_2/state_reg/q[13]_i_1__10/O
                         net (fo=1, routed)           0.000     5.268    music_player/pipeline_ff_note_sample3_2/D[13]
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_2/clk_out1
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.071     8.861    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)        0.075     8.936    music_player/pipeline_ff_note_sample3_2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sample_reg/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/wc/sample_ff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    sample_reg/clk_out1
    SLICE_X113Y84        FDRE                                         r  sample_reg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_reg/q_reg[15]/Q
                         net (fo=2, routed)           0.099    -0.359    wd_top/wc/sample_ff/q_reg[15]_0[7]
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.902    -0.838    wd_top/wc/sample_ff/clk_out1
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.085    -0.501    wd_top/wc/sample_ff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 music_player/dynamite3/beat_count/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/beat_count/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/beat_count/clk_out1
    SLICE_X93Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  music_player/dynamite3/beat_count/q_reg[4]/Q
                         net (fo=5, routed)           0.102    -0.386    music_player/dynamite3/beat_count/count[4]
    SLICE_X92Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  music_player/dynamite3/beat_count/q[5]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.341    music_player/dynamite3/beat_count/next_count[5]
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/beat_count/clk_out1
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X92Y84         FDRE (Hold_fdre_C_D)         0.121    -0.495    music_player/dynamite3/beat_count/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 music_player/dynamite3/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/amplitude/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/state_change/clk_out1
    SLICE_X95Y83         FDRE                                         r  music_player/dynamite3/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  music_player/dynamite3/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.133    -0.355    music_player/dynamite3/amplitude/state[1]
    SLICE_X94Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  music_player/dynamite3/amplitude/q[5]_i_3__10/O
                         net (fo=1, routed)           0.000    -0.310    music_player/dynamite3/amplitude/amplitude_total_next[5]
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/amplitude/clk_out1
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.120    -0.496    music_player/dynamite3/amplitude/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.218%)  route 0.559ns (72.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.604    -0.627    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y89         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/Q
                         net (fo=11, routed)          0.348    -0.116    music_player/note_player2/sine_read_4/state_reg/q_reg[10]
    SLICE_X92Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  music_player/note_player2/sine_read_4/state_reg/dout_reg_i_2__3/O
                         net (fo=1, routed)           0.211     0.140    music_player/note_player2/sine_read_4/sineRom/ADDRARDADDR[8]
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.004    -0.735    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                         clock pessimism              0.504    -0.232    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.049    music_player/note_player2/sine_read_4/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.206ns (30.719%)  route 0.465ns (69.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y90         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/Q
                         net (fo=16, routed)          0.465     0.002    music_player/note_player2/sine_read_4/state_reg/q_reg[11]
    SLICE_X91Y100        LUT3 (Prop_lut3_I1_O)        0.042     0.044 r  music_player/note_player2/sine_read_4/state_reg/q[8]_i_1__7/O
                         net (fo=1, routed)           0.000     0.044    music_player/pipeline_ff_note_sample2_4/D[8]
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/C
                         clock pessimism              0.504    -0.273    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.107    -0.166    music_player/pipeline_ff_note_sample2_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.231    music_player/pumping/counter/Q[0]
    SLICE_X113Y101       LUT5 (Prop_lut5_I2_O)        0.049    -0.182 r  music_player/pumping/counter/q[3]_i_1__27/O
                         net (fo=1, routed)           0.000    -0.182    music_player/pumping/counter/next_count[3]
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.995    -0.745    music_player/pumping/counter/clk_out1
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/C
                         clock pessimism              0.246    -0.499    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.107    -0.392    music_player/pumping/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 music_player/beat_generator/counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/beat_generator/counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.622    -0.609    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  music_player/beat_generator/counter/q_reg[4]/Q
                         net (fo=4, routed)           0.087    -0.374    music_player/beat_generator/counter/q_reg[4]
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.098    -0.276 r  music_player/beat_generator/counter/q[5]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.276    music_player/beat_generator/counter/d0[5]
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.889    -0.851    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/C
                         clock pessimism              0.241    -0.609    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.121    -0.488    music_player/beat_generator/counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 music_player/dynamite1/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite1/beat_count/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.417%)  route 0.162ns (46.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.606    -0.625    music_player/dynamite1/state_change/clk_out1
    SLICE_X95Y90         FDRE                                         r  music_player/dynamite1/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  music_player/dynamite1/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.162    -0.322    music_player/dynamite1/state_change/state[1]
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.277 r  music_player/dynamite1/state_change/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.277    music_player/dynamite1/beat_count/D[0]
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite1/beat_count/clk_out1
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X94Y89         FDRE (Hold_fdre_C_D)         0.120    -0.490    music_player/dynamite1/beat_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 music_player/dynamite2/beat_count/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite2/beat_count/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/dynamite2/beat_count/q_reg[3]/Q
                         net (fo=6, routed)           0.122    -0.364    music_player/dynamite2/beat_count/count[3]
    SLICE_X93Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  music_player/dynamite2/beat_count/q[3]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    music_player/dynamite2/beat_count/next_count[3]
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X93Y91         FDRE (Hold_fdre_C_D)         0.092    -0.534    music_player/dynamite2/beat_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.693%)  route 0.318ns (60.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.318    -0.030    music_player/pumping/counter/Q[0]
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  music_player/pumping/counter/q[4]_i_1__27/O
                         net (fo=1, routed)           0.000     0.015    music_player/pumping/counter/next_count[4]
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.909    -0.831    music_player/pumping/counter/clk_out1
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y98        FDRE (Hold_fdre_C_D)         0.121    -0.206    music_player/pumping/counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y34     wd_top/sample_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30     music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30     music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y32     music_player/note_player2/freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y32     music_player/note_player2/freq_reg/q_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y30     music_player/note_player1/freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y30     music_player/note_player1/freq_reg/q_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/note_player1/sine_read_1/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/note_player1/sine_read_1/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y36     music_player/note_player2/sine_read_2/sineRom/dout_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y75     music_player/pipeline_ff_note_sample3_1/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y75     music_player/pipeline_ff_note_sample3_1/q_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y75     music_player/pipeline_ff_note_sample3_1/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y75     music_player/pipeline_ff_note_sample3_1/q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.257    19.420    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.420    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 3.056ns (38.390%)  route 4.904ns (61.610%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.764     7.025    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.095    19.582    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             12.560ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.234    19.443    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.443    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.560    

Slack (MET) :             12.629ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 3.082ns (39.820%)  route 4.658ns (60.180%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.547     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.150     6.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1/O
                         net (fo=2, routed)           0.334     6.804    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.244    19.433    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.433    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 12.629    

Slack (MET) :             12.714ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.056ns (38.974%)  route 4.785ns (61.026%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.645     6.905    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.058    19.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.619    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 12.714    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 3.056ns (40.135%)  route 4.558ns (59.865%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.384     6.157    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.281 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1/O
                         net (fo=2, routed)           0.398     6.679    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.067    19.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.610    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             12.979ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 3.056ns (40.278%)  route 4.531ns (59.722%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.376     6.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.272 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1/O
                         net (fo=2, routed)           0.379     6.651    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.047    19.630    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         19.630    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 12.979    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 3.056ns (40.438%)  route 4.501ns (59.562%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.393     6.166    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.332     6.621    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.045    19.632    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.632    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.056ns (40.463%)  route 4.497ns (59.537%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.285 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1/O
                         net (fo=2, routed)           0.331     6.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.028    19.649    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.649    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 3.056ns (40.495%)  route 4.491ns (59.505%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 19.312 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.975     5.747    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1/O
                         net (fo=2, routed)           0.739     6.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.644    19.312    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.567    19.879    
                         clock uncertainty           -0.160    19.719    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)       -0.063    19.656    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 13.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.712    -0.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.105    -0.271    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.985    -0.753    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.251    -0.502    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.075    -0.427    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.669%)  route 0.097ns (34.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/Q
                         net (fo=1, routed)           0.097    -0.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.251    -0.501    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092    -0.409    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.016%)  route 0.213ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.645    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.497 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.213    -0.284    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.463    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.083    -0.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][1]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[2]
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.092    -0.515    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.275%)  route 0.264ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.264    -0.215    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[4]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.409    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.154    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.484    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.486    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.248%)  route 0.116ns (35.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.116    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.516    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.309%)  route 0.177ns (48.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.177    -0.302    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120    -0.487    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.292    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.043    -0.249 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.242    -0.620    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y8      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y23      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y21      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y21      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y21      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.571ns (22.355%)  route 5.456ns (77.645%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043     6.158    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.088    39.058    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.014    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         39.014    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.944ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.571ns (22.642%)  route 5.368ns (77.358%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954     6.069    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.088    39.052    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.013    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.013    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 32.944    

Slack (MET) :             32.996ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.571ns (22.832%)  route 5.310ns (77.168%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897     6.011    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.088    39.052    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.008    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 32.996    

Slack (MET) :             32.997ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.571ns (22.797%)  route 5.320ns (77.203%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907     6.022    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.088    39.058    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.019    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 32.997    

Slack (MET) :             33.036ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.088    39.055    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.003    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.036    

Slack (MET) :             33.037ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.088    39.058    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.006    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.037    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.088    39.055    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.008    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.042ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.088    39.058    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.011    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.042    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.088    39.058    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.028    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         39.028    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.076ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.571ns (22.409%)  route 5.440ns (77.591%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027     6.141    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.088    39.058    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.217    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         39.217    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.333    U3/inst/encb/q_m_reg[6]
    SLICE_X111Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  U3/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U3/inst/encb/dout[6]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.420    U3/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.331    U3/inst/encb/q_m_reg[5]
    SLICE_X111Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.286 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U3/inst/encb/dout[5]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.420    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.326    U3/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X111Y130       LUT5 (Prop_lut5_I4_O)        0.045    -0.281 r  U3/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.281    U3/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.248    -0.508    
    SLICE_X111Y130       FDCE (Hold_fdce_C_D)         0.092    -0.416    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDRE                                         r  U3/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.110    -0.272    U3/inst/encg/n1d[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    U3/inst/encg/q_m_1
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encg/pix_clk
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.390    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.321%)  route 0.099ns (34.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.285    U3/inst/encb/q_m_reg[2]
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U3/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U3/inst/encb/dout[2]
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X113Y126       FDCE (Hold_fdce_C_D)         0.092    -0.420    U3/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.316%)  route 0.106ns (33.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encr/pix_clk
    SLICE_X108Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.106    -0.256    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X111Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.092    -0.396    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X107Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/encr/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.136    -0.250    U3/inst/encr/p_0_in5_in
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/q_m_1
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X108Y125       FDRE (Hold_fdre_C_D)         0.120    -0.394    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encb/pix_clk
    SLICE_X108Y124       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.250    U3/inst/encb/c0_q
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.251    -0.514    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.075    -0.439    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.108    -0.255    U3/inst/encr/p_0_in3_in
    SLICE_X109Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  U3/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.210    U3/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.092    -0.422    U3/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.347%)  route 0.120ns (34.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X109Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.274    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.099    -0.175 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X110Y131       FDCE (Hold_fdce_C_D)         0.092    -0.392    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[28].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 3.949ns (57.287%)  route 2.944ns (42.713%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.583 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[0]
                         net (fo=1, routed)           1.088     5.671    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[0]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.323     5.994 r  music_player/note_player1/sine_read_4/state_reg/q[13]_i_1__2/O
                         net (fo=1, routed)           0.000     5.994    music_player/pipeline_ff_note_sample1_4/D[13]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.072     8.926    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.075     9.001    music_player/pipeline_ff_note_sample1_4/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 3.919ns (57.936%)  route 2.845ns (42.064%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.570 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[1]
                         net (fo=1, routed)           0.989     5.559    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[1]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.865 r  music_player/note_player1/sine_read_4/state_reg/q[10]_i_1__2/O
                         net (fo=1, routed)           0.000     5.865    music_player/pipeline_ff_note_sample1_4/D[10]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.072     8.926    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.029     8.955    music_player/pipeline_ff_note_sample1_4/q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.825ns (56.920%)  route 2.895ns (43.080%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.445 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[3]
                         net (fo=1, routed)           1.038     5.483    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[3]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.337     5.820 r  music_player/note_player1/sine_read_4/state_reg/q[8]_i_1__2/O
                         net (fo=1, routed)           0.000     5.820    music_player/pipeline_ff_note_sample1_4/D[8]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.072     8.961    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.036    music_player/pipeline_ff_note_sample1_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.715ns (56.079%)  route 2.910ns (43.921%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.349 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[0]
                         net (fo=1, routed)           1.053     5.402    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[0]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.323     5.725 r  music_player/note_player1/sine_read_4/state_reg/q[5]_i_1__3/O
                         net (fo=1, routed)           0.000     5.725    music_player/pipeline_ff_note_sample1_4/D[5]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.072     8.961    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.036    music_player/pipeline_ff_note_sample1_4/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 4.036ns (62.398%)  route 2.432ns (37.602%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.687 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.576     5.262    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.568 r  music_player/note_player1/sine_read_4/state_reg/q[14]_i_1__2/O
                         net (fo=1, routed)           0.000     5.568    music_player/pipeline_ff_note_sample1_4/D[14]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.072     9.001    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.031     9.032    music_player/pipeline_ff_note_sample1_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 4.051ns (63.776%)  route 2.301ns (36.224%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.809    -0.907    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           1.105     2.652    music_player/note_player3/sine_read_1/sineRom/DOADO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.776 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18/O
                         net (fo=1, routed)           0.384     3.160    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.740 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.740    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.854 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.854    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.968 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.968    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.302 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__9/O[1]
                         net (fo=1, routed)           0.812     5.114    music_player/note_player3/sine_read_1/state_reg/q_reg[14]_0[13]
    SLICE_X85Y79         LUT3 (Prop_lut3_I0_O)        0.331     5.445 r  music_player/note_player3/sine_read_1/state_reg/q[14]_i_1__9/O
                         net (fo=1, routed)           0.000     5.445    music_player/pipeline_ff_note_sample3_1/D[14]
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.535     8.366    music_player/pipeline_ff_note_sample3_1/clk_out1
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
                         clock pessimism              0.567     8.933    
                         clock uncertainty           -0.072     8.861    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)        0.075     8.936    music_player/pipeline_ff_note_sample3_1/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 3.940ns (61.126%)  route 2.506ns (38.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.562 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[3]
                         net (fo=1, routed)           0.649     5.211    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[3]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.335     5.546 r  music_player/note_player1/sine_read_4/state_reg/q[12]_i_1__2/O
                         net (fo=1, routed)           0.000     5.546    music_player/pipeline_ff_note_sample1_4/D[12]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.072     9.001    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.075     9.076    music_player/pipeline_ff_note_sample1_4/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 3.743ns (62.325%)  route 2.263ns (37.675%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.015    -0.701    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/note_player2/sine_read_4/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.769     2.522    music_player/note_player2/sine_read_4/sineRom/DOADO[0]
    SLICE_X88Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.646 r  music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13/O
                         net (fo=1, routed)           0.529     3.175    music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.770 r  music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001     3.771    music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  music_player/note_player2/sine_read_4/sineRom/q_reg[8]_i_2__10/O[2]
                         net (fo=1, routed)           0.964     4.974    music_player/note_player2/sine_read_4/state_reg/q_reg[8]_2[2]
    SLICE_X88Y98         LUT3 (Prop_lut3_I0_O)        0.331     5.305 r  music_player/note_player2/sine_read_4/state_reg/q[7]_i_1__7/O
                         net (fo=1, routed)           0.000     5.305    music_player/pipeline_ff_note_sample2_4/D[7]
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.547     8.378    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/C
                         clock pessimism              0.466     8.844    
                         clock uncertainty           -0.072     8.773    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.075     8.848    music_player/pipeline_ff_note_sample2_4/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.975ns (63.627%)  route 2.272ns (36.373%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_3/sineRom/clk_out1
    RAMB18_X4Y31         RAMB18E1                                     r  music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_3/sineRom/dout_reg/DOBDO[1]
                         net (fo=2, routed)           1.471     3.015    music_player/note_player3/sine_read_3/sineRom/DOBDO[1]
    SLICE_X81Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.139 r  music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12/O
                         net (fo=1, routed)           0.000     3.139    music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.671 r  music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.671    music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.785    music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.899    music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.233 r  music_player/note_player3/sine_read_3/sineRom/q_reg[15]_i_2__12/O[1]
                         net (fo=1, routed)           0.801     5.033    music_player/note_player3/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X81Y79         LUT3 (Prop_lut3_I0_O)        0.303     5.336 r  music_player/note_player3/sine_read_4/state_reg/q[14]_i_1__12/O
                         net (fo=1, routed)           0.000     5.336    music_player/pipeline_ff_note_sample3_4/D[14]
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_4/clk_out1
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)        0.029     8.889    music_player/pipeline_ff_note_sample3_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 3.935ns (63.680%)  route 2.244ns (36.320%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.803     2.347    music_player/note_player3/sine_read_1/sineRom/DOBDO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.471 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19/O
                         net (fo=1, routed)           0.470     2.941    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.521 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009     3.530    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.644    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.758    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.980 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__10/O[0]
                         net (fo=1, routed)           0.962     4.941    music_player/note_player3/sine_read_2/state_reg/q_reg[15]_1[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.327     5.268 r  music_player/note_player3/sine_read_2/state_reg/q[13]_i_1__10/O
                         net (fo=1, routed)           0.000     5.268    music_player/pipeline_ff_note_sample3_2/D[13]
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_2/clk_out1
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)        0.075     8.935    music_player/pipeline_ff_note_sample3_2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sample_reg/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/wc/sample_ff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    sample_reg/clk_out1
    SLICE_X113Y84        FDRE                                         r  sample_reg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_reg/q_reg[15]/Q
                         net (fo=2, routed)           0.099    -0.359    wd_top/wc/sample_ff/q_reg[15]_0[7]
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.902    -0.838    wd_top/wc/sample_ff/clk_out1
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.085    -0.501    wd_top/wc/sample_ff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 music_player/dynamite3/beat_count/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/beat_count/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/beat_count/clk_out1
    SLICE_X93Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  music_player/dynamite3/beat_count/q_reg[4]/Q
                         net (fo=5, routed)           0.102    -0.386    music_player/dynamite3/beat_count/count[4]
    SLICE_X92Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  music_player/dynamite3/beat_count/q[5]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.341    music_player/dynamite3/beat_count/next_count[5]
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/beat_count/clk_out1
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X92Y84         FDRE (Hold_fdre_C_D)         0.121    -0.495    music_player/dynamite3/beat_count/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 music_player/dynamite3/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/amplitude/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/state_change/clk_out1
    SLICE_X95Y83         FDRE                                         r  music_player/dynamite3/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  music_player/dynamite3/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.133    -0.355    music_player/dynamite3/amplitude/state[1]
    SLICE_X94Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  music_player/dynamite3/amplitude/q[5]_i_3__10/O
                         net (fo=1, routed)           0.000    -0.310    music_player/dynamite3/amplitude/amplitude_total_next[5]
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/amplitude/clk_out1
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.120    -0.496    music_player/dynamite3/amplitude/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.218%)  route 0.559ns (72.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.604    -0.627    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y89         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/Q
                         net (fo=11, routed)          0.348    -0.116    music_player/note_player2/sine_read_4/state_reg/q_reg[10]
    SLICE_X92Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  music_player/note_player2/sine_read_4/state_reg/dout_reg_i_2__3/O
                         net (fo=1, routed)           0.211     0.140    music_player/note_player2/sine_read_4/sineRom/ADDRARDADDR[8]
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.004    -0.735    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                         clock pessimism              0.504    -0.232    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.049    music_player/note_player2/sine_read_4/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.206ns (30.719%)  route 0.465ns (69.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y90         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/Q
                         net (fo=16, routed)          0.465     0.002    music_player/note_player2/sine_read_4/state_reg/q_reg[11]
    SLICE_X91Y100        LUT3 (Prop_lut3_I1_O)        0.042     0.044 r  music_player/note_player2/sine_read_4/state_reg/q[8]_i_1__7/O
                         net (fo=1, routed)           0.000     0.044    music_player/pipeline_ff_note_sample2_4/D[8]
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/C
                         clock pessimism              0.504    -0.273    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.107    -0.166    music_player/pipeline_ff_note_sample2_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.231    music_player/pumping/counter/Q[0]
    SLICE_X113Y101       LUT5 (Prop_lut5_I2_O)        0.049    -0.182 r  music_player/pumping/counter/q[3]_i_1__27/O
                         net (fo=1, routed)           0.000    -0.182    music_player/pumping/counter/next_count[3]
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.995    -0.745    music_player/pumping/counter/clk_out1
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/C
                         clock pessimism              0.246    -0.499    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.107    -0.392    music_player/pumping/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 music_player/beat_generator/counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/beat_generator/counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.622    -0.609    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  music_player/beat_generator/counter/q_reg[4]/Q
                         net (fo=4, routed)           0.087    -0.374    music_player/beat_generator/counter/q_reg[4]
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.098    -0.276 r  music_player/beat_generator/counter/q[5]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.276    music_player/beat_generator/counter/d0[5]
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.889    -0.851    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/C
                         clock pessimism              0.241    -0.609    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.121    -0.488    music_player/beat_generator/counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 music_player/dynamite1/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite1/beat_count/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.417%)  route 0.162ns (46.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.606    -0.625    music_player/dynamite1/state_change/clk_out1
    SLICE_X95Y90         FDRE                                         r  music_player/dynamite1/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  music_player/dynamite1/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.162    -0.322    music_player/dynamite1/state_change/state[1]
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.277 r  music_player/dynamite1/state_change/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.277    music_player/dynamite1/beat_count/D[0]
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite1/beat_count/clk_out1
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X94Y89         FDRE (Hold_fdre_C_D)         0.120    -0.490    music_player/dynamite1/beat_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 music_player/dynamite2/beat_count/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite2/beat_count/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/dynamite2/beat_count/q_reg[3]/Q
                         net (fo=6, routed)           0.122    -0.364    music_player/dynamite2/beat_count/count[3]
    SLICE_X93Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  music_player/dynamite2/beat_count/q[3]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    music_player/dynamite2/beat_count/next_count[3]
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
                         clock pessimism              0.238    -0.626    
    SLICE_X93Y91         FDRE (Hold_fdre_C_D)         0.092    -0.534    music_player/dynamite2/beat_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.693%)  route 0.318ns (60.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.318    -0.030    music_player/pumping/counter/Q[0]
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  music_player/pumping/counter/q[4]_i_1__27/O
                         net (fo=1, routed)           0.000     0.015    music_player/pumping/counter/next_count[4]
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.909    -0.831    music_player/pumping/counter/clk_out1
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X112Y98        FDRE (Hold_fdre_C_D)         0.121    -0.206    music_player/pumping/counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y34     wd_top/sample_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30     music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30     music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y32     music_player/note_player2/freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y32     music_player/note_player2/freq_reg/q_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y30     music_player/note_player1/freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y30     music_player/note_player1/freq_reg/q_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/note_player1/sine_read_1/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/note_player1/sine_read_1/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y36     music_player/note_player2/sine_read_2/sineRom/dout_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y75     music_player/pipeline_ff_note_sample3_1/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y75     music_player/pipeline_ff_note_sample3_1/q_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77     music_player/pipeline_ff_note_sample3_1/q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y79     music_player/pipeline_ff_note_sample3_1/q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y75     music_player/pipeline_ff_note_sample3_1/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y75     music_player/pipeline_ff_note_sample3_1/q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.257    19.420    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.420    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.537    

Slack (MET) :             12.557ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 3.056ns (38.390%)  route 4.904ns (61.610%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.764     7.025    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.095    19.582    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.582    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 12.557    

Slack (MET) :             12.560ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.234    19.443    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.443    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.560    

Slack (MET) :             12.629ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 3.082ns (39.820%)  route 4.658ns (60.180%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.547     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.150     6.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1/O
                         net (fo=2, routed)           0.334     6.804    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.244    19.433    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.433    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 12.629    

Slack (MET) :             12.713ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.056ns (38.974%)  route 4.785ns (61.026%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.645     6.905    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.058    19.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.619    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 12.713    

Slack (MET) :             12.931ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 3.056ns (40.135%)  route 4.558ns (59.865%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.384     6.157    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.281 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1/O
                         net (fo=2, routed)           0.398     6.679    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.067    19.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.610    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 12.931    

Slack (MET) :             12.978ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 3.056ns (40.278%)  route 4.531ns (59.722%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.376     6.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.272 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1/O
                         net (fo=2, routed)           0.379     6.651    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.047    19.630    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         19.630    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 12.978    

Slack (MET) :             13.010ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 3.056ns (40.438%)  route 4.501ns (59.562%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.393     6.166    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.332     6.621    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.045    19.632    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.632    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 13.010    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.056ns (40.463%)  route 4.497ns (59.537%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.285 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1/O
                         net (fo=2, routed)           0.331     6.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.160    19.677    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.028    19.649    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.649    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 3.056ns (40.495%)  route 4.491ns (59.505%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 19.312 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.975     5.747    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1/O
                         net (fo=2, routed)           0.739     6.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.644    19.312    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.567    19.879    
                         clock uncertainty           -0.160    19.719    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)       -0.063    19.656    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 13.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.712    -0.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.105    -0.271    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.985    -0.753    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.251    -0.502    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.075    -0.427    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.669%)  route 0.097ns (34.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/Q
                         net (fo=1, routed)           0.097    -0.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.251    -0.501    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092    -0.409    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.016%)  route 0.213ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.645    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.497 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.213    -0.284    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.463    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.083    -0.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][1]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[2]
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.092    -0.515    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.275%)  route 0.264ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.264    -0.215    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[4]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.409    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.154    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.484    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.486    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.248%)  route 0.116ns (35.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.116    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.516    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.309%)  route 0.177ns (48.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.177    -0.302    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120    -0.487    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.292    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.043    -0.249 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.242    -0.620    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y8      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y23      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y21      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y21      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y21      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y22      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X96Y105    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y25      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X5Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y24      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.854ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.571ns (22.355%)  route 5.456ns (77.645%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043     6.158    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.012    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 32.854    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.571ns (22.642%)  route 5.368ns (77.358%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954     6.069    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.090    39.050    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.011    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.994ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.571ns (22.832%)  route 5.310ns (77.168%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897     6.011    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.090    39.050    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.006    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 32.994    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.571ns (22.797%)  route 5.320ns (77.203%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907     6.022    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.017    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 32.995    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.090    39.053    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.001    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.035ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.004    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.035    

Slack (MET) :             33.039ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.090    39.053    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.006    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.039    

Slack (MET) :             33.040ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.009    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.040    

Slack (MET) :             33.057ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.026    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.057    

Slack (MET) :             33.074ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.571ns (22.409%)  route 5.440ns (77.591%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027     6.141    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.215    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         39.215    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.333    U3/inst/encb/q_m_reg[6]
    SLICE_X111Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  U3/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U3/inst/encb/dout[6]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.420    U3/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.331    U3/inst/encb/q_m_reg[5]
    SLICE_X111Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.286 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U3/inst/encb/dout[5]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.420    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.326    U3/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X111Y130       LUT5 (Prop_lut5_I4_O)        0.045    -0.281 r  U3/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.281    U3/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.248    -0.508    
    SLICE_X111Y130       FDCE (Hold_fdce_C_D)         0.092    -0.416    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDRE                                         r  U3/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.110    -0.272    U3/inst/encg/n1d[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    U3/inst/encg/q_m_1
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encg/pix_clk
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.390    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.321%)  route 0.099ns (34.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.285    U3/inst/encb/q_m_reg[2]
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U3/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U3/inst/encb/dout[2]
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X113Y126       FDCE (Hold_fdce_C_D)         0.092    -0.420    U3/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.316%)  route 0.106ns (33.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encr/pix_clk
    SLICE_X108Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.106    -0.256    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X111Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.092    -0.396    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X107Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/encr/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.136    -0.250    U3/inst/encr/p_0_in5_in
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/q_m_1
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X108Y125       FDRE (Hold_fdre_C_D)         0.120    -0.394    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encb/pix_clk
    SLICE_X108Y124       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.250    U3/inst/encb/c0_q
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.251    -0.514    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.075    -0.439    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.108    -0.255    U3/inst/encr/p_0_in3_in
    SLICE_X109Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  U3/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.210    U3/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.092    -0.422    U3/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.347%)  route 0.120ns (34.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X109Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.274    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.099    -0.175 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.484    
    SLICE_X110Y131       FDCE (Hold_fdce_C_D)         0.092    -0.392    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y126   U3/inst/srldly_0/srl[28].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y124   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.274ns,  Total Violation       -4.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.917%)  route 1.955ns (81.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.955   230.843    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.450   228.615    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)       -0.047   228.568    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.568    
                         arrival time                        -230.843    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.531%)  route 1.784ns (75.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.784   230.673    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.124   230.797 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000   230.797    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.450   228.615    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)        0.031   228.646    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.646    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.913%)  route 0.703ns (79.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.703     0.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.351 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000     0.351    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.450     0.182    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.092     0.274    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.177%)  route 0.854ns (85.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.854     0.457    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.450     0.182    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.075     0.257    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.010%)  route 3.135ns (67.990%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.606ns (14.758%)  route 3.500ns (85.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.150     1.417 r  vga_control/RAM_reg_i_3/O
                         net (fo=3, routed)           1.831     3.248    wd_top/sample_ram/RAM_reg_1[6]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.208     8.518    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.744    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.050%)  route 3.034ns (83.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.124     1.391 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           1.364     2.755    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.208     8.518    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.952    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  5.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.187ns (21.512%)  route 0.682ns (78.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.682     0.224    vga_control/x[8]
    SLICE_X112Y82        LUT3 (Prop_lut3_I1_O)        0.046     0.270 r  vga_control/RAM_reg_i_1/O
                         net (fo=3, routed)           0.000     0.270    wd_top/wd/addr_ff/q_reg[8]_0[8]
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.208    -0.065    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.122     0.057    wd_top/wd/addr_ff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.226ns (27.655%)  route 0.591ns (72.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.302     0.215    wd_top/wd/addr_ff/q_reg[8]_0[3]
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.208    -0.065    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)        -0.005    -0.070    wd_top/wd/addr_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.226ns (23.595%)  route 0.732ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.442     0.355    wd_top/sample_ram/RAM_reg_1[3]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.118     0.070    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.245ns (28.447%)  route 0.616ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.174     0.257    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.208    -0.064    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)        -0.012    -0.076    wd_top/wd/addr_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.325    -0.134    vga_control/x[8]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  vga_control/RAM_reg_i_2/O
                         net (fo=3, routed)           0.644     0.555    wd_top/sample_ram/RAM_reg_1[7]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.209ns (20.345%)  route 0.818ns (79.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.303     0.423    wd_top/wd/addr_ff/q_reg[8]_0[0]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.208    -0.064    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.061    -0.003    wd_top/wd/addr_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.245ns (21.358%)  route 0.902ns (78.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.460     0.543    wd_top/sample_ram/RAM_reg_1[2]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.116     0.068    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.113%)  route 1.045ns (84.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.424    -0.035    vga_control/x[6]
    SLICE_X112Y82        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  vga_control/RAM_reg_i_4/O
                         net (fo=3, routed)           0.621     0.631    wd_top/sample_ram/RAM_reg_1[5]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.882%)  route 1.029ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.514     0.634    wd_top/sample_ram/RAM_reg_1[0]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.209ns (16.809%)  route 1.034ns (83.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[5]/Q
                         net (fo=11, routed)          0.384    -0.057    vga_control/x[5]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.045    -0.012 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           0.650     0.639    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 3.949ns (57.287%)  route 2.944ns (42.713%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.583 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[0]
                         net (fo=1, routed)           1.088     5.671    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[0]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.323     5.994 r  music_player/note_player1/sine_read_4/state_reg/q[13]_i_1__2/O
                         net (fo=1, routed)           0.000     5.994    music_player/pipeline_ff_note_sample1_4/D[13]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.072     8.926    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.075     9.001    music_player/pipeline_ff_note_sample1_4/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 3.919ns (57.936%)  route 2.845ns (42.064%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.570 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[1]
                         net (fo=1, routed)           0.989     5.559    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[1]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.865 r  music_player/note_player1/sine_read_4/state_reg/q[10]_i_1__2/O
                         net (fo=1, routed)           0.000     5.865    music_player/pipeline_ff_note_sample1_4/D[10]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.072     8.926    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.029     8.955    music_player/pipeline_ff_note_sample1_4/q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.825ns (56.920%)  route 2.895ns (43.080%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.445 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[3]
                         net (fo=1, routed)           1.038     5.483    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[3]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.337     5.820 r  music_player/note_player1/sine_read_4/state_reg/q[8]_i_1__2/O
                         net (fo=1, routed)           0.000     5.820    music_player/pipeline_ff_note_sample1_4/D[8]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.072     8.961    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.036    music_player/pipeline_ff_note_sample1_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.715ns (56.079%)  route 2.910ns (43.921%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.349 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[0]
                         net (fo=1, routed)           1.053     5.402    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[0]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.323     5.725 r  music_player/note_player1/sine_read_4/state_reg/q[5]_i_1__3/O
                         net (fo=1, routed)           0.000     5.725    music_player/pipeline_ff_note_sample1_4/D[5]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.072     8.961    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.036    music_player/pipeline_ff_note_sample1_4/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 4.036ns (62.398%)  route 2.432ns (37.602%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.687 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.576     5.262    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.568 r  music_player/note_player1/sine_read_4/state_reg/q[14]_i_1__2/O
                         net (fo=1, routed)           0.000     5.568    music_player/pipeline_ff_note_sample1_4/D[14]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.072     9.001    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.031     9.032    music_player/pipeline_ff_note_sample1_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 4.051ns (63.776%)  route 2.301ns (36.224%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.809    -0.907    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           1.105     2.652    music_player/note_player3/sine_read_1/sineRom/DOADO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.776 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18/O
                         net (fo=1, routed)           0.384     3.160    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.740 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.740    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.854 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.854    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.968 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.968    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.302 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__9/O[1]
                         net (fo=1, routed)           0.812     5.114    music_player/note_player3/sine_read_1/state_reg/q_reg[14]_0[13]
    SLICE_X85Y79         LUT3 (Prop_lut3_I0_O)        0.331     5.445 r  music_player/note_player3/sine_read_1/state_reg/q[14]_i_1__9/O
                         net (fo=1, routed)           0.000     5.445    music_player/pipeline_ff_note_sample3_1/D[14]
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.535     8.366    music_player/pipeline_ff_note_sample3_1/clk_out1
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
                         clock pessimism              0.567     8.933    
                         clock uncertainty           -0.072     8.861    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)        0.075     8.936    music_player/pipeline_ff_note_sample3_1/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 3.940ns (61.126%)  route 2.506ns (38.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.562 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[3]
                         net (fo=1, routed)           0.649     5.211    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[3]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.335     5.546 r  music_player/note_player1/sine_read_4/state_reg/q[12]_i_1__2/O
                         net (fo=1, routed)           0.000     5.546    music_player/pipeline_ff_note_sample1_4/D[12]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.072     9.001    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.075     9.076    music_player/pipeline_ff_note_sample1_4/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 3.743ns (62.325%)  route 2.263ns (37.675%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.015    -0.701    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/note_player2/sine_read_4/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.769     2.522    music_player/note_player2/sine_read_4/sineRom/DOADO[0]
    SLICE_X88Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.646 r  music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13/O
                         net (fo=1, routed)           0.529     3.175    music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.770 r  music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001     3.771    music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  music_player/note_player2/sine_read_4/sineRom/q_reg[8]_i_2__10/O[2]
                         net (fo=1, routed)           0.964     4.974    music_player/note_player2/sine_read_4/state_reg/q_reg[8]_2[2]
    SLICE_X88Y98         LUT3 (Prop_lut3_I0_O)        0.331     5.305 r  music_player/note_player2/sine_read_4/state_reg/q[7]_i_1__7/O
                         net (fo=1, routed)           0.000     5.305    music_player/pipeline_ff_note_sample2_4/D[7]
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.547     8.378    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/C
                         clock pessimism              0.466     8.844    
                         clock uncertainty           -0.072     8.773    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.075     8.848    music_player/pipeline_ff_note_sample2_4/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.975ns (63.627%)  route 2.272ns (36.373%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_3/sineRom/clk_out1
    RAMB18_X4Y31         RAMB18E1                                     r  music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_3/sineRom/dout_reg/DOBDO[1]
                         net (fo=2, routed)           1.471     3.015    music_player/note_player3/sine_read_3/sineRom/DOBDO[1]
    SLICE_X81Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.139 r  music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12/O
                         net (fo=1, routed)           0.000     3.139    music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.671 r  music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.671    music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.785    music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.899    music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.233 r  music_player/note_player3/sine_read_3/sineRom/q_reg[15]_i_2__12/O[1]
                         net (fo=1, routed)           0.801     5.033    music_player/note_player3/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X81Y79         LUT3 (Prop_lut3_I0_O)        0.303     5.336 r  music_player/note_player3/sine_read_4/state_reg/q[14]_i_1__12/O
                         net (fo=1, routed)           0.000     5.336    music_player/pipeline_ff_note_sample3_4/D[14]
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_4/clk_out1
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)        0.029     8.889    music_player/pipeline_ff_note_sample3_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 3.935ns (63.680%)  route 2.244ns (36.320%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.803     2.347    music_player/note_player3/sine_read_1/sineRom/DOBDO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.471 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19/O
                         net (fo=1, routed)           0.470     2.941    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.521 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009     3.530    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.644    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.758    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.980 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__10/O[0]
                         net (fo=1, routed)           0.962     4.941    music_player/note_player3/sine_read_2/state_reg/q_reg[15]_1[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.327     5.268 r  music_player/note_player3/sine_read_2/state_reg/q[13]_i_1__10/O
                         net (fo=1, routed)           0.000     5.268    music_player/pipeline_ff_note_sample3_2/D[13]
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_2/clk_out1
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)        0.075     8.935    music_player/pipeline_ff_note_sample3_2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sample_reg/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/wc/sample_ff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    sample_reg/clk_out1
    SLICE_X113Y84        FDRE                                         r  sample_reg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_reg/q_reg[15]/Q
                         net (fo=2, routed)           0.099    -0.359    wd_top/wc/sample_ff/q_reg[15]_0[7]
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.902    -0.838    wd_top/wc/sample_ff/clk_out1
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.085    -0.430    wd_top/wc/sample_ff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 music_player/dynamite3/beat_count/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/beat_count/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/beat_count/clk_out1
    SLICE_X93Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  music_player/dynamite3/beat_count/q_reg[4]/Q
                         net (fo=5, routed)           0.102    -0.386    music_player/dynamite3/beat_count/count[4]
    SLICE_X92Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  music_player/dynamite3/beat_count/q[5]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.341    music_player/dynamite3/beat_count/next_count[5]
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/beat_count/clk_out1
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.072    -0.545    
    SLICE_X92Y84         FDRE (Hold_fdre_C_D)         0.121    -0.424    music_player/dynamite3/beat_count/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 music_player/dynamite3/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/amplitude/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/state_change/clk_out1
    SLICE_X95Y83         FDRE                                         r  music_player/dynamite3/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  music_player/dynamite3/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.133    -0.355    music_player/dynamite3/amplitude/state[1]
    SLICE_X94Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  music_player/dynamite3/amplitude/q[5]_i_3__10/O
                         net (fo=1, routed)           0.000    -0.310    music_player/dynamite3/amplitude/amplitude_total_next[5]
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/amplitude/clk_out1
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.072    -0.545    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.120    -0.425    music_player/dynamite3/amplitude/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.218%)  route 0.559ns (72.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.604    -0.627    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y89         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/Q
                         net (fo=11, routed)          0.348    -0.116    music_player/note_player2/sine_read_4/state_reg/q_reg[10]
    SLICE_X92Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  music_player/note_player2/sine_read_4/state_reg/dout_reg_i_2__3/O
                         net (fo=1, routed)           0.211     0.140    music_player/note_player2/sine_read_4/sineRom/ADDRARDADDR[8]
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.004    -0.735    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                         clock pessimism              0.504    -0.232    
                         clock uncertainty            0.072    -0.160    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.023    music_player/note_player2/sine_read_4/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.206ns (30.719%)  route 0.465ns (69.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y90         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/Q
                         net (fo=16, routed)          0.465     0.002    music_player/note_player2/sine_read_4/state_reg/q_reg[11]
    SLICE_X91Y100        LUT3 (Prop_lut3_I1_O)        0.042     0.044 r  music_player/note_player2/sine_read_4/state_reg/q[8]_i_1__7/O
                         net (fo=1, routed)           0.000     0.044    music_player/pipeline_ff_note_sample2_4/D[8]
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/C
                         clock pessimism              0.504    -0.273    
                         clock uncertainty            0.072    -0.201    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.107    -0.094    music_player/pipeline_ff_note_sample2_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.231    music_player/pumping/counter/Q[0]
    SLICE_X113Y101       LUT5 (Prop_lut5_I2_O)        0.049    -0.182 r  music_player/pumping/counter/q[3]_i_1__27/O
                         net (fo=1, routed)           0.000    -0.182    music_player/pumping/counter/next_count[3]
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.995    -0.745    music_player/pumping/counter/clk_out1
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/C
                         clock pessimism              0.246    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.107    -0.320    music_player/pumping/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 music_player/beat_generator/counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/beat_generator/counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.622    -0.609    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  music_player/beat_generator/counter/q_reg[4]/Q
                         net (fo=4, routed)           0.087    -0.374    music_player/beat_generator/counter/q_reg[4]
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.098    -0.276 r  music_player/beat_generator/counter/q[5]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.276    music_player/beat_generator/counter/d0[5]
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.889    -0.851    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.072    -0.538    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.121    -0.417    music_player/beat_generator/counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 music_player/dynamite1/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite1/beat_count/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.417%)  route 0.162ns (46.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.606    -0.625    music_player/dynamite1/state_change/clk_out1
    SLICE_X95Y90         FDRE                                         r  music_player/dynamite1/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  music_player/dynamite1/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.162    -0.322    music_player/dynamite1/state_change/state[1]
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.277 r  music_player/dynamite1/state_change/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.277    music_player/dynamite1/beat_count/D[0]
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite1/beat_count/clk_out1
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.072    -0.539    
    SLICE_X94Y89         FDRE (Hold_fdre_C_D)         0.120    -0.419    music_player/dynamite1/beat_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 music_player/dynamite2/beat_count/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite2/beat_count/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/dynamite2/beat_count/q_reg[3]/Q
                         net (fo=6, routed)           0.122    -0.364    music_player/dynamite2/beat_count/count[3]
    SLICE_X93Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  music_player/dynamite2/beat_count/q[3]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    music_player/dynamite2/beat_count/next_count[3]
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.072    -0.555    
    SLICE_X93Y91         FDRE (Hold_fdre_C_D)         0.092    -0.463    music_player/dynamite2/beat_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.693%)  route 0.318ns (60.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.318    -0.030    music_player/pumping/counter/Q[0]
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  music_player/pumping/counter/q[4]_i_1__27/O
                         net (fo=1, routed)           0.000     0.015    music_player/pumping/counter/next_count[4]
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.909    -0.831    music_player/pumping/counter/clk_out1
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/C
                         clock pessimism              0.504    -0.327    
                         clock uncertainty            0.072    -0.255    
    SLICE_X112Y98        FDRE (Hold_fdre_C_D)         0.121    -0.134    music_player/pumping/counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.277ns,  Total Violation       -4.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.917%)  route 1.955ns (81.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.955   230.843    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.452   228.613    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)       -0.047   228.566    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.566    
                         arrival time                        -230.843    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.531%)  route 1.784ns (75.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.784   230.673    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.124   230.797 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000   230.797    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.452   228.613    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)        0.031   228.644    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.644    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.913%)  route 0.703ns (79.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.703     0.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.351 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000     0.351    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.452     0.184    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.092     0.276    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.177%)  route 0.854ns (85.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.854     0.457    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.452     0.184    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.075     0.259    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.010%)  route 3.135ns (67.990%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.606ns (14.758%)  route 3.500ns (85.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.150     1.417 r  vga_control/RAM_reg_i_3/O
                         net (fo=3, routed)           1.831     3.248    wd_top/sample_ram/RAM_reg_1[6]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.210     8.516    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.742    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.050%)  route 3.034ns (83.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.124     1.391 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           1.364     2.755    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.210     8.516    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.950    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.187ns (21.512%)  route 0.682ns (78.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.682     0.224    vga_control/x[8]
    SLICE_X112Y82        LUT3 (Prop_lut3_I1_O)        0.046     0.270 r  vga_control/RAM_reg_i_1/O
                         net (fo=3, routed)           0.000     0.270    wd_top/wd/addr_ff/q_reg[8]_0[8]
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.210    -0.063    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.122     0.059    wd_top/wd/addr_ff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.226ns (27.655%)  route 0.591ns (72.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.302     0.215    wd_top/wd/addr_ff/q_reg[8]_0[3]
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.210    -0.063    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)        -0.005    -0.068    wd_top/wd/addr_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.226ns (23.595%)  route 0.732ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.442     0.355    wd_top/sample_ram/RAM_reg_1[3]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.118     0.072    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.245ns (28.447%)  route 0.616ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.174     0.257    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.210    -0.062    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)        -0.012    -0.074    wd_top/wd/addr_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.325    -0.134    vga_control/x[8]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  vga_control/RAM_reg_i_2/O
                         net (fo=3, routed)           0.644     0.555    wd_top/sample_ram/RAM_reg_1[7]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.209ns (20.345%)  route 0.818ns (79.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.303     0.423    wd_top/wd/addr_ff/q_reg[8]_0[0]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.210    -0.062    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.061    -0.001    wd_top/wd/addr_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.245ns (21.358%)  route 0.902ns (78.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.460     0.543    wd_top/sample_ram/RAM_reg_1[2]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.116     0.070    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.113%)  route 1.045ns (84.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.424    -0.035    vga_control/x[6]
    SLICE_X112Y82        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  vga_control/RAM_reg_i_4/O
                         net (fo=3, routed)           0.621     0.631    wd_top/sample_ram/RAM_reg_1[5]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.882%)  route 1.029ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.514     0.634    wd_top/sample_ram/RAM_reg_1[0]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.209ns (16.809%)  route 1.034ns (83.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[5]/Q
                         net (fo=11, routed)          0.384    -0.057    vga_control/x[5]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.045    -0.012 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           0.650     0.639    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation      -33.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.715ns (28.526%)  route 1.792ns (71.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.419    19.679 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           1.792    21.470    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.296    21.766 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.766    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.079    19.528    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.458%)  route 1.893ns (76.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           1.893    21.609    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.124    21.733 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.733    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.081    19.531    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.451ns  (logic 0.580ns (23.667%)  route 1.871ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           1.871    21.587    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.124    21.711 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.711    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.077    19.527    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.119%)  route 1.825ns (75.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           1.825    21.539    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.663 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.663    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.314%)  route 1.805ns (75.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[14]/Q
                         net (fo=1, routed)           1.805    21.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.645 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.645    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.645    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.359%)  route 1.801ns (75.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           1.801    21.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.641 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.641    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.378ns  (logic 0.580ns (24.389%)  route 1.798ns (75.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           1.798    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 19.451 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           1.791    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.783    19.451    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.903    
                         clock uncertainty           -0.455    19.448    
    SLICE_X99Y110        FDRE (Setup_fdre_C_D)        0.032    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.150    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.369ns  (logic 0.580ns (24.484%)  route 1.789ns (75.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[13]/Q
                         net (fo=1, routed)           1.789    21.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[5]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.628 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.628    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.032    19.481    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.250ns  (logic 0.716ns (31.825%)  route 1.534ns (68.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.670ns = ( 19.330 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.046    19.330    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.419    19.749 r  adau1761_codec/pipeline_ff_l/q_reg[19]/Q
                         net (fo=1, routed)           1.534    21.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[11]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.297    21.579 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.579    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 -2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.157%)  route 0.693ns (78.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.711    -0.520    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X109Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  adau1761_codec/pipeline_ff_l/q_reg[20]/Q
                         net (fo=1, routed)           0.693     0.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[12]
    SLICE_X109Y116       LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X106Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[23]/Q
                         net (fo=1, routed)           0.693     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[15]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.358 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.358    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.109%)  route 0.695ns (78.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           0.695     0.293    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.338 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.338    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.091     0.281    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.384%)  route 0.727ns (79.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           0.727     0.326    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.371    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.121     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.046%)  route 0.698ns (78.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           0.698     0.296    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.341    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.226ns (24.739%)  route 0.688ns (75.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           0.688     0.274    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.098     0.372 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.372    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X100Y107       FDRE (Hold_fdre_C_D)         0.121     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.997%)  route 0.700ns (79.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           0.700     0.299    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.344 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.344    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X99Y110        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.013%)  route 0.699ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[17]/Q
                         net (fo=1, routed)           0.699     0.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[9]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000     0.364    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.944%)  route 0.702ns (79.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           0.702     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.045     0.346 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.346    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X99Y108        FDRE (Hold_fdre_C_D)         0.092     0.283    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.290%)  route 0.731ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           0.731     0.331    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.376    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.120     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation      -33.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.715ns (28.526%)  route 1.792ns (71.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.419    19.679 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           1.792    21.470    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.296    21.766 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.766    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.079    19.528    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.458%)  route 1.893ns (76.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           1.893    21.609    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.124    21.733 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.733    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.081    19.531    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.451ns  (logic 0.580ns (23.667%)  route 1.871ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           1.871    21.587    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.124    21.711 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.711    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.077    19.527    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.119%)  route 1.825ns (75.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           1.825    21.539    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.663 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.663    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.314%)  route 1.805ns (75.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[14]/Q
                         net (fo=1, routed)           1.805    21.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.645 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.645    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.645    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.359%)  route 1.801ns (75.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           1.801    21.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.641 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.641    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.378ns  (logic 0.580ns (24.389%)  route 1.798ns (75.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           1.798    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 19.451 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           1.791    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.783    19.451    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.903    
                         clock uncertainty           -0.455    19.448    
    SLICE_X99Y110        FDRE (Setup_fdre_C_D)        0.032    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.150    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.369ns  (logic 0.580ns (24.484%)  route 1.789ns (75.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[13]/Q
                         net (fo=1, routed)           1.789    21.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[5]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.628 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.628    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.032    19.481    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.250ns  (logic 0.716ns (31.825%)  route 1.534ns (68.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.670ns = ( 19.330 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.046    19.330    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.419    19.749 r  adau1761_codec/pipeline_ff_l/q_reg[19]/Q
                         net (fo=1, routed)           1.534    21.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[11]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.297    21.579 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.579    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 -2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.157%)  route 0.693ns (78.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.711    -0.520    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X109Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  adau1761_codec/pipeline_ff_l/q_reg[20]/Q
                         net (fo=1, routed)           0.693     0.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[12]
    SLICE_X109Y116       LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X106Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[23]/Q
                         net (fo=1, routed)           0.693     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[15]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.358 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.358    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.109%)  route 0.695ns (78.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           0.695     0.293    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.338 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.338    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.091     0.281    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.384%)  route 0.727ns (79.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           0.727     0.326    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.371    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.121     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.046%)  route 0.698ns (78.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           0.698     0.296    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.341    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.226ns (24.739%)  route 0.688ns (75.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           0.688     0.274    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.098     0.372 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.372    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X100Y107       FDRE (Hold_fdre_C_D)         0.121     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.997%)  route 0.700ns (79.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           0.700     0.299    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.344 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.344    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X99Y110        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.013%)  route 0.699ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[17]/Q
                         net (fo=1, routed)           0.699     0.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[9]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000     0.364    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.944%)  route 0.702ns (79.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           0.702     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.045     0.346 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.346    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X99Y108        FDRE (Hold_fdre_C_D)         0.092     0.283    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.290%)  route 0.731ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           0.731     0.331    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.376    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.120     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.557ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.257    19.440    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.440    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.557    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 3.056ns (38.390%)  route 4.904ns (61.610%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.764     7.025    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.095    19.602    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.580ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.234    19.463    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.463    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.580    

Slack (MET) :             12.649ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 3.082ns (39.820%)  route 4.658ns (60.180%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.547     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.150     6.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1/O
                         net (fo=2, routed)           0.334     6.804    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.244    19.453    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.453    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 12.649    

Slack (MET) :             12.734ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.056ns (38.974%)  route 4.785ns (61.026%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.645     6.905    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.058    19.639    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 12.734    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 3.056ns (40.135%)  route 4.558ns (59.865%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.384     6.157    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.281 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1/O
                         net (fo=2, routed)           0.398     6.679    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.067    19.630    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.630    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 3.056ns (40.278%)  route 4.531ns (59.722%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.376     6.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.272 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1/O
                         net (fo=2, routed)           0.379     6.651    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.047    19.650    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         19.650    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 12.998    

Slack (MET) :             13.030ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 3.056ns (40.438%)  route 4.501ns (59.562%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.393     6.166    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.332     6.621    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.045    19.652    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.652    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 13.030    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.056ns (40.463%)  route 4.497ns (59.537%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.285 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1/O
                         net (fo=2, routed)           0.331     6.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.028    19.669    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 3.056ns (40.495%)  route 4.491ns (59.505%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 19.312 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.975     5.747    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1/O
                         net (fo=2, routed)           0.739     6.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.644    19.312    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.567    19.879    
                         clock uncertainty           -0.140    19.739    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)       -0.063    19.676    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         19.676    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 13.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.712    -0.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.105    -0.271    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.985    -0.753    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.251    -0.502    
                         clock uncertainty            0.140    -0.362    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.075    -0.287    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.669%)  route 0.097ns (34.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/Q
                         net (fo=1, routed)           0.097    -0.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.251    -0.501    
                         clock uncertainty            0.140    -0.361    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092    -0.269    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.016%)  route 0.213ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.645    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.497 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.213    -0.284    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.140    -0.452    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.083    -0.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][1]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[2]
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.140    -0.466    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.092    -0.374    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.275%)  route 0.264ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.264    -0.215    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[4]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.140    -0.452    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.269    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.154    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.140    -0.463    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.343    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.140    -0.465    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.345    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.248%)  route 0.116ns (35.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.116    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.140    -0.466    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.375    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.309%)  route 0.177ns (48.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.177    -0.302    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.140    -0.466    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120    -0.346    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.292    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.043    -0.249 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.242    -0.620    
                         clock uncertainty            0.140    -0.479    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.789ns  (logic 3.376ns (43.341%)  route 4.413ns (56.659%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043    36.896    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.676    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -36.896    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.701ns  (logic 3.376ns (43.841%)  route 4.325ns (56.159%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954    36.807    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.208    38.714    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.675    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -36.807    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.643ns  (logic 3.376ns (44.172%)  route 4.267ns (55.828%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897    36.749    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.208    38.714    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.670    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -36.749    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.653ns  (logic 3.376ns (44.111%)  route 4.277ns (55.889%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907    36.759    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.681    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.665    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.668    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.670    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.673    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.690    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.773ns  (logic 3.376ns (43.434%)  route 4.397ns (56.566%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027    36.879    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    38.879    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                         -36.879    
  -------------------------------------------------------------------
                         slack                                  2.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.411ns (23.935%)  route 1.306ns (76.065%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.631     1.118    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.119    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.193    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.411ns (23.839%)  route 1.313ns (76.161%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.638     1.125    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.125    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.411ns (23.034%)  route 1.373ns (76.966%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.699     1.185    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.127    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.118    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.208     0.011    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.120    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.123    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.411ns (21.744%)  route 1.479ns (78.256%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.804     1.291    U3/inst/srldly_0/data_i[15]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.208     0.011    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.194    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.116    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.208     0.011    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.105    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.789ns  (logic 3.376ns (43.341%)  route 4.413ns (56.659%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043    36.896    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.676    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -36.896    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.701ns  (logic 3.376ns (43.841%)  route 4.325ns (56.159%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954    36.807    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.208    38.714    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.675    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -36.807    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.643ns  (logic 3.376ns (44.172%)  route 4.267ns (55.828%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897    36.749    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.208    38.714    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.670    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -36.749    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.653ns  (logic 3.376ns (44.111%)  route 4.277ns (55.889%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907    36.759    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.681    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.665    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.668    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.670    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.673    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.690    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.773ns  (logic 3.376ns (43.434%)  route 4.397ns (56.566%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027    36.879    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.208    38.720    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    38.879    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.879    
                         arrival time                         -36.879    
  -------------------------------------------------------------------
                         slack                                  2.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.411ns (23.935%)  route 1.306ns (76.065%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.631     1.118    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.119    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.193    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.411ns (23.839%)  route 1.313ns (76.161%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.638     1.125    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.125    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.411ns (23.034%)  route 1.373ns (76.966%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.699     1.185    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.127    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.118    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.208     0.011    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.120    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.123    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.411ns (21.744%)  route 1.479ns (78.256%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.804     1.291    U3/inst/srldly_0/data_i[15]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.208     0.011    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.194    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.116    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.208     0.011    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.105    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.854ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.571ns (22.355%)  route 5.456ns (77.645%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043     6.158    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.012    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 32.854    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.571ns (22.642%)  route 5.368ns (77.358%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954     6.069    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.090    39.050    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.011    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.994ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.571ns (22.832%)  route 5.310ns (77.168%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897     6.011    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.090    39.050    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.006    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 32.994    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.571ns (22.797%)  route 5.320ns (77.203%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907     6.022    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.017    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 32.995    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.090    39.053    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.001    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.035ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.004    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.035    

Slack (MET) :             33.039ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.090    39.053    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.006    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.039    

Slack (MET) :             33.040ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.009    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.040    

Slack (MET) :             33.057ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.026    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.057    

Slack (MET) :             33.074ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.571ns (22.409%)  route 5.440ns (77.591%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027     6.141    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.215    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         39.215    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.333    U3/inst/encb/q_m_reg[6]
    SLICE_X111Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  U3/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U3/inst/encb/dout[6]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.330    U3/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.331    U3/inst/encb/q_m_reg[5]
    SLICE_X111Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.286 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U3/inst/encb/dout[5]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.330    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.326    U3/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X111Y130       LUT5 (Prop_lut5_I4_O)        0.045    -0.281 r  U3/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.281    U3/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.248    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X111Y130       FDCE (Hold_fdce_C_D)         0.092    -0.326    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDRE                                         r  U3/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.110    -0.272    U3/inst/encg/n1d[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    U3/inst/encg/q_m_1
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encg/pix_clk
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.300    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.321%)  route 0.099ns (34.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.285    U3/inst/encb/q_m_reg[2]
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U3/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U3/inst/encb/dout[2]
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X113Y126       FDCE (Hold_fdce_C_D)         0.092    -0.330    U3/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.316%)  route 0.106ns (33.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encr/pix_clk
    SLICE_X108Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.106    -0.256    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X111Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.092    -0.306    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X107Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/encr/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.136    -0.250    U3/inst/encr/p_0_in5_in
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/q_m_1
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X108Y125       FDRE (Hold_fdre_C_D)         0.120    -0.304    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encb/pix_clk
    SLICE_X108Y124       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.250    U3/inst/encb/c0_q
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.075    -0.349    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.108    -0.255    U3/inst/encr/p_0_in3_in
    SLICE_X109Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  U3/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.210    U3/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.092    -0.332    U3/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.347%)  route 0.120ns (34.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X109Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.274    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.099    -0.175 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.090    -0.394    
    SLICE_X110Y131       FDCE (Hold_fdce_C_D)         0.092    -0.302    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 3.949ns (57.287%)  route 2.944ns (42.713%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.583 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[0]
                         net (fo=1, routed)           1.088     5.671    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[0]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.323     5.994 r  music_player/note_player1/sine_read_4/state_reg/q[13]_i_1__2/O
                         net (fo=1, routed)           0.000     5.994    music_player/pipeline_ff_note_sample1_4/D[13]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[13]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.072     8.926    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.075     9.001    music_player/pipeline_ff_note_sample1_4/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 3.919ns (57.936%)  route 2.845ns (42.064%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.570 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[1]
                         net (fo=1, routed)           0.989     5.559    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[1]
    SLICE_X101Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.865 r  music_player/note_player1/sine_read_4/state_reg/q[10]_i_1__2/O
                         net (fo=1, routed)           0.000     5.865    music_player/pipeline_ff_note_sample1_4/D[10]
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.600     8.431    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X101Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[10]/C
                         clock pessimism              0.567     8.998    
                         clock uncertainty           -0.072     8.926    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.029     8.955    music_player/pipeline_ff_note_sample1_4/q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.825ns (56.920%)  route 2.895ns (43.080%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.445 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[3]
                         net (fo=1, routed)           1.038     5.483    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[3]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.337     5.820 r  music_player/note_player1/sine_read_4/state_reg/q[8]_i_1__2/O
                         net (fo=1, routed)           0.000     5.820    music_player/pipeline_ff_note_sample1_4/D[8]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[8]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.072     8.961    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.036    music_player/pipeline_ff_note_sample1_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.715ns (56.079%)  route 2.910ns (43.921%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.349 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/O[0]
                         net (fo=1, routed)           1.053     5.402    music_player/note_player1/sine_read_4/state_reg/q_reg[8]_2[0]
    SLICE_X105Y79        LUT3 (Prop_lut3_I0_O)        0.323     5.725 r  music_player/note_player1/sine_read_4/state_reg/q[5]_i_1__3/O
                         net (fo=1, routed)           0.000     5.725    music_player/pipeline_ff_note_sample1_4/D[5]
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.598     8.429    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X105Y79        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[5]/C
                         clock pessimism              0.604     9.033    
                         clock uncertainty           -0.072     8.961    
    SLICE_X105Y79        FDRE (Setup_fdre_C_D)        0.075     9.036    music_player/pipeline_ff_note_sample1_4/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 4.036ns (62.398%)  route 2.432ns (37.602%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.364 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.364    music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.687 r  music_player/note_player1/sine_read_3/sineRom/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.576     5.262    music_player/note_player1/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.306     5.568 r  music_player/note_player1/sine_read_4/state_reg/q[14]_i_1__2/O
                         net (fo=1, routed)           0.000     5.568    music_player/pipeline_ff_note_sample1_4/D[14]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[14]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.072     9.001    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.031     9.032    music_player/pipeline_ff_note_sample1_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 4.051ns (63.776%)  route 2.301ns (36.224%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.809    -0.907    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.547 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           1.105     2.652    music_player/note_player3/sine_read_1/sineRom/DOADO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.776 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18/O
                         net (fo=1, routed)           0.384     3.160    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__18_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.740 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.740    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__13_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.854 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.854    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__13_n_0
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.968 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000     3.968    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__13_n_0
    SLICE_X85Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.302 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__9/O[1]
                         net (fo=1, routed)           0.812     5.114    music_player/note_player3/sine_read_1/state_reg/q_reg[14]_0[13]
    SLICE_X85Y79         LUT3 (Prop_lut3_I0_O)        0.331     5.445 r  music_player/note_player3/sine_read_1/state_reg/q[14]_i_1__9/O
                         net (fo=1, routed)           0.000     5.445    music_player/pipeline_ff_note_sample3_1/D[14]
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.535     8.366    music_player/pipeline_ff_note_sample3_1/clk_out1
    SLICE_X85Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_1/q_reg[14]/C
                         clock pessimism              0.567     8.933    
                         clock uncertainty           -0.072     8.861    
    SLICE_X85Y79         FDRE (Setup_fdre_C_D)        0.075     8.936    music_player/pipeline_ff_note_sample3_1/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 3.940ns (61.126%)  route 2.506ns (38.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.816    -0.900    music_player/note_player1/sine_read_3/sineRom/clk_out1
    RAMB18_X5Y33         RAMB18E1                                     r  music_player/note_player1/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.554 f  music_player/note_player1/sine_read_3/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.820     2.374    music_player/note_player1/sine_read_3/sineRom/DOBDO[0]
    SLICE_X101Y82        LUT1 (Prop_lut1_I0_O)        0.124     2.498 r  music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5/O
                         net (fo=1, routed)           1.036     3.535    music_player/note_player1/sine_read_3/sineRom/q[4]_i_3__5_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.130 r  music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.130    music_player/note_player1/sine_read_3/sineRom/q_reg[4]_i_2__3_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.247 r  music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     4.247    music_player/note_player1/sine_read_3/sineRom/q_reg[8]_i_2__3_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.562 r  music_player/note_player1/sine_read_3/sineRom/q_reg[12]_i_2__3/O[3]
                         net (fo=1, routed)           0.649     5.211    music_player/note_player1/sine_read_4/state_reg/q_reg[12]_1[3]
    SLICE_X106Y82        LUT3 (Prop_lut3_I0_O)        0.335     5.546 r  music_player/note_player1/sine_read_4/state_reg/q[12]_i_1__2/O
                         net (fo=1, routed)           0.000     5.546    music_player/pipeline_ff_note_sample1_4/D[12]
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.675     8.506    music_player/pipeline_ff_note_sample1_4/clk_out1
    SLICE_X106Y82        FDRE                                         r  music_player/pipeline_ff_note_sample1_4/q_reg[12]/C
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.072     9.001    
    SLICE_X106Y82        FDRE (Setup_fdre_C_D)        0.075     9.076    music_player/pipeline_ff_note_sample1_4/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 3.743ns (62.325%)  route 2.263ns (37.675%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.015    -0.701    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/note_player2/sine_read_4/sineRom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.769     2.522    music_player/note_player2/sine_read_4/sineRom/DOADO[0]
    SLICE_X88Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.646 r  music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13/O
                         net (fo=1, routed)           0.529     3.175    music_player/note_player2/sine_read_4/sineRom/q[4]_i_3__13_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.770 r  music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001     3.771    music_player/note_player2/sine_read_4/sineRom/q_reg[4]_i_2__10_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.010 r  music_player/note_player2/sine_read_4/sineRom/q_reg[8]_i_2__10/O[2]
                         net (fo=1, routed)           0.964     4.974    music_player/note_player2/sine_read_4/state_reg/q_reg[8]_2[2]
    SLICE_X88Y98         LUT3 (Prop_lut3_I0_O)        0.331     5.305 r  music_player/note_player2/sine_read_4/state_reg/q[7]_i_1__7/O
                         net (fo=1, routed)           0.000     5.305    music_player/pipeline_ff_note_sample2_4/D[7]
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.547     8.378    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X88Y98         FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[7]/C
                         clock pessimism              0.466     8.844    
                         clock uncertainty           -0.072     8.773    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.075     8.848    music_player/pipeline_ff_note_sample2_4/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.975ns (63.627%)  route 2.272ns (36.373%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_3/sineRom/clk_out1
    RAMB18_X4Y31         RAMB18E1                                     r  music_player/note_player3/sine_read_3/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_3/sineRom/dout_reg/DOBDO[1]
                         net (fo=2, routed)           1.471     3.015    music_player/note_player3/sine_read_3/sineRom/DOBDO[1]
    SLICE_X81Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.139 r  music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12/O
                         net (fo=1, routed)           0.000     3.139    music_player/note_player3/sine_read_3/sineRom/q[4]_i_7__12_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.671 r  music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.671    music_player/note_player3/sine_read_3/sineRom/q_reg[4]_i_2__17_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.785    music_player/note_player3/sine_read_3/sineRom/q_reg[8]_i_2__17_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000     3.899    music_player/note_player3/sine_read_3/sineRom/q_reg[12]_i_2__17_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.233 r  music_player/note_player3/sine_read_3/sineRom/q_reg[15]_i_2__12/O[1]
                         net (fo=1, routed)           0.801     5.033    music_player/note_player3/sine_read_4/state_reg/q_reg[15]_0[1]
    SLICE_X81Y79         LUT3 (Prop_lut3_I0_O)        0.303     5.336 r  music_player/note_player3/sine_read_4/state_reg/q[14]_i_1__12/O
                         net (fo=1, routed)           0.000     5.336    music_player/pipeline_ff_note_sample3_4/D[14]
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_4/clk_out1
    SLICE_X81Y79         FDRE                                         r  music_player/pipeline_ff_note_sample3_4/q_reg[14]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)        0.029     8.889    music_player/pipeline_ff_note_sample3_4/q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 3.935ns (63.680%)  route 2.244ns (36.320%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 8.365 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.805    -0.911    music_player/note_player3/sine_read_1/sineRom/clk_out1
    RAMB18_X4Y30         RAMB18E1                                     r  music_player/note_player3/sine_read_1/sineRom/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.543 f  music_player/note_player3/sine_read_1/sineRom/dout_reg/DOBDO[0]
                         net (fo=2, routed)           0.803     2.347    music_player/note_player3/sine_read_1/sineRom/DOBDO[0]
    SLICE_X85Y74         LUT1 (Prop_lut1_I0_O)        0.124     2.471 r  music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19/O
                         net (fo=1, routed)           0.470     2.941    music_player/note_player3/sine_read_1/sineRom/q[4]_i_3__19_n_0
    SLICE_X89Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.521 r  music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009     3.530    music_player/note_player3/sine_read_1/sineRom/q_reg[4]_i_2__14_n_0
    SLICE_X89Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.644    music_player/note_player3/sine_read_1/sineRom/q_reg[8]_i_2__14_n_0
    SLICE_X89Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000     3.758    music_player/note_player3/sine_read_1/sineRom/q_reg[12]_i_2__14_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.980 r  music_player/note_player3/sine_read_1/sineRom/q_reg[15]_i_2__10/O[0]
                         net (fo=1, routed)           0.962     4.941    music_player/note_player3/sine_read_2/state_reg/q_reg[15]_1[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.327     5.268 r  music_player/note_player3/sine_read_2/state_reg/q[13]_i_1__10/O
                         net (fo=1, routed)           0.000     5.268    music_player/pipeline_ff_note_sample3_2/D[13]
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.534     8.365    music_player/pipeline_ff_note_sample3_2/clk_out1
    SLICE_X89Y78         FDRE                                         r  music_player/pipeline_ff_note_sample3_2/q_reg[13]/C
                         clock pessimism              0.567     8.932    
                         clock uncertainty           -0.072     8.860    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)        0.075     8.935    music_player/pipeline_ff_note_sample3_2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sample_reg/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wd_top/wc/sample_ff/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    sample_reg/clk_out1
    SLICE_X113Y84        FDRE                                         r  sample_reg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sample_reg/q_reg[15]/Q
                         net (fo=2, routed)           0.099    -0.359    wd_top/wc/sample_ff/q_reg[15]_0[7]
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.902    -0.838    wd_top/wc/sample_ff/clk_out1
    SLICE_X112Y84        FDRE                                         r  wd_top/wc/sample_ff/q_reg[15]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.085    -0.430    wd_top/wc/sample_ff/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 music_player/dynamite3/beat_count/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/beat_count/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/beat_count/clk_out1
    SLICE_X93Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  music_player/dynamite3/beat_count/q_reg[4]/Q
                         net (fo=5, routed)           0.102    -0.386    music_player/dynamite3/beat_count/count[4]
    SLICE_X92Y84         LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  music_player/dynamite3/beat_count/q[5]_i_2__13/O
                         net (fo=1, routed)           0.000    -0.341    music_player/dynamite3/beat_count/next_count[5]
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/beat_count/clk_out1
    SLICE_X92Y84         FDRE                                         r  music_player/dynamite3/beat_count/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.072    -0.545    
    SLICE_X92Y84         FDRE (Hold_fdre_C_D)         0.121    -0.424    music_player/dynamite3/beat_count/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 music_player/dynamite3/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite3/amplitude/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.602    -0.629    music_player/dynamite3/state_change/clk_out1
    SLICE_X95Y83         FDRE                                         r  music_player/dynamite3/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  music_player/dynamite3/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.133    -0.355    music_player/dynamite3/amplitude/state[1]
    SLICE_X94Y83         LUT5 (Prop_lut5_I4_O)        0.045    -0.310 r  music_player/dynamite3/amplitude/q[5]_i_3__10/O
                         net (fo=1, routed)           0.000    -0.310    music_player/dynamite3/amplitude/amplitude_total_next[5]
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.870    -0.870    music_player/dynamite3/amplitude/clk_out1
    SLICE_X94Y83         FDRE                                         r  music_player/dynamite3/amplitude/q_reg[5]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.072    -0.545    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.120    -0.425    music_player/dynamite3/amplitude/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.218%)  route 0.559ns (72.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.604    -0.627    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y89         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  music_player/note_player2/sine_read_4/state_reg/q_reg[20]/Q
                         net (fo=11, routed)          0.348    -0.116    music_player/note_player2/sine_read_4/state_reg/q_reg[10]
    SLICE_X92Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.071 r  music_player/note_player2/sine_read_4/state_reg/dout_reg_i_2__3/O
                         net (fo=1, routed)           0.211     0.140    music_player/note_player2/sine_read_4/sineRom/ADDRARDADDR[8]
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.004    -0.735    music_player/note_player2/sine_read_4/sineRom/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/note_player2/sine_read_4/sineRom/dout_reg/CLKARDCLK
                         clock pessimism              0.504    -0.232    
                         clock uncertainty            0.072    -0.160    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.023    music_player/note_player2/sine_read_4/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.206ns (30.719%)  route 0.465ns (69.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/note_player2/sine_read_4/state_reg/clk_out1
    SLICE_X92Y90         FDRE                                         r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/note_player2/sine_read_4/state_reg/q_reg[21]/Q
                         net (fo=16, routed)          0.465     0.002    music_player/note_player2/sine_read_4/state_reg/q_reg[11]
    SLICE_X91Y100        LUT3 (Prop_lut3_I1_O)        0.042     0.044 r  music_player/note_player2/sine_read_4/state_reg/q[8]_i_1__7/O
                         net (fo=1, routed)           0.000     0.044    music_player/pipeline_ff_note_sample2_4/D[8]
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_note_sample2_4/clk_out1
    SLICE_X91Y100        FDRE                                         r  music_player/pipeline_ff_note_sample2_4/q_reg[8]/C
                         clock pessimism              0.504    -0.273    
                         clock uncertainty            0.072    -0.201    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.107    -0.094    music_player/pipeline_ff_note_sample2_4/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.231    music_player/pumping/counter/Q[0]
    SLICE_X113Y101       LUT5 (Prop_lut5_I2_O)        0.049    -0.182 r  music_player/pumping/counter/q[3]_i_1__27/O
                         net (fo=1, routed)           0.000    -0.182    music_player/pumping/counter/next_count[3]
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.995    -0.745    music_player/pumping/counter/clk_out1
    SLICE_X113Y101       FDRE                                         r  music_player/pumping/counter/q_reg[3]/C
                         clock pessimism              0.246    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.107    -0.320    music_player/pumping/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 music_player/beat_generator/counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/beat_generator/counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.622    -0.609    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y75        FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  music_player/beat_generator/counter/q_reg[4]/Q
                         net (fo=4, routed)           0.087    -0.374    music_player/beat_generator/counter/q_reg[4]
    SLICE_X108Y75        LUT6 (Prop_lut6_I4_O)        0.098    -0.276 r  music_player/beat_generator/counter/q[5]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.276    music_player/beat_generator/counter/d0[5]
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.889    -0.851    music_player/beat_generator/counter/clk_out1
    SLICE_X108Y75        FDRE                                         r  music_player/beat_generator/counter/q_reg[5]/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.072    -0.538    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.121    -0.417    music_player/beat_generator/counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 music_player/dynamite1/state_change/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite1/beat_count/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.417%)  route 0.162ns (46.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.606    -0.625    music_player/dynamite1/state_change/clk_out1
    SLICE_X95Y90         FDRE                                         r  music_player/dynamite1/state_change/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  music_player/dynamite1/state_change/q_reg[1]/Q
                         net (fo=15, routed)          0.162    -0.322    music_player/dynamite1/state_change/state[1]
    SLICE_X94Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.277 r  music_player/dynamite1/state_change/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.277    music_player/dynamite1/beat_count/D[0]
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite1/beat_count/clk_out1
    SLICE_X94Y89         FDRE                                         r  music_player/dynamite1/beat_count/q_reg[0]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.072    -0.539    
    SLICE_X94Y89         FDRE (Hold_fdre_C_D)         0.120    -0.419    music_player/dynamite1/beat_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 music_player/dynamite2/beat_count/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/dynamite2/beat_count/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.605    -0.626    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/dynamite2/beat_count/q_reg[3]/Q
                         net (fo=6, routed)           0.122    -0.364    music_player/dynamite2/beat_count/count[3]
    SLICE_X93Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  music_player/dynamite2/beat_count/q[3]_i_1__22/O
                         net (fo=1, routed)           0.000    -0.319    music_player/dynamite2/beat_count/next_count[3]
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.875    -0.865    music_player/dynamite2/beat_count/clk_out1
    SLICE_X93Y91         FDRE                                         r  music_player/dynamite2/beat_count/q_reg[3]/C
                         clock pessimism              0.238    -0.626    
                         clock uncertainty            0.072    -0.555    
    SLICE_X93Y91         FDRE (Hold_fdre_C_D)         0.092    -0.463    music_player/dynamite2/beat_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 music_player/pumping/counter/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/pumping/counter/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.693%)  route 0.318ns (60.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.719    -0.512    music_player/pumping/counter/clk_out1
    SLICE_X112Y101       FDRE                                         r  music_player/pumping/counter/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  music_player/pumping/counter/q_reg[0]/Q
                         net (fo=9, routed)           0.318    -0.030    music_player/pumping/counter/Q[0]
    SLICE_X112Y98        LUT6 (Prop_lut6_I3_O)        0.045     0.015 r  music_player/pumping/counter/q[4]_i_1__27/O
                         net (fo=1, routed)           0.000     0.015    music_player/pumping/counter/next_count[4]
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.909    -0.831    music_player/pumping/counter/clk_out1
    SLICE_X112Y98        FDRE                                         r  music_player/pumping/counter/q_reg[4]/C
                         clock pessimism              0.504    -0.327    
                         clock uncertainty            0.072    -0.255    
    SLICE_X112Y98        FDRE (Hold_fdre_C_D)         0.121    -0.134    music_player/pumping/counter/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.274ns,  Total Violation       -4.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.917%)  route 1.955ns (81.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.955   230.843    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.450   228.615    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)       -0.047   228.568    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.568    
                         arrival time                        -230.843    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.531%)  route 1.784ns (75.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.784   230.673    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.124   230.797 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000   230.797    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.450   228.615    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)        0.031   228.646    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.646    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.913%)  route 0.703ns (79.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.703     0.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.351 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000     0.351    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.450     0.182    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.092     0.274    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.177%)  route 0.854ns (85.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.854     0.457    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.450     0.182    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.075     0.257    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.010%)  route 3.135ns (67.990%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.208     8.553    
    SLICE_X111Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.159    wd_top/wd/value_ff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.606ns (14.758%)  route 3.500ns (85.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.150     1.417 r  vga_control/RAM_reg_i_3/O
                         net (fo=3, routed)           1.831     3.248    wd_top/sample_ram/RAM_reg_1[6]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.208     8.518    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.744    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.050%)  route 3.034ns (83.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.124     1.391 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           1.364     2.755    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.208     8.518    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.952    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  5.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.187ns (21.512%)  route 0.682ns (78.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.682     0.224    vga_control/x[8]
    SLICE_X112Y82        LUT3 (Prop_lut3_I1_O)        0.046     0.270 r  vga_control/RAM_reg_i_1/O
                         net (fo=3, routed)           0.000     0.270    wd_top/wd/addr_ff/q_reg[8]_0[8]
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.208    -0.065    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.122     0.057    wd_top/wd/addr_ff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.226ns (27.655%)  route 0.591ns (72.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.302     0.215    wd_top/wd/addr_ff/q_reg[8]_0[3]
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.208    -0.065    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)        -0.005    -0.070    wd_top/wd/addr_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.226ns (23.595%)  route 0.732ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.442     0.355    wd_top/sample_ram/RAM_reg_1[3]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.118     0.070    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.245ns (28.447%)  route 0.616ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.174     0.257    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.208    -0.064    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)        -0.012    -0.076    wd_top/wd/addr_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.325    -0.134    vga_control/x[8]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  vga_control/RAM_reg_i_2/O
                         net (fo=3, routed)           0.644     0.555    wd_top/sample_ram/RAM_reg_1[7]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.209ns (20.345%)  route 0.818ns (79.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.303     0.423    wd_top/wd/addr_ff/q_reg[8]_0[0]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.208    -0.064    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.061    -0.003    wd_top/wd/addr_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.245ns (21.358%)  route 0.902ns (78.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.460     0.543    wd_top/sample_ram/RAM_reg_1[2]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.116     0.068    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.113%)  route 1.045ns (84.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.424    -0.035    vga_control/x[6]
    SLICE_X112Y82        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  vga_control/RAM_reg_i_4/O
                         net (fo=3, routed)           0.621     0.631    wd_top/sample_ram/RAM_reg_1[5]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.882%)  route 1.029ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.514     0.634    wd_top/sample_ram/RAM_reg_1[0]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.209ns (16.809%)  route 1.034ns (83.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[5]/Q
                         net (fo=11, routed)          0.384    -0.057    vga_control/x[5]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.045    -0.012 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           0.650     0.639    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.208    -0.048    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.135    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.277ns,  Total Violation       -4.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.917%)  route 1.955ns (81.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.955   230.843    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.452   228.613    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)       -0.047   228.566    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.566    
                         arrival time                        -230.843    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.531%)  route 1.784ns (75.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 228.613 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 228.432 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.979   228.432    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456   228.888 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           1.784   230.673    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.124   230.797 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000   230.797    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.782   228.613    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.452   229.066    
                         clock uncertainty           -0.452   228.613    
    SLICE_X97Y104        FDRE (Setup_fdre_C_D)        0.031   228.644    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.644    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.913%)  route 0.703ns (79.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.703     0.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_frame
    SLICE_X97Y104        LUT2 (Prop_lut2_I0_O)        0.045     0.351 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[0]_i_1__11/O
                         net (fo=1, routed)           0.000     0.351    music_player/pipeline_ff_gen_next_sample1/generate_next_sample0
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/pipeline_ff_gen_next_sample1/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/pipeline_ff_gen_next_sample1/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.452     0.184    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.092     0.276    music_player/pipeline_ff_gen_next_sample1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/codec_conditioner/new_frame_state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.177%)  route 0.854ns (85.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.691    -0.538    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y105        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=3, routed)           0.854     0.457    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.963    -0.777    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X97Y104        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                         clock pessimism              0.509    -0.268    
                         clock uncertainty            0.452     0.184    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.075     0.259    music_player/codec_conditioner/new_frame_state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[1]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[2]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.476ns (31.660%)  route 3.186ns (68.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.691     3.804    wd_top/wd/value_ff/E[0]
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[3]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X110Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[5]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[6]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.009%)  route 3.135ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y86        FDRE                                         r  wd_top/wd/value_ff/q_reg[7]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y86        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/value_ff/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.476ns (32.010%)  route 3.135ns (67.990%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.678     1.276    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.152     1.428 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.817     2.245    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.332     2.577 r  wd_top/wd/addr_ff/en0_carry_i_3/O
                         net (fo=1, routed)           0.000     2.577    wd_top/wd/addr_ff_n_2
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     3.113 r  wd_top/wd/en0_carry/CO[2]
                         net (fo=8, routed)           0.640     3.753    wd_top/wd/value_ff/E[0]
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.681     8.512    wd_top/wd/value_ff/clk_out1
    SLICE_X111Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[4]/C
                         clock pessimism              0.249     8.761    
                         clock uncertainty           -0.210     8.551    
    SLICE_X111Y85        FDRE (Setup_fdre_C_CE)      -0.394     8.157    wd_top/wd/value_ff/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.606ns (14.758%)  route 3.500ns (85.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.150     1.417 r  vga_control/RAM_reg_i_3/O
                         net (fo=3, routed)           1.831     3.248    wd_top/sample_ram/RAM_reg_1[6]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.210     8.516    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     7.742    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.050%)  route 3.034ns (83.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.858    -0.858    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  vga_control/hcounter_reg[9]/Q
                         net (fo=15, routed)          1.669     1.267    vga_control/x[9]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.124     1.391 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           1.364     2.755    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.646     8.477    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.249     8.726    
                         clock uncertainty           -0.210     8.516    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.950    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.187ns (21.512%)  route 0.682ns (78.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.682     0.224    vga_control/x[8]
    SLICE_X112Y82        LUT3 (Prop_lut3_I1_O)        0.046     0.270 r  vga_control/RAM_reg_i_1/O
                         net (fo=3, routed)           0.000     0.270    wd_top/wd/addr_ff/q_reg[8]_0[8]
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X112Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[8]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.210    -0.063    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.122     0.059    wd_top/wd/addr_ff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.226ns (27.655%)  route 0.591ns (72.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.302     0.215    wd_top/wd/addr_ff/q_reg[8]_0[3]
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.900    -0.840    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y82        FDRE                                         r  wd_top/wd/addr_ff/q_reg[3]/C
                         clock pessimism              0.567    -0.273    
                         clock uncertainty            0.210    -0.063    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)        -0.005    -0.068    wd_top/wd/addr_ff/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.226ns (23.595%)  route 0.732ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.629    -0.602    vga_control/CLK
    SLICE_X111Y81        FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  vga_control/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.290    -0.185    vga_control/x[4]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.098    -0.087 r  vga_control/RAM_reg_i_6/O
                         net (fo=3, routed)           0.442     0.355    wd_top/sample_ram/RAM_reg_1[3]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.118     0.072    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.245ns (28.447%)  route 0.616ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.174     0.257    wd_top/wd/addr_ff/q_reg[8]_0[2]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[2]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.210    -0.062    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)        -0.012    -0.074    wd_top/wd/addr_ff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.108%)  route 0.969ns (83.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  vga_control/hcounter_reg[8]/Q
                         net (fo=16, routed)          0.325    -0.134    vga_control/x[8]
    SLICE_X111Y86        LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  vga_control/RAM_reg_i_2/O
                         net (fo=3, routed)           0.644     0.555    wd_top/sample_ram/RAM_reg_1[7]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/addr_ff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.209ns (20.345%)  route 0.818ns (79.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.303     0.423    wd_top/wd/addr_ff/q_reg[8]_0[0]
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.901    -0.839    wd_top/wd/addr_ff/clk_out1
    SLICE_X113Y83        FDRE                                         r  wd_top/wd/addr_ff/q_reg[0]/C
                         clock pessimism              0.567    -0.272    
                         clock uncertainty            0.210    -0.062    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.061    -0.001    wd_top/wd/addr_ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.245ns (21.358%)  route 0.902ns (78.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  vga_control/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.442    -0.014    vga_control/x[3]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.097     0.083 r  vga_control/RAM_reg_i_7/O
                         net (fo=3, routed)           0.460     0.543    wd_top/sample_ram/RAM_reg_1[2]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.116     0.070    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.113%)  route 1.045ns (84.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.632    -0.599    vga_control/CLK
    SLICE_X111Y84        FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_control/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.424    -0.035    vga_control/x[6]
    SLICE_X112Y82        LUT3 (Prop_lut3_I2_O)        0.045     0.010 r  vga_control/RAM_reg_i_4/O
                         net (fo=3, routed)           0.621     0.631    wd_top/sample_ram/RAM_reg_1[5]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.209ns (16.882%)  route 1.029ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           0.515     0.075    vga_control/x[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.120 r  vga_control/RAM_reg_i_9/O
                         net (fo=3, routed)           0.514     0.634    wd_top/sample_ram/RAM_reg_1[0]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.209ns (16.809%)  route 1.034ns (83.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.627    -0.604    vga_control/CLK
    SLICE_X112Y79        FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vga_control/hcounter_reg[5]/Q
                         net (fo=11, routed)          0.384    -0.057    vga_control/x[5]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.045    -0.012 r  vga_control/RAM_reg_i_5/O
                         net (fo=3, routed)           0.650     0.639    wd_top/sample_ram/RAM_reg_1[4]
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.916    -0.823    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.256    
                         clock uncertainty            0.210    -0.046    
    RAMB18_X5Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.137    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation      -33.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.715ns (28.526%)  route 1.792ns (71.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.419    19.679 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           1.792    21.470    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.296    21.766 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.766    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.079    19.528    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.458%)  route 1.893ns (76.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           1.893    21.609    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.124    21.733 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.733    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.081    19.531    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.451ns  (logic 0.580ns (23.667%)  route 1.871ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           1.871    21.587    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.124    21.711 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.711    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.077    19.527    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.119%)  route 1.825ns (75.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           1.825    21.539    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.663 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.663    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.314%)  route 1.805ns (75.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[14]/Q
                         net (fo=1, routed)           1.805    21.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.645 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.645    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.645    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.359%)  route 1.801ns (75.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           1.801    21.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.641 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.641    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.378ns  (logic 0.580ns (24.389%)  route 1.798ns (75.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           1.798    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 19.451 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           1.791    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.783    19.451    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.903    
                         clock uncertainty           -0.455    19.448    
    SLICE_X99Y110        FDRE (Setup_fdre_C_D)        0.032    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.150    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.369ns  (logic 0.580ns (24.484%)  route 1.789ns (75.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[13]/Q
                         net (fo=1, routed)           1.789    21.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[5]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.628 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.628    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.032    19.481    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.250ns  (logic 0.716ns (31.825%)  route 1.534ns (68.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.670ns = ( 19.330 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.046    19.330    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.419    19.749 r  adau1761_codec/pipeline_ff_l/q_reg[19]/Q
                         net (fo=1, routed)           1.534    21.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[11]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.297    21.579 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.579    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 -2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.157%)  route 0.693ns (78.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.711    -0.520    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X109Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  adau1761_codec/pipeline_ff_l/q_reg[20]/Q
                         net (fo=1, routed)           0.693     0.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[12]
    SLICE_X109Y116       LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X106Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[23]/Q
                         net (fo=1, routed)           0.693     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[15]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.358 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.358    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.109%)  route 0.695ns (78.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           0.695     0.293    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.338 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.338    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.091     0.281    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.384%)  route 0.727ns (79.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           0.727     0.326    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.371    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.121     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.046%)  route 0.698ns (78.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           0.698     0.296    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.341    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.226ns (24.739%)  route 0.688ns (75.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           0.688     0.274    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.098     0.372 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.372    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X100Y107       FDRE (Hold_fdre_C_D)         0.121     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.997%)  route 0.700ns (79.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           0.700     0.299    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.344 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.344    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X99Y110        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.013%)  route 0.699ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[17]/Q
                         net (fo=1, routed)           0.699     0.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[9]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000     0.364    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.944%)  route 0.702ns (79.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           0.702     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.045     0.346 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.346    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X99Y108        FDRE (Hold_fdre_C_D)         0.092     0.283    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.290%)  route 0.731ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           0.731     0.331    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.376    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.120     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.557ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.257    19.440    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.440    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.557    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 3.056ns (38.390%)  route 4.904ns (61.610%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.764     7.025    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.095    19.602    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.580ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 3.082ns (39.418%)  route 4.737ns (60.582%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.150     6.311 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.572     6.883    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.234    19.463    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.463    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                 12.580    

Slack (MET) :             12.649ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 3.082ns (39.820%)  route 4.658ns (60.180%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.547     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.150     6.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1/O
                         net (fo=2, routed)           0.334     6.804    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.244    19.453    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.453    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 12.649    

Slack (MET) :             12.734ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.056ns (38.974%)  route 4.785ns (61.026%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.364     6.136    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.260 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.645     6.905    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.058    19.639    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 12.734    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 3.056ns (40.135%)  route 4.558ns (59.865%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.384     6.157    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.281 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1/O
                         net (fo=2, routed)           0.398     6.679    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[3]_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.067    19.630    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.630    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 3.056ns (40.278%)  route 4.531ns (59.722%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.376     6.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.124     6.272 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1/O
                         net (fo=2, routed)           0.379     6.651    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)       -0.047    19.650    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         19.650    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 12.998    

Slack (MET) :             13.030ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 3.056ns (40.438%)  route 4.501ns (59.562%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.393     6.166    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1/O
                         net (fo=2, routed)           0.332     6.621    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[4]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.045    19.652    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.652    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 13.030    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.056ns (40.463%)  route 4.497ns (59.537%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 19.234 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.389     6.161    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.285 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1/O
                         net (fo=2, routed)           0.331     6.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[1]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.566    19.234    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.603    19.837    
                         clock uncertainty           -0.140    19.697    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.028    19.669    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 3.056ns (40.495%)  route 4.491ns (59.505%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 19.312 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.777    -0.936    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.518 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[8]
                         net (fo=22, routed)          1.931     3.450    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[8]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.152     3.602 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.845     4.446    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.326     4.772 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.975     5.747    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.871 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1/O
                         net (fo=2, routed)           0.739     6.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[7]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.644    19.312    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.567    19.879    
                         clock uncertainty           -0.140    19.739    
    SLICE_X6Y20          FDRE (Setup_fdre_C_D)       -0.063    19.676    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         19.676    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 13.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.712    -0.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.105    -0.271    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.985    -0.753    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism              0.251    -0.502    
                         clock uncertainty            0.140    -0.362    
    SLICE_X106Y117       FDRE (Hold_fdre_C_D)         0.075    -0.287    adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.669%)  route 0.097ns (34.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.713    -0.516    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/Q
                         net (fo=1, routed)           0.097    -0.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]
    SLICE_X109Y116       LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.251    -0.501    
                         clock uncertainty            0.140    -0.361    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092    -0.269    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.016%)  route 0.213ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.645    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148    -0.497 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.213    -0.284    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.140    -0.452    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.083    -0.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][1]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[2]
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.140    -0.466    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.092    -0.374    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.275%)  route 0.264ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.644    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.264    -0.215    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[4]
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.890    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.140    -0.452    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.269    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.154    -0.324    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[1]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.254    -0.604    
                         clock uncertainty            0.140    -0.463    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.343    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.611    -0.619    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.266 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y23          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.140    -0.465    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.345    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.248%)  route 0.116ns (35.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.116    -0.339    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.294 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.140    -0.466    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.375    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.309%)  route 0.177ns (48.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.177    -0.302    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.140    -0.466    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120    -0.346    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.610    -0.620    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.292    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.043    -0.249 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.876    -0.862    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y24          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.242    -0.620    
                         clock uncertainty            0.140    -0.479    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.238ns,  Total Violation      -33.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.715ns (28.526%)  route 1.792ns (71.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.419    19.679 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           1.792    21.470    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.296    21.766 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.766    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.079    19.528    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.458%)  route 1.893ns (76.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           1.893    21.609    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.124    21.733 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.733    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.081    19.531    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.451ns  (logic 0.580ns (23.667%)  route 1.871ns (76.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 19.453 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 19.261 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.977    19.261    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.456    19.717 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           1.871    21.587    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.124    21.711 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.711    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.785    19.453    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.905    
                         clock uncertainty           -0.455    19.450    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)        0.077    19.527    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.527    
                         arrival time                         -21.711    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.405ns  (logic 0.580ns (24.119%)  route 1.825ns (75.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           1.825    21.539    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.663 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.663    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.314%)  route 1.805ns (75.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[14]/Q
                         net (fo=1, routed)           1.805    21.521    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.645 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.645    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.645    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.359%)  route 1.801ns (75.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 19.260 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.976    19.260    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.456    19.716 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           1.801    21.517    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.124    21.641 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.641    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X99Y108        FDRE (Setup_fdre_C_D)        0.031    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.378ns  (logic 0.580ns (24.389%)  route 1.798ns (75.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           1.798    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.029    19.478    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 19.451 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           1.791    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.783    19.451    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.903    
                         clock uncertainty           -0.455    19.448    
    SLICE_X99Y110        FDRE (Setup_fdre_C_D)        0.032    19.480    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.150    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.369ns  (logic 0.580ns (24.484%)  route 1.789ns (75.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 19.452 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.975    19.259    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456    19.715 r  adau1761_codec/pipeline_ff_l/q_reg[13]/Q
                         net (fo=1, routed)           1.789    21.504    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[5]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.124    21.628 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.628    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    19.452    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.904    
                         clock uncertainty           -0.455    19.449    
    SLICE_X97Y107        FDRE (Setup_fdre_C_D)        0.032    19.481    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.250ns  (logic 0.716ns (31.825%)  route 1.534ns (68.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 19.520 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.670ns = ( 19.330 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         2.046    19.330    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y117       FDRE (Prop_fdre_C_Q)         0.419    19.749 r  adau1761_codec/pipeline_ff_l/q_reg[19]/Q
                         net (fo=1, routed)           1.534    21.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[11]
    SLICE_X106Y117       LUT4 (Prop_lut4_I0_O)        0.297    21.579 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.579    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.852    19.520    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y117       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.972    
                         clock uncertainty           -0.455    19.517    
    SLICE_X106Y117       FDRE (Setup_fdre_C_D)        0.031    19.548    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.548    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 -2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.157%)  route 0.693ns (78.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.711    -0.520    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X109Y117       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  adau1761_codec/pipeline_ff_l/q_reg[20]/Q
                         net (fo=1, routed)           0.693     0.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[12]
    SLICE_X109Y116       LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1/O
                         net (fo=1, routed)           0.000     0.359    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[60]_i_1_n_0
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.986    -0.752    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y116       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]/C
                         clock pessimism              0.509    -0.243    
                         clock uncertainty            0.455     0.212    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.092     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X106Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[23]/Q
                         net (fo=1, routed)           0.693     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[15]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.358 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.358    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.091     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.109%)  route 0.695ns (78.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X95Y107        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[15]/Q
                         net (fo=1, routed)           0.695     0.293    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[7]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.338 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.338    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.091     0.281    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.384%)  route 0.727ns (79.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y104        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[9]/Q
                         net (fo=1, routed)           0.727     0.326    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[1]
    SLICE_X100Y104       LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.371    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.121     0.313    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.046%)  route 0.698ns (78.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.688    -0.543    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X97Y108        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  adau1761_codec/pipeline_ff_l/q_reg[11]/Q
                         net (fo=1, routed)           0.698     0.296    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X97Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     0.341    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X97Y107        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.226ns (24.739%)  route 0.688ns (75.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  adau1761_codec/pipeline_ff_l/q_reg[16]/Q
                         net (fo=1, routed)           0.688     0.274    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[8]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.098     0.372 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     0.372    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y107       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X100Y107       FDRE (Hold_fdre_C_D)         0.121     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.997%)  route 0.700ns (79.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X99Y109        FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[12]/Q
                         net (fo=1, routed)           0.700     0.299    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X99Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.344 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.344    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.964    -0.774    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y110        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.265    
                         clock uncertainty            0.455     0.190    
    SLICE_X99Y110        FDRE (Hold_fdre_C_D)         0.092     0.282    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.013%)  route 0.699ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.710    -0.521    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X107Y118       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  adau1761_codec/pipeline_ff_l/q_reg[17]/Q
                         net (fo=1, routed)           0.699     0.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[9]
    SLICE_X109Y118       LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000     0.364    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.984    -0.754    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y118       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.509    -0.245    
                         clock uncertainty            0.455     0.210    
    SLICE_X109Y118       FDRE (Hold_fdre_C_D)         0.092     0.302    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.944%)  route 0.702ns (79.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.689    -0.542    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y107       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  adau1761_codec/pipeline_ff_l/q_reg[10]/Q
                         net (fo=1, routed)           0.702     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[2]
    SLICE_X99Y108        LUT4 (Prop_lut4_I0_O)        0.045     0.346 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.346    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.965    -0.773    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X99Y108        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.264    
                         clock uncertainty            0.455     0.191    
    SLICE_X99Y108        FDRE (Hold_fdre_C_D)         0.092     0.283    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adau1761_codec/pipeline_ff_l/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.290%)  route 0.731ns (79.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.690    -0.541    adau1761_codec/pipeline_ff_l/clk_out1
    SLICE_X101Y104       FDRE                                         r  adau1761_codec/pipeline_ff_l/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  adau1761_codec/pipeline_ff_l/q_reg[8]/Q
                         net (fo=1, routed)           0.731     0.331    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X100Y104       LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.376    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[48]_i_1_n_0
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.966    -0.772    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X100Y104       FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.263    
                         clock uncertainty            0.455     0.192    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.120     0.312    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.789ns  (logic 3.376ns (43.341%)  route 4.413ns (56.659%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043    36.896    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.674    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -36.896    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.701ns  (logic 3.376ns (43.841%)  route 4.325ns (56.159%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954    36.807    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.210    38.712    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.673    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -36.807    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.643ns  (logic 3.376ns (44.172%)  route 4.267ns (55.828%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897    36.749    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.210    38.712    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.668    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -36.749    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.653ns  (logic 3.376ns (44.111%)  route 4.277ns (55.889%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907    36.759    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.679    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.663    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.666    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.668    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.671    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.688    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        7.773ns  (logic 3.376ns (43.434%)  route 4.397ns (56.566%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027    36.879    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    38.877    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -36.879    
  -------------------------------------------------------------------
                         slack                                  1.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.411ns (23.935%)  route 1.306ns (76.065%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.631     1.118    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.121    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.195    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.411ns (23.839%)  route 1.313ns (76.161%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.638     1.125    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.127    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.411ns (23.034%)  route 1.373ns (76.966%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.699     1.185    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.129    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.120    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.210     0.013    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.122    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.125    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.411ns (21.744%)  route 1.479ns (78.256%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.804     1.291    U3/inst/srldly_0/data_i[15]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.210     0.013    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.196    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.210     0.013    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.107    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.854ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 1.571ns (22.355%)  route 5.456ns (77.645%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043     6.158    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.012    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         39.012    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 32.854    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.571ns (22.642%)  route 5.368ns (77.358%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954     6.069    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.090    39.050    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.011    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 32.942    

Slack (MET) :             32.994ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.571ns (22.832%)  route 5.310ns (77.168%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897     6.011    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.466    39.140    
                         clock uncertainty           -0.090    39.050    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.006    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 32.994    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 1.571ns (22.797%)  route 5.320ns (77.203%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907     6.022    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.017    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 32.995    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.090    39.053    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.001    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.035ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    39.004    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.035    

Slack (MET) :             33.039ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.571ns (22.981%)  route 5.265ns (77.019%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852     5.967    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.466    39.143    
                         clock uncertainty           -0.090    39.053    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.006    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 33.039    

Slack (MET) :             33.040ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.009    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.009    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.040    

Slack (MET) :             33.057ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.571ns (22.974%)  route 5.267ns (77.026%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854     5.969    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    39.026    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 33.057    

Slack (MET) :             33.074ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.571ns (22.409%)  route 5.440ns (77.591%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.847    -0.869    vga_control/CLK
    SLICE_X112Y76        FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.391 r  vga_control/vcounter_reg[4]/Q
                         net (fo=13, routed)          1.729     1.338    vga_control/Q[3]
    SLICE_X111Y85        LUT4 (Prop_lut4_I3_O)        0.295     1.633 r  vga_control/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.633    wd_top/wd/U3_i_3[1]
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.183 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           1.244     3.427    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.124     3.551 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440     3.991    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124     4.115 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027     6.141    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.466    39.146    
                         clock uncertainty           -0.090    39.056    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    39.215    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         39.215    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 33.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.333    U3/inst/encb/q_m_reg[6]
    SLICE_X111Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  U3/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    U3/inst/encb/dout[6]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[6]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.330    U3/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.331    U3/inst/encb/q_m_reg[5]
    SLICE_X111Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.286 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    U3/inst/encb/dout[5]
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X111Y126       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X111Y126       FDCE (Hold_fdce_C_D)         0.092    -0.330    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.710    -0.521    U3/inst/encg/pix_clk
    SLICE_X110Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  U3/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.326    U3/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X111Y130       LUT5 (Prop_lut5_I4_O)        0.045    -0.281 r  U3/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.281    U3/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.248    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X111Y130       FDCE (Hold_fdce_C_D)         0.092    -0.326    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDRE                                         r  U3/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.110    -0.272    U3/inst/encg/n1d[1]
    SLICE_X108Y129       LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    U3/inst/encg/q_m_1
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encg/pix_clk
    SLICE_X108Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X108Y129       FDRE (Hold_fdre_C_D)         0.120    -0.300    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.321%)  route 0.099ns (34.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.099    -0.285    U3/inst/encb/q_m_reg[2]
    SLICE_X113Y126       LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  U3/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U3/inst/encb/dout[2]
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X113Y126       FDCE                                         r  U3/inst/encb/dout_reg[2]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.090    -0.422    
    SLICE_X113Y126       FDCE (Hold_fdce_C_D)         0.092    -0.330    U3/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.316%)  route 0.106ns (33.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encr/pix_clk
    SLICE_X108Y123       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.106    -0.256    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X111Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.211 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X111Y122       FDCE (Hold_fdce_C_D)         0.092    -0.306    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X107Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/encr/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.136    -0.250    U3/inst/encr/p_0_in5_in
    SLICE_X108Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.205 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/q_m_1
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X108Y125       FDRE (Hold_fdre_C_D)         0.120    -0.304    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encb/pix_clk
    SLICE_X108Y124       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.250    U3/inst/encb/c0_q
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encb/pix_clk
    SLICE_X109Y124       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X109Y124       FDRE (Hold_fdre_C_D)         0.075    -0.349    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U3/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.704    -0.527    U3/inst/encr/pix_clk
    SLICE_X108Y125       FDRE                                         r  U3/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  U3/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.108    -0.255    U3/inst/encr/p_0_in3_in
    SLICE_X109Y125       LUT5 (Prop_lut5_I3_O)        0.045    -0.210 r  U3/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.210    U3/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/encr/pix_clk
    SLICE_X109Y125       FDRE                                         r  U3/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.090    -0.424    
    SLICE_X109Y125       FDRE (Hold_fdre_C_D)         0.092    -0.332    U3/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.347%)  route 0.120ns (34.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/encg/pix_clk
    SLICE_X109Y130       FDRE                                         r  U3/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  U3/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.120    -0.274    U3/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.099    -0.175 r  U3/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    U3/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.985    -0.755    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.090    -0.394    
    SLICE_X110Y131       FDCE (Hold_fdce_C_D)         0.092    -0.302    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.789ns  (logic 3.376ns (43.341%)  route 4.413ns (56.659%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.043    36.896    U3/inst/srldly_0/data_i[20]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.674    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -36.896    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.701ns  (logic 3.376ns (43.841%)  route 4.325ns (56.159%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.954    36.807    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.210    38.712    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.673    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         38.673    
                         arrival time                         -36.807    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.643ns  (logic 3.376ns (44.172%)  route 4.267ns (55.828%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.897    36.749    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    38.673    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    38.922    
                         clock uncertainty           -0.210    38.712    
    SLICE_X108Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.668    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -36.749    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.653ns  (logic 3.376ns (44.111%)  route 4.277ns (55.889%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.907    36.759    U3/inst/srldly_0/data_i[19]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.679    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.679    
                         arrival time                         -36.759    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.663    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[17]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.666    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.598ns  (logic 3.376ns (44.433%)  route 4.222ns (55.567%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.852    36.704    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X112Y126       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.668    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -36.704    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[16]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.671    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.671    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.600ns  (logic 3.376ns (44.420%)  route 4.224ns (55.580%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          1.854    36.706    U3/inst/srldly_0/data_i[21]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.688    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -36.706    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.773ns  (logic 3.376ns (43.434%)  route 4.397ns (56.566%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         1.822    29.106    wd_top/sample_ram/clk_out1
    RAMB18_X5Y34         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.560 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=5, routed)           0.916    32.476    wd_top/sample_ram/DOBDO[2]
    SLICE_X107Y85        LUT4 (Prop_lut4_I0_O)        0.124    32.600 r  wd_top/sample_ram/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    32.600    wd_top/wd/S[1]
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  wd_top/wd/r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014    34.165    vga_control/CO[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I0_O)        0.124    34.289 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.440    34.728    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.124    34.852 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          2.027    36.879    U3/inst/srldly_0/data_i[23]
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.848    38.679    U3/inst/srldly_0/pix_clk
    SLICE_X112Y128       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.249    38.928    
                         clock uncertainty           -0.210    38.718    
    SLICE_X112Y128       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    38.877    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -36.879    
  -------------------------------------------------------------------
                         slack                                  1.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.411ns (23.935%)  route 1.306ns (76.065%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.631     1.118    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.121    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.195    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.411ns (23.839%)  route 1.313ns (76.161%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.638     1.125    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.127    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.411ns (23.034%)  route 1.373ns (76.966%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.699     1.185    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.129    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.411ns (22.941%)  route 1.381ns (77.059%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.706     1.192    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.120    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.210     0.013    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.122    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[25]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.125    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.411ns (21.744%)  route 1.479ns (78.256%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.804     1.291    U3/inst/srldly_0/data_i[15]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.210     0.013    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.196    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.411ns (22.638%)  route 1.405ns (77.362%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.730     1.216    U3/inst/srldly_0/data_i[24]
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y126       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X112Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 wd_top/wd/value_ff/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.411ns (22.757%)  route 1.395ns (77.243%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=837, routed)         0.632    -0.599    wd_top/wd/value_ff/clk_out1
    SLICE_X110Y85        FDRE                                         r  wd_top/wd/value_ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  wd_top/wd/value_ff/q_reg[0]/Q
                         net (fo=4, routed)           0.097    -0.362    wd_top/wd/value_ff/q_reg[7]_0[0]
    SLICE_X111Y85        LUT4 (Prop_lut4_I0_O)        0.048    -0.314 r  wd_top/wd/value_ff/r3_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.314    wd_top/wd/value_ff_n_3
    SLICE_X111Y85        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.182 r  wd_top/wd/r3_carry/CO[3]
                         net (fo=1, routed)           0.412     0.231    vga_control/U3_i_1_0[0]
    SLICE_X109Y86        LUT4 (Prop_lut4_I1_O)        0.045     0.276 f  vga_control/U3_i_3/O
                         net (fo=1, routed)           0.166     0.441    vga_control/U3_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I4_O)        0.045     0.486 r  vga_control/U3_i_1/O
                         net (fo=24, routed)          0.720     1.207    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y126       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.210     0.013    
    SLICE_X108Y126       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.107    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.099    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.986%)  route 2.804ns (86.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.804     2.582    U3/inst/encg/AR[0]
    SLICE_X109Y133       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X109Y133       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X109Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.522ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.456ns (15.563%)  route 2.474ns (84.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.474     2.252    U3/inst/encg/AR[0]
    SLICE_X110Y133       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X110Y133       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.090    39.179    
    SLICE_X110Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.774    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                 36.522    

Slack (MET) :             36.526ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.456ns (15.586%)  route 2.470ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.470     2.247    U3/inst/encg/AR[0]
    SLICE_X111Y133       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X111Y133       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.090    39.179    
    SLICE_X111Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.774    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 36.526    

Slack (MET) :             36.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.932%)  route 2.406ns (84.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.406     2.184    U3/inst/encb/AR[0]
    SLICE_X104Y127       FDCE                                         f  U3/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.769    38.600    U3/inst/encb/pix_clk
    SLICE_X104Y127       FDCE                                         r  U3/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.584    39.185    
                         clock uncertainty           -0.090    39.095    
    SLICE_X104Y127       FDCE (Recov_fdce_C_CLR)     -0.319    38.776    U3/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 36.592    

Slack (MET) :             36.619ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.646%)  route 2.459ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.459     2.236    U3/inst/encg/AR[0]
    SLICE_X108Y132       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X108Y132       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y132       FDCE (Recov_fdce_C_CLR)     -0.319    38.856    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                 36.619    

Slack (MET) :             36.639ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X105Y125       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X105Y125       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.090    39.092    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.687    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.639    

Slack (MET) :             36.725ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X104Y125       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X104Y125       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.090    39.092    
    SLICE_X104Y125       FDCE (Recov_fdce_C_CLR)     -0.319    38.773    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.725    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.701%)  route 0.254ns (64.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.254    -0.129    U3/inst/encr/AR[0]
    SLICE_X111Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.312%)  route 0.258ns (64.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.258    -0.125    U3/inst/encr/AR[0]
    SLICE_X110Y122       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.455    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.986%)  route 2.804ns (86.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.804     2.582    U3/inst/encg/AR[0]
    SLICE_X109Y133       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X109Y133       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X109Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.522ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.456ns (15.563%)  route 2.474ns (84.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.474     2.252    U3/inst/encg/AR[0]
    SLICE_X110Y133       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X110Y133       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.090    39.179    
    SLICE_X110Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.774    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                 36.522    

Slack (MET) :             36.526ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.456ns (15.586%)  route 2.470ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.470     2.247    U3/inst/encg/AR[0]
    SLICE_X111Y133       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X111Y133       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.090    39.179    
    SLICE_X111Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.774    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 36.526    

Slack (MET) :             36.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.932%)  route 2.406ns (84.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.406     2.184    U3/inst/encb/AR[0]
    SLICE_X104Y127       FDCE                                         f  U3/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.769    38.600    U3/inst/encb/pix_clk
    SLICE_X104Y127       FDCE                                         r  U3/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.584    39.185    
                         clock uncertainty           -0.090    39.095    
    SLICE_X104Y127       FDCE (Recov_fdce_C_CLR)     -0.319    38.776    U3/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 36.592    

Slack (MET) :             36.619ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.646%)  route 2.459ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.459     2.236    U3/inst/encg/AR[0]
    SLICE_X108Y132       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X108Y132       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y132       FDCE (Recov_fdce_C_CLR)     -0.319    38.856    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                 36.619    

Slack (MET) :             36.639ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X105Y125       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X105Y125       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.090    39.092    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.687    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.639    

Slack (MET) :             36.725ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X104Y125       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X104Y125       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.090    39.092    
    SLICE_X104Y125       FDCE (Recov_fdce_C_CLR)     -0.319    38.773    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.725    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.701%)  route 0.254ns (64.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.254    -0.129    U3/inst/encr/AR[0]
    SLICE_X111Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.312%)  route 0.258ns (64.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.258    -0.125    U3/inst/encr/AR[0]
    SLICE_X110Y122       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.986%)  route 2.804ns (86.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.804     2.582    U3/inst/encg/AR[0]
    SLICE_X109Y133       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X109Y133       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X109Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 36.189    

Slack (MET) :             36.522ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.456ns (15.563%)  route 2.474ns (84.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.474     2.252    U3/inst/encg/AR[0]
    SLICE_X110Y133       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X110Y133       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.090    39.179    
    SLICE_X110Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.774    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                 36.522    

Slack (MET) :             36.526ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.456ns (15.586%)  route 2.470ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.470     2.247    U3/inst/encg/AR[0]
    SLICE_X111Y133       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X111Y133       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.090    39.179    
    SLICE_X111Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.774    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 36.526    

Slack (MET) :             36.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.932%)  route 2.406ns (84.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.406     2.184    U3/inst/encb/AR[0]
    SLICE_X104Y127       FDCE                                         f  U3/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.769    38.600    U3/inst/encb/pix_clk
    SLICE_X104Y127       FDCE                                         r  U3/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.584    39.185    
                         clock uncertainty           -0.090    39.095    
    SLICE_X104Y127       FDCE (Recov_fdce_C_CLR)     -0.319    38.776    U3/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 36.592    

Slack (MET) :             36.619ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.646%)  route 2.459ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.459     2.236    U3/inst/encg/AR[0]
    SLICE_X108Y132       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X108Y132       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y132       FDCE (Recov_fdce_C_CLR)     -0.319    38.856    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                 36.619    

Slack (MET) :             36.639ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X105Y125       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X105Y125       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.090    39.092    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.687    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.639    

Slack (MET) :             36.725ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X104Y125       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X104Y125       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.090    39.092    
    SLICE_X104Y125       FDCE (Recov_fdce_C_CLR)     -0.319    38.773    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.725    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    

Slack (MET) :             36.816ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.090    39.176    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.513    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.701%)  route 0.254ns (64.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.254    -0.129    U3/inst/encr/AR[0]
    SLICE_X111Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.312%)  route 0.258ns (64.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.258    -0.125    U3/inst/encr/AR[0]
    SLICE_X110Y122       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.191ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.986%)  route 2.804ns (86.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.804     2.582    U3/inst/encg/AR[0]
    SLICE_X109Y133       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X109Y133       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X109Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.773    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 36.191    

Slack (MET) :             36.524ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.456ns (15.563%)  route 2.474ns (84.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.474     2.252    U3/inst/encg/AR[0]
    SLICE_X110Y133       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X110Y133       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.088    39.181    
    SLICE_X110Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.776    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -2.252    
  -------------------------------------------------------------------
                         slack                                 36.524    

Slack (MET) :             36.528ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.456ns (15.586%)  route 2.470ns (84.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.470     2.247    U3/inst/encg/AR[0]
    SLICE_X111Y133       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.853    38.684    U3/inst/encg/pix_clk
    SLICE_X111Y133       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.269    
                         clock uncertainty           -0.088    39.181    
    SLICE_X111Y133       FDCE (Recov_fdce_C_CLR)     -0.405    38.776    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 36.528    

Slack (MET) :             36.594ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.456ns (15.932%)  route 2.406ns (84.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.406     2.184    U3/inst/encb/AR[0]
    SLICE_X104Y127       FDCE                                         f  U3/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.769    38.600    U3/inst/encb/pix_clk
    SLICE_X104Y127       FDCE                                         r  U3/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.584    39.185    
                         clock uncertainty           -0.088    39.097    
    SLICE_X104Y127       FDCE (Recov_fdce_C_CLR)     -0.319    38.778    U3/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 36.594    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 0.456ns (15.646%)  route 2.459ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.459     2.236    U3/inst/encg/AR[0]
    SLICE_X108Y132       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X108Y132       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X108Y132       FDCE (Recov_fdce_C_CLR)     -0.319    38.858    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.641ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X105Y125       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X105Y125       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.088    39.094    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.689    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.641    

Slack (MET) :             36.727ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.725%)  route 2.271ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.271     2.048    U3/inst/encb/AR[0]
    SLICE_X104Y125       FDCE                                         f  U3/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.766    38.597    U3/inst/encb/pix_clk
    SLICE_X104Y125       FDCE                                         r  U3/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.584    39.182    
                         clock uncertainty           -0.088    39.094    
    SLICE_X104Y125       FDCE (Recov_fdce_C_CLR)     -0.319    38.775    U3/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 36.727    

Slack (MET) :             36.818ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.773    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.818    

Slack (MET) :             36.818ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.773    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.818    

Slack (MET) :             36.818ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 38.681 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.038    -0.678    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.456    -0.222 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.177     1.955    U3/inst/encg/AR[0]
    SLICE_X110Y131       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.850    38.681    U3/inst/encg/pix_clk
    SLICE_X110Y131       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.584    39.266    
                         clock uncertainty           -0.088    39.178    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.773    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.938%)  route 0.125ns (47.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.125    -0.258    U3/inst/encr/AR[0]
    SLICE_X109Y122       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encr/pix_clk
    SLICE_X109Y122       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X109Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.226    -0.157    U3/inst/encr/AR[0]
    SLICE_X112Y122       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.701%)  route 0.254ns (64.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.254    -0.129    U3/inst/encr/AR[0]
    SLICE_X111Y122       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.312%)  route 0.258ns (64.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.707    -0.524    U3/inst/pix_clk
    SLICE_X107Y122       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDPE (Prop_fdpe_C_Q)         0.141    -0.383 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.258    -0.125    U3/inst/encr/AR[0]
    SLICE_X110Y122       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X110Y122       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.455    





