

================================================================
== Vitis HLS Report for 'gsm_mult_r'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  0.996 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  24.000 ns|  24.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i16 %b_read, i16 32768" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 7 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i16 %a_read, i16 32768" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 8 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %a_read" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 9 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i16 %b_read" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 10 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [3/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59_1, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 11 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 12 [2/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59_1, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 12 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 13 [1/3] (0.00ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59_1, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 13 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 14 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 14 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:20]   --->   Operation 15 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%and_ln55 = and i1 %icmp_ln55, i1 %icmp_ln55_1" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 16 'and' 'and_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59]   --->   Operation 17 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %and_ln55, i16 32767, i16 %trunc_ln" [data/benchmarks/gsm/gsm_add.c:55]   --->   Operation 19 'select' 'select_ln55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i16 %select_ln55" [data/benchmarks/gsm/gsm_add.c:63]   --->   Operation 20 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('b_read', data/benchmarks/gsm/gsm_add.c:55) on port 'b' (data/benchmarks/gsm/gsm_add.c:55) [4]  (0.000 ns)
	'mul' operation 31 bit of DSP[12] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59) [11]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[12] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59) [11]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[12] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59) [11]  (0.000 ns)
	'add' operation 31 bit of DSP[12] ('prod', data/benchmarks/gsm/gsm_add.c:59) [12]  (0.645 ns)

 <State 4>: 0.888ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[12] ('prod', data/benchmarks/gsm/gsm_add.c:59) [12]  (0.645 ns)
	'select' operation 16 bit ('select_ln55', data/benchmarks/gsm/gsm_add.c:55) [14]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
