# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Apr 12,2023
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:55:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Apr 12,2023
# vlog -reportprogress 300 ./mux2_1_tb.sv 
# -- Compiling module mux2_1_tb
# 
# Top level modules:
# 	mux2_1_tb
# End time: 18:55:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Apr 12,2023
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:55:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:27 on Apr 12,2023
# vlog -reportprogress 300 ./mux4_1_tb.sv 
# -- Compiling module mux4_1_tb
# 
# Top level modules:
# 	mux4_1_tb
# End time: 18:55:27 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_tb 
# Start time: 18:55:27 on Apr 12,2023
# Loading sv_std.std
# Loading work.mux4_1_tb
# Loading work.mux4_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: mux4_1_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: mux4_1_wave.do
#     while executing
# "do mux4_1_wave.do"
add wave -position end  sim:/mux4_1_tb/out
add wave -position end  sim:/mux4_1_tb/i00
add wave -position end  sim:/mux4_1_tb/i01
add wave -position end  sim:/mux4_1_tb/i10
add wave -position end  sim:/mux4_1_tb/i11
add wave -position end  sim:/mux4_1_tb/sel0
add wave -position end  sim:/mux4_1_tb/sel1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux4_1_wave
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Apr 12,2023
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 18:58:50 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Apr 12,2023
# vlog -reportprogress 300 ./mux2_1_tb.sv 
# -- Compiling module mux2_1_tb
# 
# Top level modules:
# 	mux2_1_tb
# End time: 18:58:50 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Apr 12,2023
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 18:58:50 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:50 on Apr 12,2023
# vlog -reportprogress 300 ./mux4_1_tb.sv 
# -- Compiling module mux4_1_tb
# 
# Top level modules:
# 	mux4_1_tb
# End time: 18:58:50 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:51 on Apr 12,2023, Elapsed time: 0:03:24
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_tb 
# Start time: 18:58:51 on Apr 12,2023
# Loading sv_std.std
# Loading work.mux4_1_tb
# Loading work.mux4_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: mux4_1_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: mux4_1_wave.do
#     while executing
# "do mux4_1_wave.do"
add wave -position end  sim:/mux4_1_tb/out
add wave -position end  sim:/mux4_1_tb/i00
add wave -position end  sim:/mux4_1_tb/i01
add wave -position end  sim:/mux4_1_tb/i10
add wave -position end  sim:/mux4_1_tb/i11
add wave -position end  sim:/mux4_1_tb/sel0
add wave -position end  sim:/mux4_1_tb/sel1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux4_1_wave
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux4_1_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:53 on Apr 12,2023
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 19:00:54 on Apr 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:54 on Apr 12,2023
# vlog -reportprogress 300 ./mux2_1_tb.sv 
# -- Compiling module mux2_1_tb
# 
# Top level modules:
# 	mux2_1_tb
# End time: 19:00:54 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:54 on Apr 12,2023
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 19:00:54 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:54 on Apr 12,2023
# vlog -reportprogress 300 ./mux4_1_tb.sv 
# -- Compiling module mux4_1_tb
# 
# Top level modules:
# 	mux4_1_tb
# End time: 19:00:54 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:00:55 on Apr 12,2023, Elapsed time: 0:02:04
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_tb 
# Start time: 19:00:55 on Apr 12,2023
# Loading sv_std.std
# Loading work.mux4_1_tb
# Loading work.mux4_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux4_1_tb.sv(16)
#    Time: 640 ps  Iteration: 0  Instance: /mux4_1_tb
# Break in Module mux4_1_tb at ./mux4_1_tb.sv line 16
# End time: 22:23:34 on Apr 12,2023, Elapsed time: 3:22:39
# Errors: 0, Warnings: 0
