{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538049218834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538049218836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 08:53:38 2018 " "Processing started: Thu Sep 27 08:53:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538049218836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049218836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049218836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538049219737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538049219737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/demux/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/demux/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux_arch " "Found design unit 1: demux-demux_arch" {  } { { "../demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238094 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049238094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/clock_descomp/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/clock_descomp/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "../../Clock_descomp/registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238094 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../../Clock_descomp/registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049238094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/clock_descomp/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/clock_descomp/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-mux_arch " "Found design unit 1: mux_6x1-mux_arch" {  } { { "../../Clock_descomp/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238102 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "../../Clock_descomp/mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049238102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/clock_descomp/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/clock_descomp/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "../../Clock_descomp/ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238104 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../../Clock_descomp/ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049238104 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ula.bdf " "Can't analyze file -- file ula.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1538049238104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_combinacional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito_combinacional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_combinacional " "Found entity 1: circuito_combinacional" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049238104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-comp " "Found design unit 1: comp-comp" {  } { { "comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238112 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538049238112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049238112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_combinacional " "Elaborating entity \"circuito_combinacional\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538049238184 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SAIDA\[4..0\] " "Pin \"SAIDA\[4..0\]\" is missing source" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 992 1178 224 "SAIDA\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1538049238194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst " "Elaborating entity \"ula\" for hierarchy \"ula:inst\"" {  } { { "circuito_combinacional.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 192 432 600 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538049238214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:REG_SAIDA " "Elaborating entity \"registrador\" for hierarchy \"registrador:REG_SAIDA\"" {  } { { "circuito_combinacional.bdf" "REG_SAIDA" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 680 928 320 "REG_SAIDA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538049238260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[4\] GND " "Pin \"SAIDA\[4\]\" is stuck at GND" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 992 1178 224 "SAIDA\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538049239117 "|circuito_combinacional|SAIDA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[3\] GND " "Pin \"SAIDA\[3\]\" is stuck at GND" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 992 1178 224 "SAIDA\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538049239117 "|circuito_combinacional|SAIDA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[2\] GND " "Pin \"SAIDA\[2\]\" is stuck at GND" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 992 1178 224 "SAIDA\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538049239117 "|circuito_combinacional|SAIDA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[1\] GND " "Pin \"SAIDA\[1\]\" is stuck at GND" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 992 1178 224 "SAIDA\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538049239117 "|circuito_combinacional|SAIDA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDA\[0\] GND " "Pin \"SAIDA\[0\]\" is stuck at GND" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 208 992 1178 224 "SAIDA\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538049239117 "|circuito_combinacional|SAIDA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538049239117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538049239533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538049239533 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 352 368 384 520 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HABILITA_REG_SAIDA " "No output dependent on input pin \"HABILITA_REG_SAIDA\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 360 648 664 610 "HABILITA_REG_SAIDA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|HABILITA_REG_SAIDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_REG_SAIDA " "No output dependent on input pin \"RST_REG_SAIDA\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 360 672 688 569 "RST_REG_SAIDA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|RST_REG_SAIDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HABILITA_REG_ENTRADA " "No output dependent on input pin \"HABILITA_REG_ENTRADA\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 352 72 88 619 "HABILITA_REG_ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|HABILITA_REG_ENTRADA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_REG_ENTRADA " "No output dependent on input pin \"RST_REG_ENTRADA\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 360 96 112 585 "RST_REG_ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|RST_REG_ENTRADA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTRADA\[4\] " "No output dependent on input pin \"ENTRADA\[4\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 248 -136 72 264 "ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|ENTRADA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTRADA\[3\] " "No output dependent on input pin \"ENTRADA\[3\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 248 -136 72 264 "ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|ENTRADA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTRADA\[2\] " "No output dependent on input pin \"ENTRADA\[2\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 248 -136 72 264 "ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|ENTRADA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTRADA\[1\] " "No output dependent on input pin \"ENTRADA\[1\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 248 -136 72 264 "ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|ENTRADA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTRADA\[0\] " "No output dependent on input pin \"ENTRADA\[0\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 248 -136 72 264 "ENTRADA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|ENTRADA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERACAO\[1\] " "No output dependent on input pin \"OPERACAO\[1\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 352 424 440 569 "OPERACAO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|OPERACAO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERACAO\[0\] " "No output dependent on input pin \"OPERACAO\[0\]\"" {  } { { "circuito_combinacional.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/descomp/ula/circuito_combinacional.bdf" { { 352 424 440 569 "OPERACAO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538049239788 "|circuito_combinacional|OPERACAO[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538049239788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538049239796 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538049239796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538049239796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5023 " "Peak virtual memory: 5023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538049239899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 08:53:59 2018 " "Processing ended: Thu Sep 27 08:53:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538049239899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538049239899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538049239899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538049239899 ""}
