Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec  5 11:33:32 2022
| Host         : johel-PC running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+-------------------------+------------+------------+---------+------+------+--------+--------+------------+
|          Instance          |          Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------+-------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                        |                   (top) |       2339 |       2327 |      12 |    0 | 1844 |     30 |      8 |          5 |
|   (top)                    |                   (top) |        198 |        186 |      12 |    0 |  528 |     17 |      0 |          0 |
|   VexRiscv                 |                VexRiscv |       2051 |       2051 |       0 |    0 | 1251 |      1 |      8 |          4 |
|     (VexRiscv)             |                VexRiscv |        840 |        840 |       0 |    0 | 1087 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache |        InstructionCache |        666 |        666 |       0 |    0 |   99 |      1 |      1 |          0 |
|     dataCache_1            |               DataCache |        545 |        545 |       0 |    0 |   65 |      0 |      5 |          0 |
|   camara                   |                  camara |         90 |         90 |       0 |    0 |   65 |     12 |      0 |          1 |
|     (camara)               |                  camara |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|     DP_RAM                 |           buffer_ram_dp |         11 |         11 |       0 |    0 |   15 |     12 |      0 |          0 |
|     VGA_640x480            |              VGA_Driver |         50 |         50 |       0 |    0 |   20 |      0 |      0 |          0 |
|     cam_read               |                cam_read |         29 |         29 |       0 |    0 |   30 |      0 |      0 |          0 |
|     clk25_24               |         clk24_25_nexys4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                 | clk24_25_nexys4_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
+----------------------------+-------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


