
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12

 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_2_9

 (27 0)  (99 144)  (99 144)  routing T_2_9.lc_trk_g1_0 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 144)  (104 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (109 144)  (109 144)  LC_0 Logic Functioning bit
 (39 0)  (111 144)  (111 144)  LC_0 Logic Functioning bit
 (41 0)  (113 144)  (113 144)  LC_0 Logic Functioning bit
 (43 0)  (115 144)  (115 144)  LC_0 Logic Functioning bit
 (45 0)  (117 144)  (117 144)  LC_0 Logic Functioning bit
 (37 1)  (109 145)  (109 145)  LC_0 Logic Functioning bit
 (39 1)  (111 145)  (111 145)  LC_0 Logic Functioning bit
 (41 1)  (113 145)  (113 145)  LC_0 Logic Functioning bit
 (43 1)  (115 145)  (115 145)  LC_0 Logic Functioning bit
 (49 1)  (121 145)  (121 145)  Carry_In_Mux bit 

 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_1 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (14 4)  (86 148)  (86 148)  routing T_2_9.wire_logic_cluster/lc_0/out <X> T_2_9.lc_trk_g1_0
 (17 5)  (89 149)  (89 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_2 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_2 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (5 11)  (12 139)  (12 139)  routing T_0_8.logic_op_bnr_2 <X> T_0_8.lc_trk_g1_2
 (7 11)  (10 139)  (10 139)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnr_2 lc_trk_g1_2
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (16 0)  (34 128)  (34 128)  routing T_1_8.sp4_v_b_1 <X> T_1_8.lc_trk_g0_1
 (17 0)  (35 128)  (35 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (36 128)  (36 128)  routing T_1_8.sp4_v_b_1 <X> T_1_8.lc_trk_g0_1
 (26 0)  (44 128)  (44 128)  routing T_1_8.lc_trk_g2_6 <X> T_1_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 128)  (46 128)  routing T_1_8.lc_trk_g2_5 <X> T_1_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 128)  (47 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 128)  (48 128)  routing T_1_8.lc_trk_g2_5 <X> T_1_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 128)  (50 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 128)  (51 128)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 128)  (52 128)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 128)  (53 128)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.input_2_0
 (36 0)  (54 128)  (54 128)  LC_0 Logic Functioning bit
 (26 1)  (44 129)  (44 129)  routing T_1_8.lc_trk_g2_6 <X> T_1_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 129)  (46 129)  routing T_1_8.lc_trk_g2_6 <X> T_1_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 129)  (47 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 129)  (50 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (51 129)  (51 129)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.input_2_0
 (34 1)  (52 129)  (52 129)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.input_2_0
 (35 1)  (53 129)  (53 129)  routing T_1_8.lc_trk_g3_7 <X> T_1_8.input_2_0
 (2 2)  (20 130)  (20 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 130)  (32 130)  routing T_1_8.bnr_op_4 <X> T_1_8.lc_trk_g0_4
 (27 2)  (45 130)  (45 130)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 130)  (47 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 130)  (49 130)  routing T_1_8.lc_trk_g2_4 <X> T_1_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 130)  (50 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 130)  (51 130)  routing T_1_8.lc_trk_g2_4 <X> T_1_8.wire_logic_cluster/lc_1/in_3
 (50 2)  (68 130)  (68 130)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 131)  (18 131)  routing T_1_8.glb_netwk_1 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (14 3)  (32 131)  (32 131)  routing T_1_8.bnr_op_4 <X> T_1_8.lc_trk_g0_4
 (17 3)  (35 131)  (35 131)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (40 131)  (40 131)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 131)  (42 131)  routing T_1_8.bot_op_6 <X> T_1_8.lc_trk_g0_6
 (29 3)  (47 131)  (47 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 131)  (48 131)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (38 3)  (56 131)  (56 131)  LC_1 Logic Functioning bit
 (39 3)  (57 131)  (57 131)  LC_1 Logic Functioning bit
 (40 3)  (58 131)  (58 131)  LC_1 Logic Functioning bit
 (41 3)  (59 131)  (59 131)  LC_1 Logic Functioning bit
 (42 3)  (60 131)  (60 131)  LC_1 Logic Functioning bit
 (43 3)  (61 131)  (61 131)  LC_1 Logic Functioning bit
 (16 4)  (34 132)  (34 132)  routing T_1_8.sp4_v_b_1 <X> T_1_8.lc_trk_g1_1
 (17 4)  (35 132)  (35 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (36 132)  (36 132)  routing T_1_8.sp4_v_b_1 <X> T_1_8.lc_trk_g1_1
 (21 4)  (39 132)  (39 132)  routing T_1_8.wire_logic_cluster/lc_3/out <X> T_1_8.lc_trk_g1_3
 (22 4)  (40 132)  (40 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (44 132)  (44 132)  routing T_1_8.lc_trk_g0_6 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 132)  (46 132)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 132)  (47 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 132)  (48 132)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 132)  (49 132)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 132)  (50 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 132)  (51 132)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 132)  (52 132)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 132)  (53 132)  routing T_1_8.lc_trk_g2_6 <X> T_1_8.input_2_2
 (36 4)  (54 132)  (54 132)  LC_2 Logic Functioning bit
 (26 5)  (44 133)  (44 133)  routing T_1_8.lc_trk_g0_6 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 133)  (47 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 133)  (48 133)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 133)  (50 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (51 133)  (51 133)  routing T_1_8.lc_trk_g2_6 <X> T_1_8.input_2_2
 (35 5)  (53 133)  (53 133)  routing T_1_8.lc_trk_g2_6 <X> T_1_8.input_2_2
 (26 6)  (44 134)  (44 134)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 134)  (45 134)  routing T_1_8.lc_trk_g1_1 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 134)  (47 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 134)  (50 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 134)  (52 134)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 134)  (54 134)  LC_3 Logic Functioning bit
 (37 6)  (55 134)  (55 134)  LC_3 Logic Functioning bit
 (38 6)  (56 134)  (56 134)  LC_3 Logic Functioning bit
 (39 6)  (57 134)  (57 134)  LC_3 Logic Functioning bit
 (43 6)  (61 134)  (61 134)  LC_3 Logic Functioning bit
 (45 6)  (63 134)  (63 134)  LC_3 Logic Functioning bit
 (50 6)  (68 134)  (68 134)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (33 135)  (33 135)  routing T_1_8.bot_op_4 <X> T_1_8.lc_trk_g1_4
 (17 7)  (35 135)  (35 135)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (45 135)  (45 135)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 135)  (47 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 135)  (49 135)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 135)  (54 135)  LC_3 Logic Functioning bit
 (38 7)  (56 135)  (56 135)  LC_3 Logic Functioning bit
 (39 7)  (57 135)  (57 135)  LC_3 Logic Functioning bit
 (46 7)  (64 135)  (64 135)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (32 136)  (32 136)  routing T_1_8.rgt_op_0 <X> T_1_8.lc_trk_g2_0
 (27 8)  (45 136)  (45 136)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 136)  (46 136)  routing T_1_8.lc_trk_g3_0 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 136)  (47 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 136)  (49 136)  routing T_1_8.lc_trk_g2_5 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 136)  (50 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 136)  (51 136)  routing T_1_8.lc_trk_g2_5 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 136)  (53 136)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.input_2_4
 (15 9)  (33 137)  (33 137)  routing T_1_8.rgt_op_0 <X> T_1_8.lc_trk_g2_0
 (17 9)  (35 137)  (35 137)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (46 137)  (46 137)  routing T_1_8.lc_trk_g2_0 <X> T_1_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 137)  (47 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 137)  (50 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (56 137)  (56 137)  LC_4 Logic Functioning bit
 (14 10)  (32 138)  (32 138)  routing T_1_8.rgt_op_4 <X> T_1_8.lc_trk_g2_4
 (15 10)  (33 138)  (33 138)  routing T_1_8.rgt_op_5 <X> T_1_8.lc_trk_g2_5
 (17 10)  (35 138)  (35 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 138)  (36 138)  routing T_1_8.rgt_op_5 <X> T_1_8.lc_trk_g2_5
 (21 10)  (39 138)  (39 138)  routing T_1_8.rgt_op_7 <X> T_1_8.lc_trk_g2_7
 (22 10)  (40 138)  (40 138)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 138)  (42 138)  routing T_1_8.rgt_op_7 <X> T_1_8.lc_trk_g2_7
 (25 10)  (43 138)  (43 138)  routing T_1_8.rgt_op_6 <X> T_1_8.lc_trk_g2_6
 (15 11)  (33 139)  (33 139)  routing T_1_8.rgt_op_4 <X> T_1_8.lc_trk_g2_4
 (17 11)  (35 139)  (35 139)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (40 139)  (40 139)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 139)  (42 139)  routing T_1_8.rgt_op_6 <X> T_1_8.lc_trk_g2_6
 (15 13)  (33 141)  (33 141)  routing T_1_8.tnr_op_0 <X> T_1_8.lc_trk_g3_0
 (17 13)  (35 141)  (35 141)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (14 14)  (32 142)  (32 142)  routing T_1_8.wire_logic_cluster/lc_4/out <X> T_1_8.lc_trk_g3_4
 (21 14)  (39 142)  (39 142)  routing T_1_8.rgt_op_7 <X> T_1_8.lc_trk_g3_7
 (22 14)  (40 142)  (40 142)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 142)  (42 142)  routing T_1_8.rgt_op_7 <X> T_1_8.lc_trk_g3_7
 (17 15)  (35 143)  (35 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_2_8

 (27 0)  (99 128)  (99 128)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 128)  (100 128)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 128)  (101 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 128)  (104 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 128)  (108 128)  LC_0 Logic Functioning bit
 (37 0)  (109 128)  (109 128)  LC_0 Logic Functioning bit
 (38 0)  (110 128)  (110 128)  LC_0 Logic Functioning bit
 (39 0)  (111 128)  (111 128)  LC_0 Logic Functioning bit
 (44 0)  (116 128)  (116 128)  LC_0 Logic Functioning bit
 (45 0)  (117 128)  (117 128)  LC_0 Logic Functioning bit
 (40 1)  (112 129)  (112 129)  LC_0 Logic Functioning bit
 (41 1)  (113 129)  (113 129)  LC_0 Logic Functioning bit
 (42 1)  (114 129)  (114 129)  LC_0 Logic Functioning bit
 (43 1)  (115 129)  (115 129)  LC_0 Logic Functioning bit
 (49 1)  (121 129)  (121 129)  Carry_In_Mux bit 

 (2 2)  (74 130)  (74 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (99 130)  (99 130)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 130)  (100 130)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 130)  (101 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 130)  (104 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 130)  (108 130)  LC_1 Logic Functioning bit
 (37 2)  (109 130)  (109 130)  LC_1 Logic Functioning bit
 (38 2)  (110 130)  (110 130)  LC_1 Logic Functioning bit
 (39 2)  (111 130)  (111 130)  LC_1 Logic Functioning bit
 (44 2)  (116 130)  (116 130)  LC_1 Logic Functioning bit
 (45 2)  (117 130)  (117 130)  LC_1 Logic Functioning bit
 (0 3)  (72 131)  (72 131)  routing T_2_8.glb_netwk_1 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (40 3)  (112 131)  (112 131)  LC_1 Logic Functioning bit
 (41 3)  (113 131)  (113 131)  LC_1 Logic Functioning bit
 (42 3)  (114 131)  (114 131)  LC_1 Logic Functioning bit
 (43 3)  (115 131)  (115 131)  LC_1 Logic Functioning bit
 (51 3)  (123 131)  (123 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (93 132)  (93 132)  routing T_2_8.wire_logic_cluster/lc_3/out <X> T_2_8.lc_trk_g1_3
 (22 4)  (94 132)  (94 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 132)  (97 132)  routing T_2_8.wire_logic_cluster/lc_2/out <X> T_2_8.lc_trk_g1_2
 (27 4)  (99 132)  (99 132)  routing T_2_8.lc_trk_g1_2 <X> T_2_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 132)  (101 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 132)  (104 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 132)  (108 132)  LC_2 Logic Functioning bit
 (37 4)  (109 132)  (109 132)  LC_2 Logic Functioning bit
 (38 4)  (110 132)  (110 132)  LC_2 Logic Functioning bit
 (39 4)  (111 132)  (111 132)  LC_2 Logic Functioning bit
 (44 4)  (116 132)  (116 132)  LC_2 Logic Functioning bit
 (45 4)  (117 132)  (117 132)  LC_2 Logic Functioning bit
 (22 5)  (94 133)  (94 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 133)  (102 133)  routing T_2_8.lc_trk_g1_2 <X> T_2_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 133)  (112 133)  LC_2 Logic Functioning bit
 (41 5)  (113 133)  (113 133)  LC_2 Logic Functioning bit
 (42 5)  (114 133)  (114 133)  LC_2 Logic Functioning bit
 (43 5)  (115 133)  (115 133)  LC_2 Logic Functioning bit
 (48 5)  (120 133)  (120 133)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (89 134)  (89 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 134)  (90 134)  routing T_2_8.wire_logic_cluster/lc_5/out <X> T_2_8.lc_trk_g1_5
 (25 6)  (97 134)  (97 134)  routing T_2_8.wire_logic_cluster/lc_6/out <X> T_2_8.lc_trk_g1_6
 (27 6)  (99 134)  (99 134)  routing T_2_8.lc_trk_g1_3 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 134)  (101 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 134)  (104 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 134)  (108 134)  LC_3 Logic Functioning bit
 (37 6)  (109 134)  (109 134)  LC_3 Logic Functioning bit
 (38 6)  (110 134)  (110 134)  LC_3 Logic Functioning bit
 (39 6)  (111 134)  (111 134)  LC_3 Logic Functioning bit
 (44 6)  (116 134)  (116 134)  LC_3 Logic Functioning bit
 (45 6)  (117 134)  (117 134)  LC_3 Logic Functioning bit
 (22 7)  (94 135)  (94 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 135)  (102 135)  routing T_2_8.lc_trk_g1_3 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 135)  (112 135)  LC_3 Logic Functioning bit
 (41 7)  (113 135)  (113 135)  LC_3 Logic Functioning bit
 (42 7)  (114 135)  (114 135)  LC_3 Logic Functioning bit
 (43 7)  (115 135)  (115 135)  LC_3 Logic Functioning bit
 (27 8)  (99 136)  (99 136)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 136)  (100 136)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 136)  (101 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 136)  (102 136)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 136)  (104 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 136)  (108 136)  LC_4 Logic Functioning bit
 (37 8)  (109 136)  (109 136)  LC_4 Logic Functioning bit
 (38 8)  (110 136)  (110 136)  LC_4 Logic Functioning bit
 (39 8)  (111 136)  (111 136)  LC_4 Logic Functioning bit
 (44 8)  (116 136)  (116 136)  LC_4 Logic Functioning bit
 (45 8)  (117 136)  (117 136)  LC_4 Logic Functioning bit
 (40 9)  (112 137)  (112 137)  LC_4 Logic Functioning bit
 (41 9)  (113 137)  (113 137)  LC_4 Logic Functioning bit
 (42 9)  (114 137)  (114 137)  LC_4 Logic Functioning bit
 (43 9)  (115 137)  (115 137)  LC_4 Logic Functioning bit
 (27 10)  (99 138)  (99 138)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 138)  (101 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 138)  (102 138)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 138)  (108 138)  LC_5 Logic Functioning bit
 (37 10)  (109 138)  (109 138)  LC_5 Logic Functioning bit
 (38 10)  (110 138)  (110 138)  LC_5 Logic Functioning bit
 (39 10)  (111 138)  (111 138)  LC_5 Logic Functioning bit
 (44 10)  (116 138)  (116 138)  LC_5 Logic Functioning bit
 (45 10)  (117 138)  (117 138)  LC_5 Logic Functioning bit
 (40 11)  (112 139)  (112 139)  LC_5 Logic Functioning bit
 (41 11)  (113 139)  (113 139)  LC_5 Logic Functioning bit
 (42 11)  (114 139)  (114 139)  LC_5 Logic Functioning bit
 (43 11)  (115 139)  (115 139)  LC_5 Logic Functioning bit
 (14 12)  (86 140)  (86 140)  routing T_2_8.wire_logic_cluster/lc_0/out <X> T_2_8.lc_trk_g3_0
 (17 12)  (89 140)  (89 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 140)  (90 140)  routing T_2_8.wire_logic_cluster/lc_1/out <X> T_2_8.lc_trk_g3_1
 (27 12)  (99 140)  (99 140)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 140)  (101 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 140)  (102 140)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 140)  (104 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 140)  (108 140)  LC_6 Logic Functioning bit
 (37 12)  (109 140)  (109 140)  LC_6 Logic Functioning bit
 (38 12)  (110 140)  (110 140)  LC_6 Logic Functioning bit
 (39 12)  (111 140)  (111 140)  LC_6 Logic Functioning bit
 (44 12)  (116 140)  (116 140)  LC_6 Logic Functioning bit
 (45 12)  (117 140)  (117 140)  LC_6 Logic Functioning bit
 (17 13)  (89 141)  (89 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 141)  (102 141)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 141)  (112 141)  LC_6 Logic Functioning bit
 (41 13)  (113 141)  (113 141)  LC_6 Logic Functioning bit
 (42 13)  (114 141)  (114 141)  LC_6 Logic Functioning bit
 (43 13)  (115 141)  (115 141)  LC_6 Logic Functioning bit
 (0 14)  (72 142)  (72 142)  routing T_2_8.glb_netwk_6 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 142)  (73 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 142)  (86 142)  routing T_2_8.wire_logic_cluster/lc_4/out <X> T_2_8.lc_trk_g3_4
 (21 14)  (93 142)  (93 142)  routing T_2_8.wire_logic_cluster/lc_7/out <X> T_2_8.lc_trk_g3_7
 (22 14)  (94 142)  (94 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 142)  (99 142)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 142)  (100 142)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 142)  (101 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 142)  (102 142)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 142)  (104 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 142)  (108 142)  LC_7 Logic Functioning bit
 (37 14)  (109 142)  (109 142)  LC_7 Logic Functioning bit
 (38 14)  (110 142)  (110 142)  LC_7 Logic Functioning bit
 (39 14)  (111 142)  (111 142)  LC_7 Logic Functioning bit
 (44 14)  (116 142)  (116 142)  LC_7 Logic Functioning bit
 (45 14)  (117 142)  (117 142)  LC_7 Logic Functioning bit
 (0 15)  (72 143)  (72 143)  routing T_2_8.glb_netwk_6 <X> T_2_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 143)  (89 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 143)  (102 143)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 143)  (112 143)  LC_7 Logic Functioning bit
 (41 15)  (113 143)  (113 143)  LC_7 Logic Functioning bit
 (42 15)  (114 143)  (114 143)  LC_7 Logic Functioning bit
 (43 15)  (115 143)  (115 143)  LC_7 Logic Functioning bit


LogicTile_4_8

 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (36 2)  (204 130)  (204 130)  LC_1 Logic Functioning bit
 (38 2)  (206 130)  (206 130)  LC_1 Logic Functioning bit
 (41 2)  (209 130)  (209 130)  LC_1 Logic Functioning bit
 (43 2)  (211 130)  (211 130)  LC_1 Logic Functioning bit
 (45 2)  (213 130)  (213 130)  LC_1 Logic Functioning bit
 (0 3)  (168 131)  (168 131)  routing T_4_8.glb_netwk_1 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (26 3)  (194 131)  (194 131)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 131)  (196 131)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 131)  (197 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (205 131)  (205 131)  LC_1 Logic Functioning bit
 (39 3)  (207 131)  (207 131)  LC_1 Logic Functioning bit
 (40 3)  (208 131)  (208 131)  LC_1 Logic Functioning bit
 (42 3)  (210 131)  (210 131)  LC_1 Logic Functioning bit
 (14 6)  (182 134)  (182 134)  routing T_4_8.wire_logic_cluster/lc_4/out <X> T_4_8.lc_trk_g1_4
 (17 7)  (185 135)  (185 135)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 8)  (189 136)  (189 136)  routing T_4_8.sp4_h_r_43 <X> T_4_8.lc_trk_g2_3
 (22 8)  (190 136)  (190 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (191 136)  (191 136)  routing T_4_8.sp4_h_r_43 <X> T_4_8.lc_trk_g2_3
 (24 8)  (192 136)  (192 136)  routing T_4_8.sp4_h_r_43 <X> T_4_8.lc_trk_g2_3
 (27 8)  (195 136)  (195 136)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 136)  (197 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 136)  (198 136)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 136)  (200 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 136)  (201 136)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 136)  (204 136)  LC_4 Logic Functioning bit
 (38 8)  (206 136)  (206 136)  LC_4 Logic Functioning bit
 (45 8)  (213 136)  (213 136)  LC_4 Logic Functioning bit
 (53 8)  (221 136)  (221 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (189 137)  (189 137)  routing T_4_8.sp4_h_r_43 <X> T_4_8.lc_trk_g2_3
 (27 9)  (195 137)  (195 137)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 137)  (196 137)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 137)  (197 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 137)  (199 137)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 137)  (204 137)  LC_4 Logic Functioning bit
 (38 9)  (206 137)  (206 137)  LC_4 Logic Functioning bit
 (40 9)  (208 137)  (208 137)  LC_4 Logic Functioning bit
 (41 9)  (209 137)  (209 137)  LC_4 Logic Functioning bit
 (42 9)  (210 137)  (210 137)  LC_4 Logic Functioning bit
 (43 9)  (211 137)  (211 137)  LC_4 Logic Functioning bit
 (17 12)  (185 140)  (185 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 140)  (186 140)  routing T_4_8.wire_logic_cluster/lc_1/out <X> T_4_8.lc_trk_g3_1


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (26 0)  (44 112)  (44 112)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 112)  (46 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 112)  (49 112)  routing T_1_7.lc_trk_g2_7 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 112)  (51 112)  routing T_1_7.lc_trk_g2_7 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 112)  (58 112)  LC_0 Logic Functioning bit
 (22 1)  (40 113)  (40 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (43 113)  (43 113)  routing T_1_7.sp4_r_v_b_33 <X> T_1_7.lc_trk_g0_2
 (26 1)  (44 113)  (44 113)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 113)  (45 113)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 113)  (46 113)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 113)  (47 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 113)  (49 113)  routing T_1_7.lc_trk_g2_7 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 113)  (50 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 113)  (53 113)  routing T_1_7.lc_trk_g0_2 <X> T_1_7.input_2_0
 (21 2)  (39 114)  (39 114)  routing T_1_7.bnr_op_7 <X> T_1_7.lc_trk_g0_7
 (22 2)  (40 114)  (40 114)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (31 2)  (49 114)  (49 114)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 114)  (52 114)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 114)  (54 114)  LC_1 Logic Functioning bit
 (37 2)  (55 114)  (55 114)  LC_1 Logic Functioning bit
 (38 2)  (56 114)  (56 114)  LC_1 Logic Functioning bit
 (41 2)  (59 114)  (59 114)  LC_1 Logic Functioning bit
 (50 2)  (68 114)  (68 114)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (39 115)  (39 115)  routing T_1_7.bnr_op_7 <X> T_1_7.lc_trk_g0_7
 (36 3)  (54 115)  (54 115)  LC_1 Logic Functioning bit
 (37 3)  (55 115)  (55 115)  LC_1 Logic Functioning bit
 (39 3)  (57 115)  (57 115)  LC_1 Logic Functioning bit
 (40 3)  (58 115)  (58 115)  LC_1 Logic Functioning bit
 (15 4)  (33 116)  (33 116)  routing T_1_7.top_op_1 <X> T_1_7.lc_trk_g1_1
 (17 4)  (35 116)  (35 116)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (46 116)  (46 116)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 116)  (52 116)  routing T_1_7.lc_trk_g1_0 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 116)  (55 116)  LC_2 Logic Functioning bit
 (38 4)  (56 116)  (56 116)  LC_2 Logic Functioning bit
 (39 4)  (57 116)  (57 116)  LC_2 Logic Functioning bit
 (40 4)  (58 116)  (58 116)  LC_2 Logic Functioning bit
 (42 4)  (60 116)  (60 116)  LC_2 Logic Functioning bit
 (50 4)  (68 116)  (68 116)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (32 117)  (32 117)  routing T_1_7.top_op_0 <X> T_1_7.lc_trk_g1_0
 (15 5)  (33 117)  (33 117)  routing T_1_7.top_op_0 <X> T_1_7.lc_trk_g1_0
 (17 5)  (35 117)  (35 117)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (36 117)  (36 117)  routing T_1_7.top_op_1 <X> T_1_7.lc_trk_g1_1
 (22 5)  (40 117)  (40 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (43 117)  (43 117)  routing T_1_7.sp4_r_v_b_26 <X> T_1_7.lc_trk_g1_2
 (27 5)  (45 117)  (45 117)  routing T_1_7.lc_trk_g1_1 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 117)  (48 117)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 117)  (54 117)  LC_2 Logic Functioning bit
 (38 5)  (56 117)  (56 117)  LC_2 Logic Functioning bit
 (41 5)  (59 117)  (59 117)  LC_2 Logic Functioning bit
 (43 5)  (61 117)  (61 117)  LC_2 Logic Functioning bit
 (17 6)  (35 118)  (35 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 118)  (36 118)  routing T_1_7.wire_logic_cluster/lc_5/out <X> T_1_7.lc_trk_g1_5
 (21 6)  (39 118)  (39 118)  routing T_1_7.wire_logic_cluster/lc_7/out <X> T_1_7.lc_trk_g1_7
 (22 6)  (40 118)  (40 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 118)  (43 118)  routing T_1_7.bnr_op_6 <X> T_1_7.lc_trk_g1_6
 (26 6)  (44 118)  (44 118)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 118)  (45 118)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 118)  (46 118)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 118)  (48 118)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 118)  (51 118)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 118)  (52 118)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 118)  (55 118)  LC_3 Logic Functioning bit
 (22 7)  (40 119)  (40 119)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 119)  (43 119)  routing T_1_7.bnr_op_6 <X> T_1_7.lc_trk_g1_6
 (26 7)  (44 119)  (44 119)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 119)  (47 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 119)  (49 119)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 119)  (50 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 119)  (51 119)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.input_2_3
 (35 7)  (53 119)  (53 119)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.input_2_3
 (15 8)  (33 120)  (33 120)  routing T_1_7.tnr_op_1 <X> T_1_7.lc_trk_g2_1
 (17 8)  (35 120)  (35 120)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (40 120)  (40 120)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 120)  (42 120)  routing T_1_7.tnr_op_3 <X> T_1_7.lc_trk_g2_3
 (25 8)  (43 120)  (43 120)  routing T_1_7.rgt_op_2 <X> T_1_7.lc_trk_g2_2
 (26 8)  (44 120)  (44 120)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 120)  (45 120)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 120)  (46 120)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 120)  (47 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 120)  (50 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 120)  (51 120)  routing T_1_7.lc_trk_g2_1 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (50 8)  (68 120)  (68 120)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (40 121)  (40 121)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 121)  (42 121)  routing T_1_7.rgt_op_2 <X> T_1_7.lc_trk_g2_2
 (26 9)  (44 121)  (44 121)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 121)  (45 121)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 121)  (47 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 121)  (48 121)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (42 9)  (60 121)  (60 121)  LC_4 Logic Functioning bit
 (15 10)  (33 122)  (33 122)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g2_5
 (16 10)  (34 122)  (34 122)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g2_5
 (17 10)  (35 122)  (35 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (39 122)  (39 122)  routing T_1_7.rgt_op_7 <X> T_1_7.lc_trk_g2_7
 (22 10)  (40 122)  (40 122)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 122)  (42 122)  routing T_1_7.rgt_op_7 <X> T_1_7.lc_trk_g2_7
 (25 10)  (43 122)  (43 122)  routing T_1_7.rgt_op_6 <X> T_1_7.lc_trk_g2_6
 (26 10)  (44 122)  (44 122)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 122)  (45 122)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 122)  (46 122)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 122)  (49 122)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 122)  (51 122)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (39 10)  (57 122)  (57 122)  LC_5 Logic Functioning bit
 (40 10)  (58 122)  (58 122)  LC_5 Logic Functioning bit
 (41 10)  (59 122)  (59 122)  LC_5 Logic Functioning bit
 (42 10)  (60 122)  (60 122)  LC_5 Logic Functioning bit
 (43 10)  (61 122)  (61 122)  LC_5 Logic Functioning bit
 (18 11)  (36 123)  (36 123)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g2_5
 (22 11)  (40 123)  (40 123)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 123)  (42 123)  routing T_1_7.rgt_op_6 <X> T_1_7.lc_trk_g2_6
 (28 11)  (46 123)  (46 123)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 123)  (47 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 123)  (48 123)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 123)  (49 123)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 123)  (50 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (52 123)  (52 123)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.input_2_5
 (35 11)  (53 123)  (53 123)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.input_2_5
 (40 11)  (58 123)  (58 123)  LC_5 Logic Functioning bit
 (41 11)  (59 123)  (59 123)  LC_5 Logic Functioning bit
 (42 11)  (60 123)  (60 123)  LC_5 Logic Functioning bit
 (43 11)  (61 123)  (61 123)  LC_5 Logic Functioning bit
 (15 12)  (33 124)  (33 124)  routing T_1_7.rgt_op_1 <X> T_1_7.lc_trk_g3_1
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.rgt_op_1 <X> T_1_7.lc_trk_g3_1
 (21 12)  (39 124)  (39 124)  routing T_1_7.rgt_op_3 <X> T_1_7.lc_trk_g3_3
 (22 12)  (40 124)  (40 124)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 124)  (42 124)  routing T_1_7.rgt_op_3 <X> T_1_7.lc_trk_g3_3
 (27 12)  (45 124)  (45 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 124)  (47 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 124)  (48 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 124)  (49 124)  routing T_1_7.lc_trk_g2_7 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 124)  (51 124)  routing T_1_7.lc_trk_g2_7 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 124)  (58 124)  LC_6 Logic Functioning bit
 (15 13)  (33 125)  (33 125)  routing T_1_7.tnr_op_0 <X> T_1_7.lc_trk_g3_0
 (17 13)  (35 125)  (35 125)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (40 125)  (40 125)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 125)  (42 125)  routing T_1_7.tnr_op_2 <X> T_1_7.lc_trk_g3_2
 (27 13)  (45 125)  (45 125)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 125)  (46 125)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 125)  (47 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 125)  (48 125)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 125)  (49 125)  routing T_1_7.lc_trk_g2_7 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 125)  (50 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (51 125)  (51 125)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.input_2_6
 (35 13)  (53 125)  (53 125)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.input_2_6
 (15 14)  (33 126)  (33 126)  routing T_1_7.rgt_op_5 <X> T_1_7.lc_trk_g3_5
 (17 14)  (35 126)  (35 126)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 126)  (36 126)  routing T_1_7.rgt_op_5 <X> T_1_7.lc_trk_g3_5
 (22 14)  (40 126)  (40 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (44 126)  (44 126)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (31 14)  (49 126)  (49 126)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 126)  (50 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 126)  (51 126)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 126)  (55 126)  LC_7 Logic Functioning bit
 (39 14)  (57 126)  (57 126)  LC_7 Logic Functioning bit
 (15 15)  (33 127)  (33 127)  routing T_1_7.tnr_op_4 <X> T_1_7.lc_trk_g3_4
 (17 15)  (35 127)  (35 127)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (39 127)  (39 127)  routing T_1_7.sp4_r_v_b_47 <X> T_1_7.lc_trk_g3_7
 (27 15)  (45 127)  (45 127)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 127)  (46 127)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 127)  (47 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 127)  (49 127)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 127)  (54 127)  LC_7 Logic Functioning bit
 (38 15)  (56 127)  (56 127)  LC_7 Logic Functioning bit


LogicTile_2_7

 (29 0)  (101 112)  (101 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 112)  (102 112)  routing T_2_7.lc_trk_g0_7 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (35 0)  (107 112)  (107 112)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.input_2_0
 (44 0)  (116 112)  (116 112)  LC_0 Logic Functioning bit
 (30 1)  (102 113)  (102 113)  routing T_2_7.lc_trk_g0_7 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 113)  (104 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 113)  (107 113)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.input_2_0
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (94 114)  (94 114)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 114)  (96 114)  routing T_2_7.bot_op_7 <X> T_2_7.lc_trk_g0_7
 (27 2)  (99 114)  (99 114)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 114)  (100 114)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 114)  (101 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 114)  (104 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 114)  (108 114)  LC_1 Logic Functioning bit
 (37 2)  (109 114)  (109 114)  LC_1 Logic Functioning bit
 (38 2)  (110 114)  (110 114)  LC_1 Logic Functioning bit
 (39 2)  (111 114)  (111 114)  LC_1 Logic Functioning bit
 (44 2)  (116 114)  (116 114)  LC_1 Logic Functioning bit
 (45 2)  (117 114)  (117 114)  LC_1 Logic Functioning bit
 (0 3)  (72 115)  (72 115)  routing T_2_7.glb_netwk_1 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (22 3)  (94 115)  (94 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 115)  (96 115)  routing T_2_7.bot_op_6 <X> T_2_7.lc_trk_g0_6
 (40 3)  (112 115)  (112 115)  LC_1 Logic Functioning bit
 (41 3)  (113 115)  (113 115)  LC_1 Logic Functioning bit
 (42 3)  (114 115)  (114 115)  LC_1 Logic Functioning bit
 (43 3)  (115 115)  (115 115)  LC_1 Logic Functioning bit
 (21 4)  (93 116)  (93 116)  routing T_2_7.wire_logic_cluster/lc_3/out <X> T_2_7.lc_trk_g1_3
 (22 4)  (94 116)  (94 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 116)  (97 116)  routing T_2_7.wire_logic_cluster/lc_2/out <X> T_2_7.lc_trk_g1_2
 (27 4)  (99 116)  (99 116)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 116)  (101 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 116)  (108 116)  LC_2 Logic Functioning bit
 (37 4)  (109 116)  (109 116)  LC_2 Logic Functioning bit
 (38 4)  (110 116)  (110 116)  LC_2 Logic Functioning bit
 (39 4)  (111 116)  (111 116)  LC_2 Logic Functioning bit
 (44 4)  (116 116)  (116 116)  LC_2 Logic Functioning bit
 (45 4)  (117 116)  (117 116)  LC_2 Logic Functioning bit
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 117)  (102 117)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 117)  (112 117)  LC_2 Logic Functioning bit
 (41 5)  (113 117)  (113 117)  LC_2 Logic Functioning bit
 (42 5)  (114 117)  (114 117)  LC_2 Logic Functioning bit
 (43 5)  (115 117)  (115 117)  LC_2 Logic Functioning bit
 (17 6)  (89 118)  (89 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 118)  (90 118)  routing T_2_7.wire_logic_cluster/lc_5/out <X> T_2_7.lc_trk_g1_5
 (25 6)  (97 118)  (97 118)  routing T_2_7.wire_logic_cluster/lc_6/out <X> T_2_7.lc_trk_g1_6
 (27 6)  (99 118)  (99 118)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 118)  (101 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 118)  (104 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 118)  (108 118)  LC_3 Logic Functioning bit
 (37 6)  (109 118)  (109 118)  LC_3 Logic Functioning bit
 (38 6)  (110 118)  (110 118)  LC_3 Logic Functioning bit
 (39 6)  (111 118)  (111 118)  LC_3 Logic Functioning bit
 (44 6)  (116 118)  (116 118)  LC_3 Logic Functioning bit
 (45 6)  (117 118)  (117 118)  LC_3 Logic Functioning bit
 (22 7)  (94 119)  (94 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 119)  (102 119)  routing T_2_7.lc_trk_g1_3 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 119)  (112 119)  LC_3 Logic Functioning bit
 (41 7)  (113 119)  (113 119)  LC_3 Logic Functioning bit
 (42 7)  (114 119)  (114 119)  LC_3 Logic Functioning bit
 (43 7)  (115 119)  (115 119)  LC_3 Logic Functioning bit
 (27 8)  (99 120)  (99 120)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 120)  (100 120)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 120)  (101 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 120)  (102 120)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 120)  (108 120)  LC_4 Logic Functioning bit
 (37 8)  (109 120)  (109 120)  LC_4 Logic Functioning bit
 (38 8)  (110 120)  (110 120)  LC_4 Logic Functioning bit
 (39 8)  (111 120)  (111 120)  LC_4 Logic Functioning bit
 (44 8)  (116 120)  (116 120)  LC_4 Logic Functioning bit
 (45 8)  (117 120)  (117 120)  LC_4 Logic Functioning bit
 (40 9)  (112 121)  (112 121)  LC_4 Logic Functioning bit
 (41 9)  (113 121)  (113 121)  LC_4 Logic Functioning bit
 (42 9)  (114 121)  (114 121)  LC_4 Logic Functioning bit
 (43 9)  (115 121)  (115 121)  LC_4 Logic Functioning bit
 (47 9)  (119 121)  (119 121)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (99 122)  (99 122)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 122)  (101 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 122)  (102 122)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 122)  (108 122)  LC_5 Logic Functioning bit
 (37 10)  (109 122)  (109 122)  LC_5 Logic Functioning bit
 (38 10)  (110 122)  (110 122)  LC_5 Logic Functioning bit
 (39 10)  (111 122)  (111 122)  LC_5 Logic Functioning bit
 (44 10)  (116 122)  (116 122)  LC_5 Logic Functioning bit
 (45 10)  (117 122)  (117 122)  LC_5 Logic Functioning bit
 (40 11)  (112 123)  (112 123)  LC_5 Logic Functioning bit
 (41 11)  (113 123)  (113 123)  LC_5 Logic Functioning bit
 (42 11)  (114 123)  (114 123)  LC_5 Logic Functioning bit
 (43 11)  (115 123)  (115 123)  LC_5 Logic Functioning bit
 (51 11)  (123 123)  (123 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (89 124)  (89 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 124)  (90 124)  routing T_2_7.wire_logic_cluster/lc_1/out <X> T_2_7.lc_trk_g3_1
 (27 12)  (99 124)  (99 124)  routing T_2_7.lc_trk_g1_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 124)  (101 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 124)  (102 124)  routing T_2_7.lc_trk_g1_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 124)  (104 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 124)  (108 124)  LC_6 Logic Functioning bit
 (37 12)  (109 124)  (109 124)  LC_6 Logic Functioning bit
 (38 12)  (110 124)  (110 124)  LC_6 Logic Functioning bit
 (39 12)  (111 124)  (111 124)  LC_6 Logic Functioning bit
 (44 12)  (116 124)  (116 124)  LC_6 Logic Functioning bit
 (45 12)  (117 124)  (117 124)  LC_6 Logic Functioning bit
 (30 13)  (102 125)  (102 125)  routing T_2_7.lc_trk_g1_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 125)  (112 125)  LC_6 Logic Functioning bit
 (41 13)  (113 125)  (113 125)  LC_6 Logic Functioning bit
 (42 13)  (114 125)  (114 125)  LC_6 Logic Functioning bit
 (43 13)  (115 125)  (115 125)  LC_6 Logic Functioning bit
 (0 14)  (72 126)  (72 126)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 126)  (73 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 126)  (86 126)  routing T_2_7.wire_logic_cluster/lc_4/out <X> T_2_7.lc_trk_g3_4
 (21 14)  (93 126)  (93 126)  routing T_2_7.wire_logic_cluster/lc_7/out <X> T_2_7.lc_trk_g3_7
 (22 14)  (94 126)  (94 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 126)  (99 126)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 126)  (100 126)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 126)  (101 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 126)  (102 126)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 126)  (104 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 126)  (108 126)  LC_7 Logic Functioning bit
 (37 14)  (109 126)  (109 126)  LC_7 Logic Functioning bit
 (38 14)  (110 126)  (110 126)  LC_7 Logic Functioning bit
 (39 14)  (111 126)  (111 126)  LC_7 Logic Functioning bit
 (44 14)  (116 126)  (116 126)  LC_7 Logic Functioning bit
 (45 14)  (117 126)  (117 126)  LC_7 Logic Functioning bit
 (0 15)  (72 127)  (72 127)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 127)  (89 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 127)  (102 127)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 127)  (112 127)  LC_7 Logic Functioning bit
 (41 15)  (113 127)  (113 127)  LC_7 Logic Functioning bit
 (42 15)  (114 127)  (114 127)  LC_7 Logic Functioning bit
 (43 15)  (115 127)  (115 127)  LC_7 Logic Functioning bit


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_2_6

 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 99)  (72 99)  routing T_2_6.glb_netwk_1 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (21 6)  (93 102)  (93 102)  routing T_2_6.wire_logic_cluster/lc_7/out <X> T_2_6.lc_trk_g1_7
 (22 6)  (94 102)  (94 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 12)  (98 108)  (98 108)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (31 12)  (103 108)  (103 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 108)  (105 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 108)  (106 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 108)  (108 108)  LC_6 Logic Functioning bit
 (39 12)  (111 108)  (111 108)  LC_6 Logic Functioning bit
 (41 12)  (113 108)  (113 108)  LC_6 Logic Functioning bit
 (42 12)  (114 108)  (114 108)  LC_6 Logic Functioning bit
 (45 12)  (117 108)  (117 108)  LC_6 Logic Functioning bit
 (26 13)  (98 109)  (98 109)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 109)  (99 109)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 109)  (103 109)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 109)  (109 109)  LC_6 Logic Functioning bit
 (38 13)  (110 109)  (110 109)  LC_6 Logic Functioning bit
 (40 13)  (112 109)  (112 109)  LC_6 Logic Functioning bit
 (43 13)  (115 109)  (115 109)  LC_6 Logic Functioning bit
 (0 14)  (72 110)  (72 110)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 110)  (73 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (97 110)  (97 110)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g3_6
 (31 14)  (103 110)  (103 110)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 110)  (106 110)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (40 14)  (112 110)  (112 110)  LC_7 Logic Functioning bit
 (41 14)  (113 110)  (113 110)  LC_7 Logic Functioning bit
 (42 14)  (114 110)  (114 110)  LC_7 Logic Functioning bit
 (43 14)  (115 110)  (115 110)  LC_7 Logic Functioning bit
 (45 14)  (117 110)  (117 110)  LC_7 Logic Functioning bit
 (0 15)  (72 111)  (72 111)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 111)  (94 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (103 111)  (103 111)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (40 15)  (112 111)  (112 111)  LC_7 Logic Functioning bit
 (41 15)  (113 111)  (113 111)  LC_7 Logic Functioning bit
 (42 15)  (114 111)  (114 111)  LC_7 Logic Functioning bit
 (43 15)  (115 111)  (115 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (9 0)  (231 96)  (231 96)  routing T_5_6.sp4_v_t_36 <X> T_5_6.sp4_h_r_1


LogicTile_9_6

 (4 13)  (446 109)  (446 109)  routing T_9_6.sp4_h_l_36 <X> T_9_6.sp4_h_r_9
 (6 13)  (448 109)  (448 109)  routing T_9_6.sp4_h_l_36 <X> T_9_6.sp4_h_r_9


IO_Tile_13_6

 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (12 10)  (658 106)  (658 106)  routing T_13_6.lc_trk_g1_4 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (659 106)  (659 106)  routing T_13_6.lc_trk_g1_4 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (650 108)  (650 108)  routing T_13_6.span4_horz_44 <X> T_13_6.lc_trk_g1_4
 (4 13)  (650 109)  (650 109)  routing T_13_6.span4_horz_44 <X> T_13_6.lc_trk_g1_4
 (5 13)  (651 109)  (651 109)  routing T_13_6.span4_horz_44 <X> T_13_6.lc_trk_g1_4
 (6 13)  (652 109)  (652 109)  routing T_13_6.span4_horz_44 <X> T_13_6.lc_trk_g1_4
 (7 13)  (653 109)  (653 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (16 14)  (662 110)  (662 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (2 1)  (20 81)  (20 81)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_2_5

 (2 1)  (74 81)  (74 81)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (2 1)  (170 81)  (170 81)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (8 3)  (26 67)  (26 67)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_36
 (9 3)  (27 67)  (27 67)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_36


LogicTile_2_4

 (19 13)  (91 77)  (91 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


