Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ad8bb6d7e4b427a98906c8ee310e8fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ddrcontroller_mem_behav xil_defaultlib.ddrcontroller_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.myDDR3_default
Compiling module xil_defaultlib.ddr3_model1_default
Compiling module xil_defaultlib.ddrcontroller_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddrcontroller_mem_behav
