rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/FunctionWithOverriddenParameter/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+73 (git sha1 9747e55d9, gcc 12.2.0 -Og -fPIC)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yUsing Yosys read_systemverilog command
osys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:1:1: No timescale set for "prim_lfsr".

[WRN:PA0205] UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:1:1: Compile module "work@prim_lfsr".

[INF:CP0303] UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
 |uhdmtopPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
   |vpiTop:1
   |vpiClassDefn:
   \_class_defn: (builtin::any_sverilog_class)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:any_sverilog_class
     |vpiFullName:builtin::any_sverilog_class
   |vpiClassDefn:
   \_class_defn: (builtin::array)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:array
     |vpiFullName:builtin::array
   |vpiClassDefn:
   \_class_defn: (builtin::queue)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:queue
     |vpiFullName:builtin::queue
   |vpiClassDefn:
   \_class_defn: (builtin::string)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:string
     |vpiFullName:builtin::string
   |vpiClassDefn:
   \_class_defn: (builtin::system)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:system
     |vpiFullName:builtin::system
 |uhdmallClasses:
 \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@mailbox
   |vpiMethod:
   \_function: (work@mailbox::new)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@mailbox::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (bound)
       |vpiDirection:1
       |vpiName:bound
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@mailbox::num)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:num
     |vpiFullName:work@mailbox::num
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@mailbox::put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@mailbox::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_put
     |vpiFullName:work@mailbox::try_put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_logic_var: 
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@mailbox::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@mailbox::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:peek
     |vpiFullName:work@mailbox::peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_peek
     |vpiFullName:work@mailbox::try_peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
 |uhdmallClasses:
 \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@process
   |vpiTypedef:
   \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:state
     |vpiEnumConst:
     \_enum_const: (FINISHED)
       |vpiName:FINISHED
       |INT:0
       |vpiDecompile:0
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (RUNNING)
       |vpiName:RUNNING
       |INT:1
       |vpiDecompile:1
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (WAITING)
       |vpiName:WAITING
       |INT:2
       |vpiDecompile:2
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (SUSPENDED)
       |vpiName:SUSPENDED
       |INT:3
       |vpiDecompile:3
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (KILLED)
       |vpiName:KILLED
       |INT:4
       |vpiDecompile:4
       |vpiSize:64
   |vpiMethod:
   \_function: (work@process::self)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:self
     |vpiFullName:work@process::self
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_function: (work@process::status)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:status
     |vpiFullName:work@process::status
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_enum_var: 
       |vpiTypespec:
       \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::kill)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:kill
     |vpiFullName:work@process::kill
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::await)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:await
     |vpiFullName:work@process::await
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::suspend)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:suspend
     |vpiFullName:work@process::suspend
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::resume)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:resume
     |vpiFullName:work@process::resume
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
 |uhdmallClasses:
 \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top)
   |vpiName:work@semaphore
   |vpiMethod:
   \_function: (work@semaphore::new)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@semaphore::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::put)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@semaphore::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@semaphore::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@semaphore::try_get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@semaphore::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
 |uhdmallModules:
 \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
   |vpiParent:
   \_design: (work@top)
   |vpiFullName:work@prim_lfsr
   |vpiParameter:
   \_parameter: (work@prim_lfsr.LfsrDw), line:2:27, endln:2:33
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |UINT:12
     |vpiTypespec:
     \_int_typespec: , line:2:14, endln:2:26
       |vpiParent:
       \_parameter: (work@prim_lfsr.LfsrDw), line:2:27, endln:2:33
     |vpiName:LfsrDw
     |vpiFullName:work@prim_lfsr.LfsrDw
   |vpiParamAssign:
   \_param_assign: , line:2:27, endln:2:38
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |vpiRhs:
     \_constant: , line:2:36, endln:2:38
       |vpiDecompile:12
       |vpiSize:32
       |UINT:12
       |vpiTypespec:
       \_int_typespec: , line:2:14, endln:2:26
       |vpiConstType:9
     |vpiLhs:
     \_parameter: (work@prim_lfsr.LfsrDw), line:2:27, endln:2:33
   |vpiDefName:work@prim_lfsr
   |vpiTaskFunc:
   \_function: (work@prim_lfsr.get_1s), line:3:4, endln:6:15
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |vpiName:get_1s
     |vpiFullName:work@prim_lfsr.get_1s
     |vpiVariables:
     \_logic_var: (work@prim_lfsr.get_1s.a), line:4:26, endln:4:27
       |vpiParent:
       \_assign_stmt: , line:4:26, endln:4:32
       |vpiTypespec:
       \_logic_typespec: , line:4:7, endln:4:25
         |vpiRange:
         \_range: , line:4:13, endln:4:25
           |vpiParent:
           \_begin: (work@prim_lfsr.get_1s)
           |vpiLeftRange:
           \_operation: , line:4:14, endln:4:22
             |vpiParent:
             \_range: , line:4:13, endln:4:25
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (work@prim_lfsr.get_1s.LfsrDw), line:4:14, endln:4:20
               |vpiParent:
               \_begin: (work@prim_lfsr.get_1s)
               |vpiName:LfsrDw
               |vpiFullName:work@prim_lfsr.get_1s.LfsrDw
             |vpiOperand:
             \_constant: , line:4:21, endln:4:22
               |vpiParent:
               \_operation: , line:4:14, endln:4:22
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiRightRange:
           \_constant: , line:4:23, endln:4:24
             |vpiParent:
             \_range: , line:4:13, endln:4:25
             |vpiDecompile:0
             |vpiSize:64
             |UINT:0
             |vpiConstType:9
       |vpiName:a
       |vpiFullName:work@prim_lfsr.get_1s.a
     |vpiVisibility:1
     |vpiAutomatic:1
     |vpiReturn:
     \_logic_var: , line:3:23, endln:3:41
       |vpiTypespec:
       \_logic_typespec: , line:3:23, endln:3:41
         |vpiRange:
         \_range: , line:3:29, endln:3:41
           |vpiLeftRange:
           \_operation: , line:3:30, endln:3:38
             |vpiParent:
             \_range: , line:3:29, endln:3:41
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (LfsrDw), line:3:30, endln:3:36
               |vpiParent:
               \_operation: , line:3:30, endln:3:38
               |vpiName:LfsrDw
             |vpiOperand:
             \_constant: , line:3:37, endln:3:38
               |vpiParent:
               \_operation: , line:3:30, endln:3:38
               |vpiDecompile:1
               |vpiSize:64
               |UINT:1
               |vpiConstType:9
           |vpiRightRange:
           \_constant: , line:3:39, endln:3:40
             |vpiParent:
             \_range: , line:3:29, endln:3:41
             |vpiDecompile:0
             |vpiSize:64
             |UINT:0
             |vpiConstType:9
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |vpiStmt:
     \_begin: (work@prim_lfsr.get_1s)
       |vpiParent:
       \_function: (work@prim_lfsr.get_1s), line:3:4, endln:6:15
       |vpiFullName:work@prim_lfsr.get_1s
       |vpiVariables:
       \_logic_var: (work@prim_lfsr.get_1s.a), line:4:26, endln:4:27
       |vpiStmt:
       \_assign_stmt: , line:4:26, endln:4:32
         |vpiParent:
         \_begin: (work@prim_lfsr.get_1s)
         |vpiRhs:
         \_constant: , line:4:30, endln:4:32
           |vpiParent:
           \_assign_stmt: , line:4:26, endln:4:32
           |vpiDecompile:'1
           |vpiSize:-1
           |BIN:1
           |vpiConstType:3
         |vpiLhs:
         \_logic_var: (work@prim_lfsr.get_1s.a), line:4:26, endln:4:27
       |vpiStmt:
       \_return_stmt: , line:5:7, endln:5:13
         |vpiParent:
         \_begin: (work@prim_lfsr.get_1s)
         |vpiCondition:
         \_ref_obj: (work@prim_lfsr.get_1s.a), line:5:14, endln:5:15
           |vpiParent:
           \_return_stmt: , line:5:7, endln:5:13
           |vpiName:a
           |vpiFullName:work@prim_lfsr.get_1s.a
           |vpiActual:
           \_logic_var: (work@prim_lfsr.get_1s.a), line:4:26, endln:4:27
     |vpiInstance:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
   |vpiNet:
   \_logic_net: (work@prim_lfsr.o), line:1:29, endln:1:30
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |vpiName:o
     |vpiFullName:work@prim_lfsr.o
   |vpiPort:
   \_port: (o), line:1:29, endln:1:30
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@prim_lfsr.o), line:1:29, endln:1:30
     |vpiTypedef:
     \_int_typespec: , line:1:25, endln:1:28
       |vpiSigned:1
   |vpiProcess:
   \_initial: , line:8:4, endln:10:7
     |vpiParent:
     \_module_inst: work@prim_lfsr (work@prim_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:1:1, endln:11:10
     |vpiStmt:
     \_begin: (work@prim_lfsr), line:8:12, endln:10:7
       |vpiParent:
       \_initial: , line:8:4, endln:10:7
       |vpiFullName:work@prim_lfsr
       |vpiStmt:
       \_assignment: , line:9:7, endln:9:25
         |vpiParent:
         \_begin: (work@prim_lfsr), line:8:12, endln:10:7
         |vpiOpType:82
         |vpiBlocking:1
         |vpiRhs:
         \_operation: , line:9:11, endln:9:25
           |vpiParent:
           \_assignment: , line:9:7, endln:9:25
           |vpiTypespec:
           \_int_typespec: , line:9:11, endln:9:14
             |vpiSigned:1
           |vpiOpType:67
           |vpiOperand:
           \_func_call: (get_1s), line:9:16, endln:9:24
             |vpiParent:
             \_operation: , line:9:11, endln:9:25
             |vpiName:get_1s
             |vpiFunction:
             \_function: (work@prim_lfsr.get_1s), line:3:4, endln:6:15
         |vpiLhs:
         \_ref_obj: (work@prim_lfsr.o), line:9:7, endln:9:8
           |vpiParent:
           \_begin: (work@prim_lfsr), line:8:12, endln:10:7
           |vpiName:o
           |vpiFullName:work@prim_lfsr.o
           |vpiActual:
           \_int_var: (work@top.u_lfsr.o), line:1:29, endln:1:30
 |uhdmallModules:
 \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
   |vpiParent:
   \_design: (work@top)
   |vpiFullName:work@top
   |vpiDefName:work@top
   |vpiNet:
   \_logic_net: (work@top.o), line:13:23, endln:13:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
     |vpiName:o
     |vpiFullName:work@top.o
   |vpiPort:
   \_port: (o), line:13:23, endln:13:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top.o), line:13:23, endln:13:24
     |vpiTypedef:
     \_int_typespec: , line:13:19, endln:13:22
       |vpiSigned:1
 |uhdmtopModules:
 \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
   |vpiName:work@top
   |vpiVariables:
   \_int_var: (work@top.o), line:13:23, endln:13:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
     |vpiTypespec:
     \_int_typespec: , line:13:19, endln:13:22
       |vpiSigned:1
     |vpiName:o
     |vpiFullName:work@top.o
     |vpiSigned:1
     |vpiVisibility:1
   |vpiDefName:work@top
   |vpiTop:1
   |vpiTopModule:1
   |vpiPort:
   \_port: (o), line:13:23, endln:13:24
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top.o), line:13:23, endln:13:24
       |vpiName:o
       |vpiFullName:work@top.o
       |vpiActual:
       \_int_var: (work@top.o), line:13:23, endln:13:24
     |vpiTypedef:
     \_int_typespec: , line:13:19, endln:13:22
       |vpiSigned:1
   |vpiModule:
   \_module_inst: work@prim_lfsr (work@top.u_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:14:4, endln:16:20
     |vpiParent:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
     |vpiName:u_lfsr
     |vpiFullName:work@top.u_lfsr
     |vpiVariables:
     \_int_var: (work@top.u_lfsr.o), line:1:29, endln:1:30
       |vpiParent:
       \_module_inst: work@prim_lfsr (work@top.u_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:14:4, endln:16:20
       |vpiTypespec:
       \_int_typespec: , line:1:25, endln:1:28
         |vpiSigned:1
       |vpiName:o
       |vpiFullName:work@top.u_lfsr.o
       |vpiSigned:1
       |vpiVisibility:1
     |vpiParameter:
     \_parameter: (work@top.u_lfsr.LfsrDw), line:2:27, endln:2:33
       |vpiParent:
       \_module_inst: work@prim_lfsr (work@top.u_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:14:4, endln:16:20
       |UINT:12
       |vpiTypespec:
       \_int_typespec: , line:2:14, endln:2:26
         |vpiParent:
         \_parameter: (work@top.u_lfsr.LfsrDw), line:2:27, endln:2:33
       |vpiName:LfsrDw
       |vpiFullName:work@top.u_lfsr.LfsrDw
     |vpiParamAssign:
     \_param_assign: , line:2:27, endln:2:38
       |vpiParent:
       \_module_inst: work@prim_lfsr (work@top.u_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:14:4, endln:16:20
       |vpiOverriden:1
       |vpiRhs:
       \_constant: , line:2:36, endln:2:38
         |vpiDecompile:16
         |vpiSize:32
         |UINT:16
         |vpiTypespec:
         \_int_typespec: , line:2:14, endln:2:26
         |vpiConstType:9
       |vpiLhs:
       \_parameter: (work@top.u_lfsr.LfsrDw), line:2:27, endln:2:33
     |vpiDefName:work@prim_lfsr
     |vpiDefFile:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv
     |vpiDefLineNo:1
     |vpiTaskFunc:
     \_function: (work@prim_lfsr.get_1s), line:3:4, endln:6:15
     |vpiInstance:
     \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:13:1, endln:17:10
     |vpiPort:
     \_port: (o), line:1:29, endln:1:30
       |vpiParent:
       \_module_inst: work@prim_lfsr (work@top.u_lfsr), file:UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv, line:14:4, endln:16:20
       |vpiName:o
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (work@top.o), line:16:16, endln:16:17
         |vpiName:o
         |vpiFullName:work@top.o
         |vpiActual:
         \_int_var: (work@top.o), line:13:23, endln:13:24
       |vpiLowConn:
       \_ref_obj: (work@top.u_lfsr.o), line:16:14, endln:16:15
         |vpiName:o
         |vpiFullName:work@top.u_lfsr.o
         |vpiActual:
         \_int_var: (work@top.u_lfsr.o), line:1:29, endln:1:30
       |vpiTypedef:
       \_int_typespec: , line:1:25, endln:1:28
         |vpiSigned:1
     |vpiProcess:
     \_initial: , line:8:4, endln:10:7
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'LfsrDw' of type 'parameter'
      Object '' of type 'int_typespec'
    Object '' of type 'param_assign'
      Object 'LfsrDw' of type 'parameter'
        Object '' of type 'int_typespec'
      Object '' of type 'constant'
        Object '' of type 'int_typespec'
    Object 'o' of type 'logic_net'
    Object '' of type 'initial'
      Object '' of type 'begin'
        Object '' of type 'assignment'
          Object 'o' of type 'ref_obj'
          Object '' of type 'operation'
            Object 'get_1s' of type 'func_call'
  Object '' of type 'module_inst'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'u_lfsr' of type 'module_inst'
      Object '' of type 'param_assign'
        Object 'LfsrDw' of type 'parameter'
          Object '' of type 'int_typespec'
        Object '' of type 'constant'
          Object '' of type 'int_typespec'
      Object '' of type 'param_assign'
        Object 'LfsrDw' of type 'parameter'
          Object '' of type 'int_typespec'
        Object '' of type 'constant'
          Object '' of type 'int_typespec'
      Object 'o' of type 'int_var'
      Object 'o' of type 'port'
        Object '' of type 'int_typespec'
      Object 'get_1s' of type 'function'
        Object '' of type 'logic_var'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'operation'
                Object 'LfsrDw' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'range'
            Object '' of type 'operation'
              Object 'LfsrDw' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'a' of type 'logic_var'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'operation'
                Object 'LfsrDw' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'range'
            Object '' of type 'operation'
              Object 'LfsrDw' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'begin'
          Object 'a' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'operation'
                  Object 'LfsrDw' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'operation'
                Object 'LfsrDw' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'assign_stmt'
            Object 'a' of type 'logic_var'
              Object '' of type 'logic_typespec'
                Object '' of type 'range'
                  Object '' of type 'operation'
                    Object 'LfsrDw' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'constant'
              Object '' of type 'range'
                Object '' of type 'operation'
                  Object 'LfsrDw' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'constant'
          Object '' of type 'return_stmt'
            Object 'a' of type 'ref_obj'
      Object 'o' of type 'ref_obj'
    Object 'o' of type 'port'
      Object '' of type 'int_typespec'
    Object 'o' of type 'int_var'
Warning: Removing unused module: \prim_lfsr from the design.
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13.1-17.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13.23-13.24> str='\o' output signed port=2 range=[-1:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:14.4-16.20> str='\u_lfsr'
        AST_CELLTYPE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='$paramod\prim_lfsr\LfsrDw=32'd16'
        AST_ARGUMENT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:14.4-16.20> str='\o'
          AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:16.16-16.17> str='\o'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(o);
      (* is_simplified_wire = 1 *)
      output signed [31:0] o;
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13.1-17.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:13.23-13.24> str='\o' output signed basic_prep port=2 range=[31:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:14.4-16.20> str='\u_lfsr' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='$paramod\prim_lfsr\LfsrDw=32'd16' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:14.4-16.20> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:16.16-16.17> str='\o' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(o);
      (* is_simplified_wire = 1 *)
      output signed [31:0] o;
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod\prim_lfsr\LfsrDw=32'd16'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:1.1-11.10> str='$paramod\prim_lfsr\LfsrDw=32'd16'
      AST_PARAMETER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:2.27-2.38> str='\LfsrDw' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
              AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000010000'(32) range=[31:0] int=16
        AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:1.29-1.30> str='\o' output signed port=1 range=[-1:0]
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_INITIAL <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:8.4-10.7>
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:8.12-10.7>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.7-9.25>
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.7-9.8> str='\o'
            AST_FCALL <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.16-9.24> str='\get_1s'
      AST_FUNCTION <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.4-6.15> str='\get_1s'
        AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.23-3.41> str='\get_1s' logic
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.29-3.41>
                AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.38>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.36> str='\LfsrDw'
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          ATTR \is_simplified_wire:
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.29-3.41>
            AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.36> str='\LfsrDw'
              AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\a' logic
          ATTR \packed_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
                AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
          ATTR \unpacked_ranges:
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
          ATTR \is_simplified_wire:
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
            AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
              AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0>
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='$unnamed_block$0'
            AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\a' logic
              ATTR \packed_ranges:
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                  AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
                    AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
                      AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              ATTR \unpacked_ranges:
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
              ATTR \is_simplified_wire:
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
                AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.32>
              AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\a' logic
                ATTR \packed_ranges:
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
                      AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
                        AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                ATTR \unpacked_ranges:
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
                ATTR \is_simplified_wire:
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
                  AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
                    AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                  AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) unsized range=[31:0] int=1
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:5.7-5.13>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='\get_1s'
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:5.14-5.15> str='\a'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod\prim_lfsr\LfsrDw=32'd16 (o);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      /** AST_PARAMETER **/
      (* is_simplified_wire = 1 *)
      output signed [31:0] o;
      /** AST_FUNCTION **/
      initial
        o = /** AST_FCALL **/;
    endmodule
--- END OF AST DUMP ---
Warning: wire '\o' is assigned in a block at UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.7-9.25.
verilog-ast> AST_MODULE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:1.1-11.10> str='$paramod\prim_lfsr\LfsrDw=32'd16'
verilog-ast>   AST_PARAMETER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:2.27-2.38> str='\LfsrDw' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
verilog-ast>     ATTR \packed_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>         AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>     ATTR \unpacked_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>     AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000010000'(32) basic_prep range=[31:0] int=16
verilog-ast>     AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>   AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:1.29-1.30> str='\o' output signed basic_prep port=1 range=[31:0]
verilog-ast>     ATTR \is_simplified_wire:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
verilog-ast>     AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> basic_prep range=[31:0]
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>   AST_INITIAL <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:8.4-10.7>
verilog-ast>     AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:8.12-10.7>
verilog-ast>       AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0>
verilog-ast>         AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0>
verilog-ast>           AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.32>
verilog-ast>             AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.$unnamed_block$0.a' logic basic_prep range=[15:0]
verilog-ast>               ATTR \packed_ranges:
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>                   AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25> basic_prep range=[15:0]
verilog-ast>                     AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>                     AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>               ATTR \unpacked_ranges:
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>               ATTR \is_simplified_wire:
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
verilog-ast>               AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25> basic_prep range=[15:0]
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) unsized basic_prep range=[31:0] int=1
verilog-ast>           AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:5.7-5.13>
verilog-ast>             AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.$result'
verilog-ast>             AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:5.14-5.15> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.$unnamed_block$0.a'
verilog-ast>       AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.7-9.25>
verilog-ast>         AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.7-9.8> str='\o' basic_prep
verilog-ast>         AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9.16-9.24> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.$result' basic_prep
verilog-ast>   AST_FUNCTION <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.4-6.15> str='\get_1s'
verilog-ast>     AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.23-3.41> str='\get_1s' logic
verilog-ast>       ATTR \packed_ranges:
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>           AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.29-3.41>
verilog-ast>             AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.38>
verilog-ast>               AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.36> str='\LfsrDw'
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>       ATTR \unpacked_ranges:
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>       ATTR \is_simplified_wire:
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>       AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.29-3.41>
verilog-ast>         AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.38>
verilog-ast>           AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.36> str='\LfsrDw'
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>     AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\a' logic
verilog-ast>       ATTR \packed_ranges:
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>           AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
verilog-ast>             AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
verilog-ast>               AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>       ATTR \unpacked_ranges:
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>       ATTR \is_simplified_wire:
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>       AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
verilog-ast>         AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
verilog-ast>           AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>         AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>     AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0>
verilog-ast>       AST_BLOCK <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='$unnamed_block$0'
verilog-ast>         AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\a' logic
verilog-ast>           ATTR \packed_ranges:
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>               AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
verilog-ast>                 AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
verilog-ast>                   AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
verilog-ast>                   AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>           ATTR \unpacked_ranges:
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>           ATTR \is_simplified_wire:
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>           AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
verilog-ast>             AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
verilog-ast>               AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>             AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>         AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.32>
verilog-ast>           AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\a' logic
verilog-ast>             ATTR \packed_ranges:
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>                 AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
verilog-ast>                   AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
verilog-ast>                     AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
verilog-ast>                     AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>                   AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>             ATTR \unpacked_ranges:
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
verilog-ast>             ATTR \is_simplified_wire:
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>             AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25>
verilog-ast>               AST_SUB <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22>
verilog-ast>                 AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.20> str='\LfsrDw'
verilog-ast>                 AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
verilog-ast>               AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) unsized range=[31:0] int=1
verilog-ast>         AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:5.7-5.13>
verilog-ast>           AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> str='\get_1s'
verilog-ast>           AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:5.14-5.15> str='\a'
verilog-ast>   AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.23-3.41> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.$result' logic reg basic_prep range=[15:0]
verilog-ast>     ATTR \nosync:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
verilog-ast>     ATTR \packed_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>         AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.29-3.41> basic_prep range=[15:0]
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.38> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>     ATTR \unpacked_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>     ATTR \is_simplified_wire:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
verilog-ast>     AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.29-3.41> basic_prep range=[15:0]
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:3.30-3.38> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>   AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.a' logic reg basic_prep range=[15:0]
verilog-ast>     ATTR \nosync:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
verilog-ast>     ATTR \packed_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>         AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25> basic_prep range=[15:0]
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>     ATTR \unpacked_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>     ATTR \is_simplified_wire:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
verilog-ast>     AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25> basic_prep range=[15:0]
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>   AST_WIRE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.26-4.27> str='\get_1s$func$UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:9$1.$unnamed_block$0.a' logic range=[15:0]
verilog-ast>     ATTR \packed_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>         AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25> basic_prep range=[15:0]
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>           AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
verilog-ast>     ATTR \unpacked_ranges:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
verilog-ast>     ATTR \is_simplified_wire:
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
verilog-ast>     AST_RANGE <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.13-4.25> basic_prep range=[15:0]
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:4.14-4.22> bits='00000000000000000000000000001111'(32) basic_prep range=[31:0] int=15
verilog-ast>       AST_CONSTANT <UHDM-integration-tests/tests/FunctionWithOverriddenParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
