#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11ce0af80 .scope module, "tb_traffic_light" "tb_traffic_light" 2 4;
 .timescale -9 -12;
v0x11ce2d370_0 .var "clk", 0 0;
v0x11ce2d400_0 .var/i "cyc", 31 0;
v0x11ce2d490_0 .net "ew_g", 0 0, v0x11ce2cb80_0;  1 drivers
v0x11ce2d520_0 .net "ew_r", 0 0, v0x11ce2cc20_0;  1 drivers
v0x11ce2d5d0_0 .net "ew_y", 0 0, v0x11ce2ccd0_0;  1 drivers
v0x11ce2d6a0_0 .net "ns_g", 0 0, v0x11ce2cd70_0;  1 drivers
v0x11ce2d750_0 .net "ns_r", 0 0, v0x11ce2ce50_0;  1 drivers
v0x11ce2d800_0 .net "ns_y", 0 0, v0x11ce2cef0_0;  1 drivers
v0x11ce2d8b0_0 .var "rst", 0 0;
v0x11ce2d9e0_0 .var "tick", 0 0;
S_0x11ce0b0f0 .scope module, "dut" "traffic_light" 2 12, 3 3 0, S_0x11ce0af80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_0x11ce07170 .param/l "DUR_EW_G" 1 3 20, +C4<00000000000000000000000000000101>;
P_0x11ce071b0 .param/l "DUR_EW_Y" 1 3 21, +C4<00000000000000000000000000000010>;
P_0x11ce071f0 .param/l "DUR_NS_G" 1 3 18, +C4<00000000000000000000000000000101>;
P_0x11ce07230 .param/l "DUR_NS_Y" 1 3 19, +C4<00000000000000000000000000000010>;
P_0x11ce07270 .param/l "S_EW_G" 1 3 14, C4<10>;
P_0x11ce072b0 .param/l "S_EW_Y" 1 3 15, C4<11>;
P_0x11ce072f0 .param/l "S_NS_G" 1 3 12, C4<00>;
P_0x11ce07330 .param/l "S_NS_Y" 1 3 13, C4<01>;
v0x11ce17db0_0 .net "clk", 0 0, v0x11ce2d370_0;  1 drivers
v0x11ce2cb80_0 .var "ew_g", 0 0;
v0x11ce2cc20_0 .var "ew_r", 0 0;
v0x11ce2ccd0_0 .var "ew_y", 0 0;
v0x11ce2cd70_0 .var "ns_g", 0 0;
v0x11ce2ce50_0 .var "ns_r", 0 0;
v0x11ce2cef0_0 .var "ns_y", 0 0;
v0x11ce2cf90_0 .var "phase_cnt", 3 0;
v0x11ce2d040_0 .net "rst", 0 0, v0x11ce2d8b0_0;  1 drivers
v0x11ce2d150_0 .var "state", 1 0;
v0x11ce2d1f0_0 .net "tick", 0 0, v0x11ce2d9e0_0;  1 drivers
E_0x11ce0c1e0 .event anyedge, v0x11ce2d150_0;
E_0x11ce0d0c0 .event posedge, v0x11ce17db0_0;
    .scope S_0x11ce0b0f0;
T_0 ;
    %wait E_0x11ce0d0c0;
    %load/vec4 v0x11ce2d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11ce2d150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11ce2d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x11ce2d150_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x11ce2cf90_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x11ce2d150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x11ce2cf90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x11ce2d150_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x11ce2cf90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x11ce2d150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x11ce2cf90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x11ce2d150_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x11ce2cf90_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x11ce2d150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x11ce2cf90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
T_0.15 ;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x11ce2cf90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x11ce2d150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x11ce2cf90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x11ce2cf90_0, 0;
T_0.17 ;
T_0.13 ;
T_0.9 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11ce0b0f0;
T_1 ;
    %wait E_0x11ce0c1e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cc20_0, 0, 1;
    %load/vec4 v0x11ce2d150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2cc20_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2cc20_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2cc20_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2ce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2cb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cc20_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2cc20_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11ce0af80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2d370_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x11ce0af80;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x11ce2d370_0;
    %inv;
    %store/vec4 v0x11ce2d370_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11ce0af80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ce2d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2d9e0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x11ce0d0c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ce2d8b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x11ce0af80;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11ce2d400_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x11ce0af80;
T_6 ;
    %wait E_0x11ce0d0c0;
    %load/vec4 v0x11ce2d8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11ce2d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11ce2d9e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11ce2d400_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x11ce2d400_0, 0;
    %load/vec4 v0x11ce2d400_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x11ce2d9e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11ce0af80;
T_7 ;
    %vpi_call 2 46 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11ce0af80 {0 0 0};
    %vpi_call 2 48 "$display", "time\011clk\011rst\011tick\011state\011ns_g ns_y ns_r\011ew_g ew_y ew_r" {0 0 0};
    %delay 20000000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_traffic_light.v";
    "traffic_light.v";
