<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PN7462AU FW API Guide: phCfg_EE_phRFLP_I_Rx_val Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../nxp_logo_s.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PN7462AU FW API Guide
   &#160;<span id="projectnumber">v04.14.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html','../../');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">phCfg_EE_phRFLP_I_Rx_val Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure: I_Rx_val.  
 <a href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for phCfg_EE_phRFLP_I_Rx_val:</div>
<div class="dyncontent">
<div class="center"><img src="../../df/d15/structph_cfg___e_e__ph_r_f_l_p___i___rx__val__coll__graph.png" border="0" usemap="#ph_cfg___e_e__ph_r_f_l_p___i___rx__val_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4088aed934225a721323458aed203170"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a4088aed934225a721323458aed203170">u32_I_RX_PASS_00_ANA_AGC_REG</a></td></tr>
<tr class="memdesc:a4088aed934225a721323458aed203170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_AGC_REG.  <a href="#a4088aed934225a721323458aed203170">More...</a><br /></td></tr>
<tr class="separator:a4088aed934225a721323458aed203170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda13d0f2a8c024867d48cbe8a0652d3"><td class="memItemLeft" align="right" valign="top"><a id="abda13d0f2a8c024867d48cbe8a0652d3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#abda13d0f2a8c024867d48cbe8a0652d3">u32_I_RX_PASS_01_AGC_INPUT_REG</a></td></tr>
<tr class="memdesc:abda13d0f2a8c024867d48cbe8a0652d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_INPUT_REG. <br /></td></tr>
<tr class="separator:abda13d0f2a8c024867d48cbe8a0652d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28178627d41837fa12b7e33dad355661"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a28178627d41837fa12b7e33dad355661">u32_I_RX_A_106_P_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a28178627d41837fa12b7e33dad355661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a28178627d41837fa12b7e33dad355661">More...</a><br /></td></tr>
<tr class="separator:a28178627d41837fa12b7e33dad355661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc65f09a9857f3bf54e2ae2fd7fb048"><td class="memItemLeft" align="right" valign="top"><a id="aabc65f09a9857f3bf54e2ae2fd7fb048"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aabc65f09a9857f3bf54e2ae2fd7fb048">u32_I_RX_A_106_P_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aabc65f09a9857f3bf54e2ae2fd7fb048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aabc65f09a9857f3bf54e2ae2fd7fb048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef996c950248d1c97683317a0a7f78e"><td class="memItemLeft" align="right" valign="top"><a id="a7ef996c950248d1c97683317a0a7f78e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a7ef996c950248d1c97683317a0a7f78e">u32_I_RX_A_106_P_02_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a7ef996c950248d1c97683317a0a7f78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a7ef996c950248d1c97683317a0a7f78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24398bbfc469b0b0b160f2cdb26fa8a9"><td class="memItemLeft" align="right" valign="top"><a id="a24398bbfc469b0b0b160f2cdb26fa8a9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a24398bbfc469b0b0b160f2cdb26fa8a9">u32_I_RX_A_106_P_03_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a24398bbfc469b0b0b160f2cdb26fa8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a24398bbfc469b0b0b160f2cdb26fa8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f52f341659e3a3a064ce6c3dab39102"><td class="memItemLeft" align="right" valign="top"><a id="a8f52f341659e3a3a064ce6c3dab39102"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a8f52f341659e3a3a064ce6c3dab39102">u32_I_RX_A_106_P_04_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a8f52f341659e3a3a064ce6c3dab39102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a8f52f341659e3a3a064ce6c3dab39102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f914e372af7bd99f16763eb8368de7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ac2f914e372af7bd99f16763eb8368de7">u32_I_RX_A_212_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ac2f914e372af7bd99f16763eb8368de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ac2f914e372af7bd99f16763eb8368de7">More...</a><br /></td></tr>
<tr class="separator:ac2f914e372af7bd99f16763eb8368de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab887e8e0d580fe1b888b601632390998"><td class="memItemLeft" align="right" valign="top"><a id="ab887e8e0d580fe1b888b601632390998"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ab887e8e0d580fe1b888b601632390998">u32_I_RX_A_212_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ab887e8e0d580fe1b888b601632390998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:ab887e8e0d580fe1b888b601632390998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b06742acd7eee38b713824d0b6cc98"><td class="memItemLeft" align="right" valign="top"><a id="ae1b06742acd7eee38b713824d0b6cc98"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ae1b06742acd7eee38b713824d0b6cc98">u32_I_RX_A_212_02_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ae1b06742acd7eee38b713824d0b6cc98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:ae1b06742acd7eee38b713824d0b6cc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53bf4b4b6987a9929569277d45882ea5"><td class="memItemLeft" align="right" valign="top"><a id="a53bf4b4b6987a9929569277d45882ea5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a53bf4b4b6987a9929569277d45882ea5">u32_I_RX_A_212_03_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a53bf4b4b6987a9929569277d45882ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a53bf4b4b6987a9929569277d45882ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72145c240dc3a0c0ff3c3ac11c9736d1"><td class="memItemLeft" align="right" valign="top"><a id="a72145c240dc3a0c0ff3c3ac11c9736d1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a72145c240dc3a0c0ff3c3ac11c9736d1">u32_I_RX_A_212_04_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a72145c240dc3a0c0ff3c3ac11c9736d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a72145c240dc3a0c0ff3c3ac11c9736d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ba74a485473cc1a1400997ee5d8178"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a99ba74a485473cc1a1400997ee5d8178">u32_I_RX_A_424_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a99ba74a485473cc1a1400997ee5d8178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a99ba74a485473cc1a1400997ee5d8178">More...</a><br /></td></tr>
<tr class="separator:a99ba74a485473cc1a1400997ee5d8178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8acb1118f30bbf7bc6f5463252ba3625"><td class="memItemLeft" align="right" valign="top"><a id="a8acb1118f30bbf7bc6f5463252ba3625"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a8acb1118f30bbf7bc6f5463252ba3625">u32_I_RX_A_424_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a8acb1118f30bbf7bc6f5463252ba3625"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a8acb1118f30bbf7bc6f5463252ba3625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcb29b17e0298107be3e4d77242c46a"><td class="memItemLeft" align="right" valign="top"><a id="a3dcb29b17e0298107be3e4d77242c46a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a3dcb29b17e0298107be3e4d77242c46a">u32_I_RX_A_424_02_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a3dcb29b17e0298107be3e4d77242c46a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a3dcb29b17e0298107be3e4d77242c46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5759560ff806b1df1442cb1664ad7fd"><td class="memItemLeft" align="right" valign="top"><a id="ac5759560ff806b1df1442cb1664ad7fd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ac5759560ff806b1df1442cb1664ad7fd">u32_I_RX_A_424_03_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:ac5759560ff806b1df1442cb1664ad7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:ac5759560ff806b1df1442cb1664ad7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef141ee32a4d888ba275f0564a9b10c3"><td class="memItemLeft" align="right" valign="top"><a id="aef141ee32a4d888ba275f0564a9b10c3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aef141ee32a4d888ba275f0564a9b10c3">u32_I_RX_A_424_04_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:aef141ee32a4d888ba275f0564a9b10c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:aef141ee32a4d888ba275f0564a9b10c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86eaf4e69ffab4076f6832c92587e279"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a86eaf4e69ffab4076f6832c92587e279">u32_I_RX_A_848_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a86eaf4e69ffab4076f6832c92587e279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a86eaf4e69ffab4076f6832c92587e279">More...</a><br /></td></tr>
<tr class="separator:a86eaf4e69ffab4076f6832c92587e279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba245284d4e5477503fec191588941e3"><td class="memItemLeft" align="right" valign="top"><a id="aba245284d4e5477503fec191588941e3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aba245284d4e5477503fec191588941e3">u32_I_RX_A_848_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aba245284d4e5477503fec191588941e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aba245284d4e5477503fec191588941e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43934ca9a8b480dd3e41898a5fcced5b"><td class="memItemLeft" align="right" valign="top"><a id="a43934ca9a8b480dd3e41898a5fcced5b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a43934ca9a8b480dd3e41898a5fcced5b">u32_I_RX_A_848_02_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a43934ca9a8b480dd3e41898a5fcced5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a43934ca9a8b480dd3e41898a5fcced5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3263ebf42487718bc5a28777259eb92b"><td class="memItemLeft" align="right" valign="top"><a id="a3263ebf42487718bc5a28777259eb92b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a3263ebf42487718bc5a28777259eb92b">u32_I_RX_A_848_03_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a3263ebf42487718bc5a28777259eb92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a3263ebf42487718bc5a28777259eb92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f1ad5d8b05ed6a3362837c9488bc02"><td class="memItemLeft" align="right" valign="top"><a id="a01f1ad5d8b05ed6a3362837c9488bc02"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a01f1ad5d8b05ed6a3362837c9488bc02">u32_I_RX_A_848_04_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a01f1ad5d8b05ed6a3362837c9488bc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a01f1ad5d8b05ed6a3362837c9488bc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f5078744908cf22d31e42704ca0dd7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#af9f5078744908cf22d31e42704ca0dd7">u32_I_RX_B_00_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:af9f5078744908cf22d31e42704ca0dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG.  <a href="#af9f5078744908cf22d31e42704ca0dd7">More...</a><br /></td></tr>
<tr class="separator:af9f5078744908cf22d31e42704ca0dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe299faf2f9df1332f202d5267081fff"><td class="memItemLeft" align="right" valign="top"><a id="abe299faf2f9df1332f202d5267081fff"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#abe299faf2f9df1332f202d5267081fff">u32_I_RX_B_01_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:abe299faf2f9df1332f202d5267081fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:abe299faf2f9df1332f202d5267081fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3a9deb55b4884c4e658a3ccb079048"><td class="memItemLeft" align="right" valign="top"><a id="a2e3a9deb55b4884c4e658a3ccb079048"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a2e3a9deb55b4884c4e658a3ccb079048">u32_I_RX_B_02_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a2e3a9deb55b4884c4e658a3ccb079048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a2e3a9deb55b4884c4e658a3ccb079048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0643faf39e2814b157c975cda28002f2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a0643faf39e2814b157c975cda28002f2">u32_I_RX_B_106_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a0643faf39e2814b157c975cda28002f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a0643faf39e2814b157c975cda28002f2">More...</a><br /></td></tr>
<tr class="separator:a0643faf39e2814b157c975cda28002f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dd675c51deb0de036c2ebf50f91b5a"><td class="memItemLeft" align="right" valign="top"><a id="a93dd675c51deb0de036c2ebf50f91b5a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a93dd675c51deb0de036c2ebf50f91b5a">u32_I_RX_B_106_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a93dd675c51deb0de036c2ebf50f91b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a93dd675c51deb0de036c2ebf50f91b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad660b6ab9921f3408dc6344928363291"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ad660b6ab9921f3408dc6344928363291">u32_I_RX_B_212_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ad660b6ab9921f3408dc6344928363291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ad660b6ab9921f3408dc6344928363291">More...</a><br /></td></tr>
<tr class="separator:ad660b6ab9921f3408dc6344928363291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df5356166bffab909ff424a9733a6a6"><td class="memItemLeft" align="right" valign="top"><a id="a5df5356166bffab909ff424a9733a6a6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a5df5356166bffab909ff424a9733a6a6">u32_I_RX_B_212_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a5df5356166bffab909ff424a9733a6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a5df5356166bffab909ff424a9733a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85941b9de3eb837b91ef6418e74fae59"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a85941b9de3eb837b91ef6418e74fae59">u32_I_RX_B_424_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a85941b9de3eb837b91ef6418e74fae59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a85941b9de3eb837b91ef6418e74fae59">More...</a><br /></td></tr>
<tr class="separator:a85941b9de3eb837b91ef6418e74fae59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940a8535bf6c8124af4117df301ad42e"><td class="memItemLeft" align="right" valign="top"><a id="a940a8535bf6c8124af4117df301ad42e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a940a8535bf6c8124af4117df301ad42e">u32_I_RX_B_424_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a940a8535bf6c8124af4117df301ad42e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a940a8535bf6c8124af4117df301ad42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312c91c50ecf17fd556b72dc2e2d805a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a312c91c50ecf17fd556b72dc2e2d805a">u32_I_RX_B_848_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a312c91c50ecf17fd556b72dc2e2d805a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a312c91c50ecf17fd556b72dc2e2d805a">More...</a><br /></td></tr>
<tr class="separator:a312c91c50ecf17fd556b72dc2e2d805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65410a9df9179d7c6b396da189ae5c9"><td class="memItemLeft" align="right" valign="top"><a id="ab65410a9df9179d7c6b396da189ae5c9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ab65410a9df9179d7c6b396da189ae5c9">u32_I_RX_B_848_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ab65410a9df9179d7c6b396da189ae5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:ab65410a9df9179d7c6b396da189ae5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6215439e27caa473e0ea4c35d320c80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aa6215439e27caa473e0ea4c35d320c80">u32_I_RX_F_P_00_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aa6215439e27caa473e0ea4c35d320c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG.  <a href="#aa6215439e27caa473e0ea4c35d320c80">More...</a><br /></td></tr>
<tr class="separator:aa6215439e27caa473e0ea4c35d320c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70260a292df7570b65067645f3fed946"><td class="memItemLeft" align="right" valign="top"><a id="a70260a292df7570b65067645f3fed946"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a70260a292df7570b65067645f3fed946">u32_I_RX_F_P_01_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a70260a292df7570b65067645f3fed946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a70260a292df7570b65067645f3fed946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ba2b7ca453f00606116e167a3d11f8"><td class="memItemLeft" align="right" valign="top"><a id="a40ba2b7ca453f00606116e167a3d11f8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a40ba2b7ca453f00606116e167a3d11f8">u32_I_RX_F_P_02_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a40ba2b7ca453f00606116e167a3d11f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a40ba2b7ca453f00606116e167a3d11f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c655ef1f0aa233fb1f58211e95e7995"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a1c655ef1f0aa233fb1f58211e95e7995">u32_I_RX_F_212_P_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a1c655ef1f0aa233fb1f58211e95e7995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a1c655ef1f0aa233fb1f58211e95e7995">More...</a><br /></td></tr>
<tr class="separator:a1c655ef1f0aa233fb1f58211e95e7995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa59a89713dbde1a229965caab326dab"><td class="memItemLeft" align="right" valign="top"><a id="aaa59a89713dbde1a229965caab326dab"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aaa59a89713dbde1a229965caab326dab">u32_I_RX_F_212_P_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aaa59a89713dbde1a229965caab326dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aaa59a89713dbde1a229965caab326dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdffdd93144d8c5fc5d29ceb629638e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#acdffdd93144d8c5fc5d29ceb629638e4">u32_I_RX_F_424_P_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:acdffdd93144d8c5fc5d29ceb629638e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#acdffdd93144d8c5fc5d29ceb629638e4">More...</a><br /></td></tr>
<tr class="separator:acdffdd93144d8c5fc5d29ceb629638e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ac63f62b7ea9c155dae75b06f45b20"><td class="memItemLeft" align="right" valign="top"><a id="a74ac63f62b7ea9c155dae75b06f45b20"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a74ac63f62b7ea9c155dae75b06f45b20">u32_I_RX_F_424_P_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a74ac63f62b7ea9c155dae75b06f45b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a74ac63f62b7ea9c155dae75b06f45b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8129df28f8d22d698ce7298b438f4b22"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a8129df28f8d22d698ce7298b438f4b22">u32_I_RX_15693_00_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a8129df28f8d22d698ce7298b438f4b22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG.  <a href="#a8129df28f8d22d698ce7298b438f4b22">More...</a><br /></td></tr>
<tr class="separator:a8129df28f8d22d698ce7298b438f4b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa047df41576affab3e1c7bba4394d3"><td class="memItemLeft" align="right" valign="top"><a id="a4fa047df41576affab3e1c7bba4394d3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a4fa047df41576affab3e1c7bba4394d3">u32_I_RX_15693_01_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a4fa047df41576affab3e1c7bba4394d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a4fa047df41576affab3e1c7bba4394d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74164583540337bf504b0767136e6c51"><td class="memItemLeft" align="right" valign="top"><a id="a74164583540337bf504b0767136e6c51"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a74164583540337bf504b0767136e6c51">u32_I_RX_15693_02_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a74164583540337bf504b0767136e6c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a74164583540337bf504b0767136e6c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764cf4b5906564bf1db56fb50fe299a7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a764cf4b5906564bf1db56fb50fe299a7">u32_I_RX_15693_26_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a764cf4b5906564bf1db56fb50fe299a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a764cf4b5906564bf1db56fb50fe299a7">More...</a><br /></td></tr>
<tr class="separator:a764cf4b5906564bf1db56fb50fe299a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c1ea2933b056336973b2cbabef95b8"><td class="memItemLeft" align="right" valign="top"><a id="ae4c1ea2933b056336973b2cbabef95b8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ae4c1ea2933b056336973b2cbabef95b8">u32_I_RX_15693_26_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ae4c1ea2933b056336973b2cbabef95b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:ae4c1ea2933b056336973b2cbabef95b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588255c864843a3653c0b074c346beb0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a588255c864843a3653c0b074c346beb0">u32_I_RX_15693_53_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a588255c864843a3653c0b074c346beb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a588255c864843a3653c0b074c346beb0">More...</a><br /></td></tr>
<tr class="separator:a588255c864843a3653c0b074c346beb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de5ec3617fa962185f903aa32f18b7f"><td class="memItemLeft" align="right" valign="top"><a id="a5de5ec3617fa962185f903aa32f18b7f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a5de5ec3617fa962185f903aa32f18b7f">u32_I_RX_15693_53_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a5de5ec3617fa962185f903aa32f18b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a5de5ec3617fa962185f903aa32f18b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11b44e5141f55e5c54b67f0803cdc99"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#af11b44e5141f55e5c54b67f0803cdc99">u32_I_RX_EPCV2_00_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:af11b44e5141f55e5c54b67f0803cdc99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG.  <a href="#af11b44e5141f55e5c54b67f0803cdc99">More...</a><br /></td></tr>
<tr class="separator:af11b44e5141f55e5c54b67f0803cdc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75da31a9020de4fee113d5b8756bcfe8"><td class="memItemLeft" align="right" valign="top"><a id="a75da31a9020de4fee113d5b8756bcfe8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a75da31a9020de4fee113d5b8756bcfe8">u32_I_RX_EPCV2_01_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a75da31a9020de4fee113d5b8756bcfe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a75da31a9020de4fee113d5b8756bcfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7d698541e8d9109f6080753ac21e3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a2b7d698541e8d9109f6080753ac21e3a">u32_I_RX_EPCV2_SC424_2MP_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a2b7d698541e8d9109f6080753ac21e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a2b7d698541e8d9109f6080753ac21e3a">More...</a><br /></td></tr>
<tr class="separator:a2b7d698541e8d9109f6080753ac21e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03f9a0613464995b8dd59586c016234"><td class="memItemLeft" align="right" valign="top"><a id="ae03f9a0613464995b8dd59586c016234"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ae03f9a0613464995b8dd59586c016234">u32_I_RX_EPCV2_SC424_2MP_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:ae03f9a0613464995b8dd59586c016234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:ae03f9a0613464995b8dd59586c016234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c363f0de60e68431e9ee6653461e51"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a20c363f0de60e68431e9ee6653461e51">u32_I_RX_EPCV2_SC424_4MP_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a20c363f0de60e68431e9ee6653461e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a20c363f0de60e68431e9ee6653461e51">More...</a><br /></td></tr>
<tr class="separator:a20c363f0de60e68431e9ee6653461e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e39b230eb52b4ec17a42d489d3549c2"><td class="memItemLeft" align="right" valign="top"><a id="a6e39b230eb52b4ec17a42d489d3549c2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a6e39b230eb52b4ec17a42d489d3549c2">u32_I_RX_EPCV2_SC424_4MP_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a6e39b230eb52b4ec17a42d489d3549c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a6e39b230eb52b4ec17a42d489d3549c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9fb55326dcbf546449bada464862d0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a3b9fb55326dcbf546449bada464862d0">u32_I_RX_EPCV2_SC848_2MP_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a3b9fb55326dcbf546449bada464862d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a3b9fb55326dcbf546449bada464862d0">More...</a><br /></td></tr>
<tr class="separator:a3b9fb55326dcbf546449bada464862d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9202719faf133723e8db76f7053eacb"><td class="memItemLeft" align="right" valign="top"><a id="af9202719faf133723e8db76f7053eacb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#af9202719faf133723e8db76f7053eacb">u32_I_RX_EPCV2_SC848_2MP_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:af9202719faf133723e8db76f7053eacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:af9202719faf133723e8db76f7053eacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7811fb6078ca009f21943419c827c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ad4b7811fb6078ca009f21943419c827c">u32_I_RX_EPCV2_SC848_4MP_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ad4b7811fb6078ca009f21943419c827c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ad4b7811fb6078ca009f21943419c827c">More...</a><br /></td></tr>
<tr class="separator:ad4b7811fb6078ca009f21943419c827c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed751df7b37d94cb1ebda485c4337c8a"><td class="memItemLeft" align="right" valign="top"><a id="aed751df7b37d94cb1ebda485c4337c8a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aed751df7b37d94cb1ebda485c4337c8a">u32_I_RX_EPCV2_SC848_4MP_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:aed751df7b37d94cb1ebda485c4337c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:aed751df7b37d94cb1ebda485c4337c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84767e2aaab98fcc1b078ebcc45594e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aa84767e2aaab98fcc1b078ebcc45594e">u32_I_RX_ACT_00_ANA_AGC_REG</a></td></tr>
<tr class="memdesc:aa84767e2aaab98fcc1b078ebcc45594e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_AGC_REG.  <a href="#aa84767e2aaab98fcc1b078ebcc45594e">More...</a><br /></td></tr>
<tr class="separator:aa84767e2aaab98fcc1b078ebcc45594e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756e74c9596434b95ff980930a0269ff"><td class="memItemLeft" align="right" valign="top"><a id="a756e74c9596434b95ff980930a0269ff"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a756e74c9596434b95ff980930a0269ff">u32_I_RX_ACT_01_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a756e74c9596434b95ff980930a0269ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a756e74c9596434b95ff980930a0269ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622faa955a64f20b77bb0e4457a80fcd"><td class="memItemLeft" align="right" valign="top"><a id="a622faa955a64f20b77bb0e4457a80fcd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a622faa955a64f20b77bb0e4457a80fcd">u32_I_RX_ACT_02_AGC_INPUT_REG</a></td></tr>
<tr class="memdesc:a622faa955a64f20b77bb0e4457a80fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_INPUT_REG. <br /></td></tr>
<tr class="separator:a622faa955a64f20b77bb0e4457a80fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43fe9b6469c1ce2985614019c1516ba"><td class="memItemLeft" align="right" valign="top"><a id="ae43fe9b6469c1ce2985614019c1516ba"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ae43fe9b6469c1ce2985614019c1516ba">u32_I_RX_ACT_03_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:ae43fe9b6469c1ce2985614019c1516ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:ae43fe9b6469c1ce2985614019c1516ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006c51a9536bcd5187285c96ee4957f1"><td class="memItemLeft" align="right" valign="top"><a id="a006c51a9536bcd5187285c96ee4957f1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a006c51a9536bcd5187285c96ee4957f1">u32_I_RX_ACT_04_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:a006c51a9536bcd5187285c96ee4957f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:a006c51a9536bcd5187285c96ee4957f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a14ab5eb6889f670a39cdbf9aadf601"><td class="memItemLeft" align="right" valign="top"><a id="a3a14ab5eb6889f670a39cdbf9aadf601"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a3a14ab5eb6889f670a39cdbf9aadf601">u32_I_RX_ACT_05_ANA_CLK_MAN_REG</a></td></tr>
<tr class="memdesc:a3a14ab5eb6889f670a39cdbf9aadf601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CLK_MAN_REG. <br /></td></tr>
<tr class="separator:a3a14ab5eb6889f670a39cdbf9aadf601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03633f4122f7908b9722c1f9becd6419"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a03633f4122f7908b9722c1f9becd6419">u32_I_RX_ACT_106_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a03633f4122f7908b9722c1f9becd6419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a03633f4122f7908b9722c1f9becd6419">More...</a><br /></td></tr>
<tr class="separator:a03633f4122f7908b9722c1f9becd6419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6b7e3295b853c1b888353b9d5f015e"><td class="memItemLeft" align="right" valign="top"><a id="a4b6b7e3295b853c1b888353b9d5f015e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a4b6b7e3295b853c1b888353b9d5f015e">u32_I_RX_ACT_106_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a4b6b7e3295b853c1b888353b9d5f015e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a4b6b7e3295b853c1b888353b9d5f015e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fec53f81480f8e4cdac6139b02459a6"><td class="memItemLeft" align="right" valign="top"><a id="a3fec53f81480f8e4cdac6139b02459a6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a3fec53f81480f8e4cdac6139b02459a6">u32_I_RX_ACT_106_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a3fec53f81480f8e4cdac6139b02459a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a3fec53f81480f8e4cdac6139b02459a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb63883a7d0f89f5eb24663ed2b16f4c"><td class="memItemLeft" align="right" valign="top"><a id="adb63883a7d0f89f5eb24663ed2b16f4c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#adb63883a7d0f89f5eb24663ed2b16f4c">u32_I_RX_ACT_106_03_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:adb63883a7d0f89f5eb24663ed2b16f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:adb63883a7d0f89f5eb24663ed2b16f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580993de61e76ff0e00cbcdfe6c14005"><td class="memItemLeft" align="right" valign="top"><a id="a580993de61e76ff0e00cbcdfe6c14005"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a580993de61e76ff0e00cbcdfe6c14005">u32_I_RX_ACT_106_04_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a580993de61e76ff0e00cbcdfe6c14005"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a580993de61e76ff0e00cbcdfe6c14005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0428704c592d5a67874fc2d9b1ac428"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ac0428704c592d5a67874fc2d9b1ac428">u32_I_RX_ACT_212_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:ac0428704c592d5a67874fc2d9b1ac428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#ac0428704c592d5a67874fc2d9b1ac428">More...</a><br /></td></tr>
<tr class="separator:ac0428704c592d5a67874fc2d9b1ac428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20da07b6c4a97e8e8b35bfe485483f1f"><td class="memItemLeft" align="right" valign="top"><a id="a20da07b6c4a97e8e8b35bfe485483f1f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a20da07b6c4a97e8e8b35bfe485483f1f">u32_I_RX_ACT_212_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a20da07b6c4a97e8e8b35bfe485483f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a20da07b6c4a97e8e8b35bfe485483f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248c1ece2e60c5429656a84f28d623e5"><td class="memItemLeft" align="right" valign="top"><a id="a248c1ece2e60c5429656a84f28d623e5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a248c1ece2e60c5429656a84f28d623e5">u32_I_RX_ACT_212_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a248c1ece2e60c5429656a84f28d623e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a248c1ece2e60c5429656a84f28d623e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46907faaf90bd1ec40f6af5c433595a9"><td class="memItemLeft" align="right" valign="top"><a id="a46907faaf90bd1ec40f6af5c433595a9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a46907faaf90bd1ec40f6af5c433595a9">u32_I_RX_ACT_212_03_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a46907faaf90bd1ec40f6af5c433595a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a46907faaf90bd1ec40f6af5c433595a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3256b2fcdfccd2067d1b8f5e509ad226"><td class="memItemLeft" align="right" valign="top"><a id="a3256b2fcdfccd2067d1b8f5e509ad226"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a3256b2fcdfccd2067d1b8f5e509ad226">u32_I_RX_ACT_212_04_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a3256b2fcdfccd2067d1b8f5e509ad226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:a3256b2fcdfccd2067d1b8f5e509ad226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dad68929cdfeba6ff688f1e1b374550"><td class="memItemLeft" align="right" valign="top"><a id="a6dad68929cdfeba6ff688f1e1b374550"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a6dad68929cdfeba6ff688f1e1b374550">u32_I_RX_ACT_212_05_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a6dad68929cdfeba6ff688f1e1b374550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a6dad68929cdfeba6ff688f1e1b374550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb27693575dbb8e6115e8527ad32d32"><td class="memItemLeft" align="right" valign="top"><a id="a4fb27693575dbb8e6115e8527ad32d32"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a4fb27693575dbb8e6115e8527ad32d32">u32_I_RX_ACT_212_06_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a4fb27693575dbb8e6115e8527ad32d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a4fb27693575dbb8e6115e8527ad32d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49aa49cdf570c196db46edf3ea15766"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#af49aa49cdf570c196db46edf3ea15766">u32_I_RX_ACT_424_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:af49aa49cdf570c196db46edf3ea15766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#af49aa49cdf570c196db46edf3ea15766">More...</a><br /></td></tr>
<tr class="separator:af49aa49cdf570c196db46edf3ea15766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434c6b752473469725914c8ebc148daf"><td class="memItemLeft" align="right" valign="top"><a id="a434c6b752473469725914c8ebc148daf"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a434c6b752473469725914c8ebc148daf">u32_I_RX_ACT_424_01_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a434c6b752473469725914c8ebc148daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a434c6b752473469725914c8ebc148daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24d1d6f164d3e6680fcbd7008b875e6"><td class="memItemLeft" align="right" valign="top"><a id="ae24d1d6f164d3e6680fcbd7008b875e6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ae24d1d6f164d3e6680fcbd7008b875e6">u32_I_RX_ACT_424_02_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:ae24d1d6f164d3e6680fcbd7008b875e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:ae24d1d6f164d3e6680fcbd7008b875e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a15b1a4278b5774d3731c31a605628"><td class="memItemLeft" align="right" valign="top"><a id="a22a15b1a4278b5774d3731c31a605628"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a22a15b1a4278b5774d3731c31a605628">u32_I_RX_ACT_424_03_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a22a15b1a4278b5774d3731c31a605628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a22a15b1a4278b5774d3731c31a605628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ad067d37d704e0541144908064e967"><td class="memItemLeft" align="right" valign="top"><a id="a96ad067d37d704e0541144908064e967"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a96ad067d37d704e0541144908064e967">u32_I_RX_ACT_424_04_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a96ad067d37d704e0541144908064e967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:a96ad067d37d704e0541144908064e967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4a0589be76cea7aa27acaad3186619"><td class="memItemLeft" align="right" valign="top"><a id="aee4a0589be76cea7aa27acaad3186619"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aee4a0589be76cea7aa27acaad3186619">u32_I_RX_ACT_424_05_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:aee4a0589be76cea7aa27acaad3186619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:aee4a0589be76cea7aa27acaad3186619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bb94e5da1d480231fdba3156e85b9b"><td class="memItemLeft" align="right" valign="top"><a id="a83bb94e5da1d480231fdba3156e85b9b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a83bb94e5da1d480231fdba3156e85b9b">u32_I_RX_ACT_424_06_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a83bb94e5da1d480231fdba3156e85b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a83bb94e5da1d480231fdba3156e85b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b89815e608f76ccc9ed4e450d385651"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a2b89815e608f76ccc9ed4e450d385651">u32_I_RX_BOOT_00_ANA_RX_REG</a></td></tr>
<tr class="memdesc:a2b89815e608f76ccc9ed4e450d385651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_RX_REG.  <a href="#a2b89815e608f76ccc9ed4e450d385651">More...</a><br /></td></tr>
<tr class="separator:a2b89815e608f76ccc9ed4e450d385651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4eb05aac3798709ac4fadcd85e22a8"><td class="memItemLeft" align="right" valign="top"><a id="a5b4eb05aac3798709ac4fadcd85e22a8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a5b4eb05aac3798709ac4fadcd85e22a8">u32_I_RX_BOOT_01_ANA_AGC_REG</a></td></tr>
<tr class="memdesc:a5b4eb05aac3798709ac4fadcd85e22a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_AGC_REG. <br /></td></tr>
<tr class="separator:a5b4eb05aac3798709ac4fadcd85e22a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2e838cb882b499a0ab9983dc6f91cb"><td class="memItemLeft" align="right" valign="top"><a id="a4b2e838cb882b499a0ab9983dc6f91cb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a4b2e838cb882b499a0ab9983dc6f91cb">u32_I_RX_BOOT_02_SIGPRO_RM_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a4b2e838cb882b499a0ab9983dc6f91cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_RM_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a4b2e838cb882b499a0ab9983dc6f91cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a831cfd6d56691fa0f21b7ed99897"><td class="memItemLeft" align="right" valign="top"><a id="a1f9a831cfd6d56691fa0f21b7ed99897"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a1f9a831cfd6d56691fa0f21b7ed99897">u32_I_RX_BOOT_03_AGC_CONFIG1_REG</a></td></tr>
<tr class="memdesc:a1f9a831cfd6d56691fa0f21b7ed99897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG1_REG. <br /></td></tr>
<tr class="separator:a1f9a831cfd6d56691fa0f21b7ed99897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869118122d6fe21ce6772aa68d8ddd2d"><td class="memItemLeft" align="right" valign="top"><a id="a869118122d6fe21ce6772aa68d8ddd2d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a869118122d6fe21ce6772aa68d8ddd2d">u32_I_RX_BOOT_04_AGC_CONFIG0_REG</a></td></tr>
<tr class="memdesc:a869118122d6fe21ce6772aa68d8ddd2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_CONFIG0_REG. <br /></td></tr>
<tr class="separator:a869118122d6fe21ce6772aa68d8ddd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b10b244716cfa85a6a1f36b930caaf"><td class="memItemLeft" align="right" valign="top"><a id="ab1b10b244716cfa85a6a1f36b930caaf"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#ab1b10b244716cfa85a6a1f36b930caaf">u32_I_RX_BOOT_05_AGC_INPUT_REG</a></td></tr>
<tr class="memdesc:ab1b10b244716cfa85a6a1f36b930caaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_AGC_INPUT_REG. <br /></td></tr>
<tr class="separator:ab1b10b244716cfa85a6a1f36b930caaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2174e36994f28c6a481e914ab4b5bcdc"><td class="memItemLeft" align="right" valign="top"><a id="a2174e36994f28c6a481e914ab4b5bcdc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a2174e36994f28c6a481e914ab4b5bcdc">u32_I_RX_BOOT_06_ANA_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a2174e36994f28c6a481e914ab4b5bcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a2174e36994f28c6a481e914ab4b5bcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97391e004cfa219dd0aaf5ad448bf1da"><td class="memItemLeft" align="right" valign="top"><a id="a97391e004cfa219dd0aaf5ad448bf1da"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a97391e004cfa219dd0aaf5ad448bf1da">u32_I_RX_BOOT_07_ANA_TEST_REG</a></td></tr>
<tr class="memdesc:a97391e004cfa219dd0aaf5ad448bf1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_TEST_REG. <br /></td></tr>
<tr class="separator:a97391e004cfa219dd0aaf5ad448bf1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad79d5fa73ef6545d10ad4a208c2724d"><td class="memItemLeft" align="right" valign="top"><a id="aad79d5fa73ef6545d10ad4a208c2724d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aad79d5fa73ef6545d10ad4a208c2724d">u32_I_RX_BOOT_08_ANA_NFCLD_REG</a></td></tr>
<tr class="memdesc:aad79d5fa73ef6545d10ad4a208c2724d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_ANA_NFCLD_REG. <br /></td></tr>
<tr class="separator:aad79d5fa73ef6545d10ad4a208c2724d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e632be1b646ec4e2a1af8215ff9ca9c"><td class="memItemLeft" align="right" valign="top"><a id="a2e632be1b646ec4e2a1af8215ff9ca9c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a2e632be1b646ec4e2a1af8215ff9ca9c">u32_I_RX_BOOT_09_SIGPRO_CM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a2e632be1b646ec4e2a1af8215ff9ca9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_CM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a2e632be1b646ec4e2a1af8215ff9ca9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646265dadc8261ff91555475f781577d"><td class="memItemLeft" align="right" valign="top"><a id="a646265dadc8261ff91555475f781577d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a646265dadc8261ff91555475f781577d">u32_I_RX_BOOT_10_SIGPRO_ADCBCM_THRESHOLD_REG</a></td></tr>
<tr class="memdesc:a646265dadc8261ff91555475f781577d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_THRESHOLD_REG. <br /></td></tr>
<tr class="separator:a646265dadc8261ff91555475f781577d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b881b5cdd5c069da55bb7f094ff1682"><td class="memItemLeft" align="right" valign="top"><a id="a6b881b5cdd5c069da55bb7f094ff1682"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a6b881b5cdd5c069da55bb7f094ff1682">u32_I_RX_BOOT_11_SIGPRO_ADCBCM_CONFIG_REG</a></td></tr>
<tr class="memdesc:a6b881b5cdd5c069da55bb7f094ff1682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_SIGPRO_ADCBCM_CONFIG_REG. <br /></td></tr>
<tr class="separator:a6b881b5cdd5c069da55bb7f094ff1682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971206805edb271cba8cf1b67e55a6bc"><td class="memItemLeft" align="right" valign="top"><a id="a971206805edb271cba8cf1b67e55a6bc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#a971206805edb271cba8cf1b67e55a6bc">u32_I_RX_BOOT_12_RX_CONFIG_REG</a></td></tr>
<tr class="memdesc:a971206805edb271cba8cf1b67e55a6bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_RX_CONFIG_REG. <br /></td></tr>
<tr class="separator:a971206805edb271cba8cf1b67e55a6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52befb354cab064817850b5e13e66cc"><td class="memItemLeft" align="right" valign="top"><a id="aa52befb354cab064817850b5e13e66cc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html#aa52befb354cab064817850b5e13e66cc">u32_I_RX_BOOT_13_BBA_CONTROL_REG</a></td></tr>
<tr class="memdesc:aa52befb354cab064817850b5e13e66cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for Register CLIF_BBA_CONTROL_REG. <br /></td></tr>
<tr class="separator:aa52befb354cab064817850b5e13e66cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure: I_Rx_val. </p>
<p>Value to be applied to the corresponding CLIF register for CLIF Initiator Mode - Receive. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4088aed934225a721323458aed203170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4088aed934225a721323458aed203170">&sect;&nbsp;</a></span>u32_I_RX_PASS_00_ANA_AGC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_PASS_00_ANA_AGC_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_AGC_REG. </p>
<p>Note: Configuration: I_RX_PASS starts from here. </p>

</div>
</div>
<a id="a28178627d41837fa12b7e33dad355661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28178627d41837fa12b7e33dad355661">&sect;&nbsp;</a></span>u32_I_RX_A_106_P_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_A_106_P_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_A_106_P starts from here. </p>

</div>
</div>
<a id="ac2f914e372af7bd99f16763eb8368de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f914e372af7bd99f16763eb8368de7">&sect;&nbsp;</a></span>u32_I_RX_A_212_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_A_212_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_A_212 starts from here. </p>

</div>
</div>
<a id="a99ba74a485473cc1a1400997ee5d8178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ba74a485473cc1a1400997ee5d8178">&sect;&nbsp;</a></span>u32_I_RX_A_424_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_A_424_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_A_424 starts from here. </p>

</div>
</div>
<a id="a86eaf4e69ffab4076f6832c92587e279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86eaf4e69ffab4076f6832c92587e279">&sect;&nbsp;</a></span>u32_I_RX_A_848_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_A_848_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_A_848 starts from here. </p>

</div>
</div>
<a id="af9f5078744908cf22d31e42704ca0dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f5078744908cf22d31e42704ca0dd7">&sect;&nbsp;</a></span>u32_I_RX_B_00_AGC_CONFIG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_B_00_AGC_CONFIG1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_AGC_CONFIG1_REG. </p>
<p>Note: Configuration: I_RX_B starts from here. </p>

</div>
</div>
<a id="a0643faf39e2814b157c975cda28002f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0643faf39e2814b157c975cda28002f2">&sect;&nbsp;</a></span>u32_I_RX_B_106_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_B_106_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_B_106 starts from here. </p>

</div>
</div>
<a id="ad660b6ab9921f3408dc6344928363291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad660b6ab9921f3408dc6344928363291">&sect;&nbsp;</a></span>u32_I_RX_B_212_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_B_212_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_B_212 starts from here. </p>

</div>
</div>
<a id="a85941b9de3eb837b91ef6418e74fae59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85941b9de3eb837b91ef6418e74fae59">&sect;&nbsp;</a></span>u32_I_RX_B_424_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_B_424_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_B_424 starts from here. </p>

</div>
</div>
<a id="a312c91c50ecf17fd556b72dc2e2d805a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312c91c50ecf17fd556b72dc2e2d805a">&sect;&nbsp;</a></span>u32_I_RX_B_848_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_B_848_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_B_848 starts from here. </p>

</div>
</div>
<a id="aa6215439e27caa473e0ea4c35d320c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6215439e27caa473e0ea4c35d320c80">&sect;&nbsp;</a></span>u32_I_RX_F_P_00_AGC_CONFIG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_F_P_00_AGC_CONFIG1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_AGC_CONFIG1_REG. </p>
<p>Note: Configuration: I_RX_F_P starts from here. </p>

</div>
</div>
<a id="a1c655ef1f0aa233fb1f58211e95e7995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c655ef1f0aa233fb1f58211e95e7995">&sect;&nbsp;</a></span>u32_I_RX_F_212_P_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_F_212_P_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_F_212_P starts from here. </p>

</div>
</div>
<a id="acdffdd93144d8c5fc5d29ceb629638e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdffdd93144d8c5fc5d29ceb629638e4">&sect;&nbsp;</a></span>u32_I_RX_F_424_P_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_F_424_P_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_F_424_P starts from here. </p>

</div>
</div>
<a id="a8129df28f8d22d698ce7298b438f4b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8129df28f8d22d698ce7298b438f4b22">&sect;&nbsp;</a></span>u32_I_RX_15693_00_AGC_CONFIG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_15693_00_AGC_CONFIG1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_AGC_CONFIG1_REG. </p>
<p>Note: Configuration: I_RX_15693 starts from here. </p>

</div>
</div>
<a id="a764cf4b5906564bf1db56fb50fe299a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764cf4b5906564bf1db56fb50fe299a7">&sect;&nbsp;</a></span>u32_I_RX_15693_26_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_15693_26_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_15693_26 starts from here. </p>

</div>
</div>
<a id="a588255c864843a3653c0b074c346beb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588255c864843a3653c0b074c346beb0">&sect;&nbsp;</a></span>u32_I_RX_15693_53_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_15693_53_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_15693_53 starts from here. </p>

</div>
</div>
<a id="af11b44e5141f55e5c54b67f0803cdc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11b44e5141f55e5c54b67f0803cdc99">&sect;&nbsp;</a></span>u32_I_RX_EPCV2_00_AGC_CONFIG1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_EPCV2_00_AGC_CONFIG1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_AGC_CONFIG1_REG. </p>
<p>Note: Configuration: I_RX_EPCV2 starts from here. </p>

</div>
</div>
<a id="a2b7d698541e8d9109f6080753ac21e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7d698541e8d9109f6080753ac21e3a">&sect;&nbsp;</a></span>u32_I_RX_EPCV2_SC424_2MP_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_EPCV2_SC424_2MP_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_EPCV2_SC424_2MP starts from here. </p>

</div>
</div>
<a id="a20c363f0de60e68431e9ee6653461e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c363f0de60e68431e9ee6653461e51">&sect;&nbsp;</a></span>u32_I_RX_EPCV2_SC424_4MP_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_EPCV2_SC424_4MP_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_EPCV2_SC424_4MP starts from here. </p>

</div>
</div>
<a id="a3b9fb55326dcbf546449bada464862d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9fb55326dcbf546449bada464862d0">&sect;&nbsp;</a></span>u32_I_RX_EPCV2_SC848_2MP_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_EPCV2_SC848_2MP_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_EPCV2_SC848_2MP starts from here. </p>

</div>
</div>
<a id="ad4b7811fb6078ca009f21943419c827c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b7811fb6078ca009f21943419c827c">&sect;&nbsp;</a></span>u32_I_RX_EPCV2_SC848_4MP_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_EPCV2_SC848_4MP_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_EPCV2_SC848_4MP starts from here. </p>

</div>
</div>
<a id="aa84767e2aaab98fcc1b078ebcc45594e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84767e2aaab98fcc1b078ebcc45594e">&sect;&nbsp;</a></span>u32_I_RX_ACT_00_ANA_AGC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_ACT_00_ANA_AGC_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_AGC_REG. </p>
<p>Note: Configuration: I_RX_ACT starts from here. </p>

</div>
</div>
<a id="a03633f4122f7908b9722c1f9becd6419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03633f4122f7908b9722c1f9becd6419">&sect;&nbsp;</a></span>u32_I_RX_ACT_106_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_ACT_106_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_ACT_106 starts from here. </p>

</div>
</div>
<a id="ac0428704c592d5a67874fc2d9b1ac428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0428704c592d5a67874fc2d9b1ac428">&sect;&nbsp;</a></span>u32_I_RX_ACT_212_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_ACT_212_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_ACT_212 starts from here. </p>

</div>
</div>
<a id="af49aa49cdf570c196db46edf3ea15766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49aa49cdf570c196db46edf3ea15766">&sect;&nbsp;</a></span>u32_I_RX_ACT_424_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_ACT_424_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_ACT_424 starts from here. </p>

</div>
</div>
<a id="a2b89815e608f76ccc9ed4e450d385651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b89815e608f76ccc9ed4e450d385651">&sect;&nbsp;</a></span>u32_I_RX_BOOT_00_ANA_RX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t phCfg_EE_phRFLP_I_Rx_val::u32_I_RX_BOOT_00_ANA_RX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value for Register CLIF_ANA_RX_REG. </p>
<p>Note: Configuration: I_RX_BOOT starts from here. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>phCommon/inc/<a class="el" href="../../df/df4/ph_cfg___e_e_8h.html">phCfg_EE.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/de3/structph_cfg___e_e__ph_r_f_l_p___i___rx__val.html">phCfg_EE_phRFLP_I_Rx_val</a></li>
    <li class="footer">Generated on Fri Nov 23 2018 14:38:30 for PN7462AU FW API Guide by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
