// Seed: 3407431013
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wire id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    input wire id_6,
    output wor id_7,
    input wor id_8,
    output supply0 id_9
);
  id_11(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(1'b0), .id_4(1), .id_5(!(id_0 ? id_3 : id_2))
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3
);
  assign id_3 = id_1 ^ 1'b0 == 1'b0 - 1;
  module_0(
      id_2, id_2, id_0, id_3, id_2, id_1, id_2, id_3, id_2, id_3
  );
endmodule
