{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522263146465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522263146473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 14:52:26 2018 " "Processing started: Wed Mar 28 14:52:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522263146473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263146473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off whack_a_mole -c whack_a_mole " "Command: quartus_map --read_settings_files=on --write_settings_files=off whack_a_mole -c whack_a_mole" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263146473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522263147621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522263147621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_score_tracker " "Found entity 1: high_score_tracker" {  } { { "score.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_random_number " "Found entity 1: LFSR_random_number" {  } { { "LFSR_random_number.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/LFSR_random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170821 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "whack_a_mole_demo2.v(290) " "Verilog HDL information at whack_a_mole_demo2.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522263170829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "whack_a_mole_demo2.v 8 8 " "Found 8 design units, including 8 entities, in source file whack_a_mole_demo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 whack_a_mole " "Found entity 1: whack_a_mole" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "4 display_mole " "Found entity 4: display_mole" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "5 mole_to_vga_LUT " "Found entity 5: mole_to_vga_LUT" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "6 RateDivider " "Found entity 6: RateDivider" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "7 GameTimer " "Found entity 7: GameTimer" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""} { "Info" "ISGN_ENTITY_NAME" "8 hex_decoder " "Found entity 8: hex_decoder" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263170837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263170837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "whack_a_mole " "Elaborating entity \"whack_a_mole\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522263170993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..4\] whack_a_mole_demo2.v(25) " "Output port \"LEDR\[17..4\]\" at whack_a_mole_demo2.v(25) has no driver" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522263170997 "|whack_a_mole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "whack_a_mole_demo2.v" "VGA" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171137 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522263171137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/altsyncram_9hg1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263171233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263171233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263171333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263171333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/altsyncram_9hg1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263171437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263171437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522263171533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263171533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/db/altsyncram_9hg1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522263171637 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522263171637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:FSM " "Elaborating entity \"control\" for hierarchy \"control:FSM\"" {  } { { "whack_a_mole_demo2.v" "FSM" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:gameModule " "Elaborating entity \"datapath\" for hierarchy \"datapath:gameModule\"" {  } { { "whack_a_mole_demo2.v" "gameModule" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 whack_a_mole_demo2.v(303) " "Verilog HDL assignment warning at whack_a_mole_demo2.v(303): truncated value with size 32 to match size of target (2)" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263171693 "|whack_a_mole|datapath:gameModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider datapath:gameModule\|RateDivider:RD " "Elaborating entity \"RateDivider\" for hierarchy \"datapath:gameModule\|RateDivider:RD\"" {  } { { "whack_a_mole_demo2.v" "RD" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 whack_a_mole_demo2.v(687) " "Verilog HDL assignment warning at whack_a_mole_demo2.v(687): truncated value with size 32 to match size of target (1)" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522263171729 "|whack_a_mole|datapath:gameModule|RateDivider:RD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_random_number datapath:gameModule\|LFSR_random_number:r " "Elaborating entity \"LFSR_random_number\" for hierarchy \"datapath:gameModule\|LFSR_random_number:r\"" {  } { { "whack_a_mole_demo2.v" "r" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameTimer GameTimer:gametime " "Elaborating entity \"GameTimer\" for hierarchy \"GameTimer:gametime\"" {  } { { "whack_a_mole_demo2.v" "gametime" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score_tracker high_score_tracker:highscore " "Elaborating entity \"high_score_tracker\" for hierarchy \"high_score_tracker:highscore\"" {  } { { "whack_a_mole_demo2.v" "highscore" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_mole display_mole:display " "Elaborating entity \"display_mole\" for hierarchy \"display_mole:display\"" {  } { { "whack_a_mole_demo2.v" "display" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mole_to_vga_LUT display_mole:display\|mole_to_vga_LUT:vga1 " "Elaborating entity \"mole_to_vga_LUT\" for hierarchy \"display_mole:display\|mole_to_vga_LUT:vga1\"" {  } { { "whack_a_mole_demo2.v" "vga1" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171849 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "whack_a_mole_demo2.v(629) " "Verilog HDL Case Statement information at whack_a_mole_demo2.v(629): all case item expressions in this case statement are onehot" {  } { { "whack_a_mole_demo2.v" "" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 629 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1522263171849 "|whack_a_mole|display_mole:display|mole_to_vga_LUT:vga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "whack_a_mole_demo2.v" "H0" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522263171877 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[7\] vga_adapter:VGA\|x\[7\] " "Net \"x\[7\]\", which fans out to \"vga_adapter:VGA\|x\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[7\] " "Net is fed by \"display_mole:display\|x\[7\]\"" {  } { { "whack_a_mole_demo2.v" "x\[7\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[7\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[7\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[6\] vga_adapter:VGA\|x\[6\] " "Net \"x\[6\]\", which fans out to \"vga_adapter:VGA\|x\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[6\] " "Net is fed by \"display_mole:display\|x\[6\]\"" {  } { { "whack_a_mole_demo2.v" "x\[6\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[6\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[6\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[5\] vga_adapter:VGA\|x\[5\] " "Net \"x\[5\]\", which fans out to \"vga_adapter:VGA\|x\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[5\] " "Net is fed by \"display_mole:display\|x\[5\]\"" {  } { { "whack_a_mole_demo2.v" "x\[5\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[5\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[5\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[4\] vga_adapter:VGA\|x\[4\] " "Net \"x\[4\]\", which fans out to \"vga_adapter:VGA\|x\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[4\] " "Net is fed by \"display_mole:display\|x\[4\]\"" {  } { { "whack_a_mole_demo2.v" "x\[4\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[4\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[4\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[3\] vga_adapter:VGA\|x\[3\] " "Net \"x\[3\]\", which fans out to \"vga_adapter:VGA\|x\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[3\] " "Net is fed by \"display_mole:display\|x\[3\]\"" {  } { { "whack_a_mole_demo2.v" "x\[3\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[3\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[3\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[2\] vga_adapter:VGA\|x\[2\] " "Net \"x\[2\]\", which fans out to \"vga_adapter:VGA\|x\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[2\] " "Net is fed by \"display_mole:display\|x\[2\]\"" {  } { { "whack_a_mole_demo2.v" "x\[2\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[2\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[2\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[1\] vga_adapter:VGA\|x\[1\] " "Net \"x\[1\]\", which fans out to \"vga_adapter:VGA\|x\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[1\] " "Net is fed by \"display_mole:display\|x\[1\]\"" {  } { { "whack_a_mole_demo2.v" "x\[1\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[1\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[1\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "x\[0\] vga_adapter:VGA\|x\[0\] " "Net \"x\[0\]\", which fans out to \"vga_adapter:VGA\|x\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "display_mole:display\|x\[0\] " "Net is fed by \"display_mole:display\|x\[0\]\"" {  } { { "whack_a_mole_demo2.v" "x\[0\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 423 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1522263172153 ""}  } { { "whack_a_mole_demo2.v" "x\[0\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/whack_a_mole_demo2.v" 40 -1 0 } } { "vga_adapter/vga_adapter.v" "x\[0\]" { Text "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/vga_adapter/vga_adapter.v" 133 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1522263172153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522263172157 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Ram/UTSC/Winter 2018/CSCB58/project_1/output_files/whack_a_mole.map.smsg " "Generated suppressed messages file C:/Ram/UTSC/Winter 2018/CSCB58/project_1/output_files/whack_a_mole.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263172237 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522263172537 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 28 14:52:52 2018 " "Processing ended: Wed Mar 28 14:52:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522263172537 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522263172537 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522263172537 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522263172537 ""}
