# 6T SRAM - Cadence Virtuoso
This repository contains details about the design and simulation of static noise margins of 6T-SRAM using Cadence Virtuoso EDA tool.

## 6T SRAM Schematic
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/6T-SRAM.png)

## ADE-L Spectre Simulation
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/ADE-L.png)

## Q vs ~Q Graph
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/Sweep.png)

## Static Noise Margin Analysis
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/YvsY.png)
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/YvsY_2.png)
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/YvsY_separate.png)
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/Butterfly.png)

## Hold Static Margin
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/Hold.png)

## Read Static Margin
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/Read.png)

## Write Static Margin
![](https://github.com/TopGun2001/6T-SRAM-Cadence-Virtuoso/blob/main/Images/Write.png)


