// Seed: 3808539590
module module_0 ();
  assign id_1 = 1;
  reg id_2, id_3;
  always id_3 = id_1;
  reg id_4 = id_2;
  assign id_4 = 1;
  always id_4 <= id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1
    , id_7,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5
);
  assign id_7 = id_4.find;
  assign id_5 = 1'd0;
  module_0();
  assign id_1 = 1;
  wire id_8, id_9;
endmodule
