Analysis & Synthesis report for counterTest
Wed Nov 18 10:20:24 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Mod1
 16. Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Mod2
 17. Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Div2
 18. Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Div0
 20. Port Connectivity Checks: "freqDiv:freqSignal"
 21. Port Connectivity Checks: "freqDiv:clockQHz"
 22. Port Connectivity Checks: "freqDiv:clock1Hz"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 18 10:20:24 2015      ;
; Quartus II 64-Bit Version          ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                      ; counterTest                                ;
; Top-level Entity Name              ; timer                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 7,774                                      ;
;     Total combinational functions  ; 7,774                                      ;
;     Dedicated logic registers      ; 168                                        ;
; Total registers                    ; 168                                        ;
; Total pins                         ; 42                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; timer              ; counterTest        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ../02_Projektaufgabe_2/audio.vhd     ; yes             ; User VHDL File               ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/audio.vhd         ;         ;
; ../02_Projektaufgabe_2/decounter.vhd ; yes             ; User VHDL File               ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/decounter.vhd     ;         ;
; ../02_Projektaufgabe_2/freqDiv.vhd   ; yes             ; User VHDL File               ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/freqDiv.vhd       ;         ;
; ../02_Projektaufgabe_2/timer.vhd     ; yes             ; User VHDL File               ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/timer.vhd         ;         ;
; ../02_Projektaufgabe_2/display.vhd   ; yes             ; User VHDL File               ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/display.vhd       ;         ;
; ../02_Projektaufgabe_2/counter.vhd   ; yes             ; User VHDL File               ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_Projektaufgabe_2/counter.vhd       ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; aglobal150.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                               ;         ;
; db/lpm_divide_cqo.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_cqo.tdf  ;         ;
; db/abs_divider_4dg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_6af.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_6af.tdf   ;         ;
; db/add_sub_7pc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/add_sub_7pc.tdf     ;         ;
; db/add_sub_8pc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/add_sub_8pc.tdf     ;         ;
; db/lpm_abs_i0a.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_i0a.tdf     ;         ;
; db/lpm_divide_p0p.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_p0p.tdf  ;         ;
; db/abs_divider_kbg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_kbg.tdf ;         ;
; db/alt_u_div_67f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_67f.tdf   ;         ;
; db/lpm_abs_2v9.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_2v9.tdf     ;         ;
; db/lpm_divide_r0p.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_r0p.tdf  ;         ;
; db/abs_divider_mbg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_mbg.tdf ;         ;
; db/alt_u_div_a7f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_a7f.tdf   ;         ;
; db/lpm_abs_4v9.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_4v9.tdf     ;         ;
; db/lpm_divide_62p.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_divide_62p.tdf  ;         ;
; db/abs_divider_1dg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/abs_divider_1dg.tdf ;         ;
; db/alt_u_div_0af.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/alt_u_div_0af.tdf   ;         ;
; db/lpm_abs_f0a.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/02_CounterTest/db/lpm_abs_f0a.tdf     ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 7,774                             ;
;                                             ;                                   ;
; Total combinational functions               ; 7774                              ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 2511                              ;
;     -- 3 input functions                    ; 2289                              ;
;     -- <=2 input functions                  ; 2974                              ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 5251                              ;
;     -- arithmetic mode                      ; 2523                              ;
;                                             ;                                   ;
; Total registers                             ; 168                               ;
;     -- Dedicated logic registers            ; 168                               ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 42                                ;
;                                             ;                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; decounter:decount|internCount[31] ;
; Maximum fan-out                             ; 227                               ;
; Total fan-out                               ; 23257                             ;
; Average fan-out                             ; 2.90                              ;
+---------------------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |timer                                   ; 7774 (4)          ; 168 (1)      ; 0           ; 0            ; 0       ; 0         ; 42   ; 0            ; |timer                                                                                                                ; work         ;
;    |audio:bipper|                        ; 192 (192)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|audio:bipper                                                                                                   ; work         ;
;    |counter:count|                       ; 294 (294)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|counter:count                                                                                                  ; work         ;
;    |decounter:decount|                   ; 7015 (383)        ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount                                                                                              ; work         ;
;       |lpm_divide:Div0|                  ; 774 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div0                                                                              ; work         ;
;          |lpm_divide_62p:auto_generated| ; 774 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div0|lpm_divide_62p:auto_generated                                                ; work         ;
;             |abs_divider_1dg:divider|    ; 774 (29)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider                        ; work         ;
;                |alt_u_div_0af:divider|   ; 744 (744)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|alt_u_div_0af:divider  ; work         ;
;                |lpm_abs_i0a:my_abs_num|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div0|lpm_divide_62p:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num ; work         ;
;       |lpm_divide:Div1|                  ; 604 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div1                                                                              ; work         ;
;          |lpm_divide_r0p:auto_generated| ; 604 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div1|lpm_divide_r0p:auto_generated                                                ; work         ;
;             |abs_divider_mbg:divider|    ; 604 (33)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div1|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                        ; work         ;
;                |alt_u_div_a7f:divider|   ; 571 (571)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div1|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider  ; work         ;
;       |lpm_divide:Div2|                  ; 484 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div2                                                                              ; work         ;
;          |lpm_divide_p0p:auto_generated| ; 484 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div2|lpm_divide_p0p:auto_generated                                                ; work         ;
;             |abs_divider_kbg:divider|    ; 484 (35)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                        ; work         ;
;                |alt_u_div_67f:divider|   ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider  ; work         ;
;       |lpm_divide:Mod0|                  ; 1505 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod0                                                                              ; work         ;
;          |lpm_divide_cqo:auto_generated| ; 1505 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                ; work         ;
;             |abs_divider_4dg:divider|    ; 1505 (66)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                        ; work         ;
;                |alt_u_div_6af:divider|   ; 1390 (1390)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider  ; work         ;
;                |lpm_abs_i0a:my_abs_num|  ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num ; work         ;
;       |lpm_divide:Mod1|                  ; 1573 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod1                                                                              ; work         ;
;          |lpm_divide_cqo:auto_generated| ; 1573 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod1|lpm_divide_cqo:auto_generated                                                ; work         ;
;             |abs_divider_4dg:divider|    ; 1573 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod1|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                        ; work         ;
;                |alt_u_div_6af:divider|   ; 1461 (1461)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod1|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider  ; work         ;
;                |lpm_abs_i0a:my_abs_num|  ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod1|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num ; work         ;
;       |lpm_divide:Mod2|                  ; 1692 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod2                                                                              ; work         ;
;          |lpm_divide_cqo:auto_generated| ; 1692 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod2|lpm_divide_cqo:auto_generated                                                ; work         ;
;             |abs_divider_4dg:divider|    ; 1692 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                        ; work         ;
;                |alt_u_div_6af:divider|   ; 1567 (1567)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider  ; work         ;
;                |lpm_abs_i0a:my_abs_num|  ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|decounter:decount|lpm_divide:Mod2|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num ; work         ;
;    |display:dispSnMin|                   ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|display:dispSnMin                                                                                              ; work         ;
;    |display:dispSnSec|                   ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|display:dispSnSec                                                                                              ; work         ;
;    |display:dispTMin|                    ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|display:dispTMin                                                                                               ; work         ;
;    |display:dispTSec|                    ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|display:dispTSec                                                                                               ; work         ;
;    |freqDiv:clock1Hz|                    ; 42 (42)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|freqDiv:clock1Hz                                                                                               ; work         ;
;    |freqDiv:clockQHz|                    ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|freqDiv:clockQHz                                                                                               ; work         ;
;    |freqDiv:freqSignal|                  ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timer|freqDiv:freqSignal                                                                                             ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; counter:count|countSec[0]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[1]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countMin[28]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[27]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[26]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[25]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[24]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[23]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[22]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[21]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[20]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[19]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[18]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[17]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[16]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[15]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[14]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[13]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[12]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[11]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[10]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[9]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[8]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[7]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[6]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[5]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[4]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[3]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[2]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[1]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countMin[0]                           ; counter:count|countMin[1] ; yes                    ;
; counter:count|countSec[30]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[29]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[28]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[27]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[26]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[25]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[24]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[23]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[22]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[21]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[20]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[19]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[18]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[17]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[16]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[15]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[14]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[13]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[12]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[11]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[10]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[9]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[8]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[7]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[6]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[5]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[4]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[3]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countSec[2]                           ; counter:count|countSec[0] ; yes                    ;
; counter:count|countMin[29]                          ; counter:count|countMin[1] ; yes                    ;
; counter:count|countSec[31]                          ; counter:count|countSec[0] ; yes                    ;
; counter:count|pushSec                               ; counter:count|pushSec     ; yes                    ;
; counter:count|pushMin                               ; counter:count|pushMin     ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; counter:count|counterValue~1                           ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                         ;
+---------------------------------------+------------------------------------+
; Register name                         ; Reason for Removal                 ;
+---------------------------------------+------------------------------------+
; audio:bipper|bipLed[1..8]             ; Merged with audio:bipper|bipLed[0] ;
; Total Number of Removed Registers = 8 ;                                    ;
+---------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 162   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; decounter:decount|decount              ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |timer|counter:count|countMin[3] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |timer|counter:count|countSec[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decounter:decount|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 11             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_62p ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "freqDiv:freqSignal"     ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; periodns[10..9]  ; Input ; Info     ; Stuck at VCC ;
; periodns[31..19] ; Input ; Info     ; Stuck at GND ;
; periodns[15..13] ; Input ; Info     ; Stuck at GND ;
; periodns[8..5]   ; Input ; Info     ; Stuck at GND ;
; periodns[18]     ; Input ; Info     ; Stuck at VCC ;
; periodns[17]     ; Input ; Info     ; Stuck at GND ;
; periodns[16]     ; Input ; Info     ; Stuck at VCC ;
; periodns[12]     ; Input ; Info     ; Stuck at VCC ;
; periodns[11]     ; Input ; Info     ; Stuck at GND ;
; periodns[4]      ; Input ; Info     ; Stuck at VCC ;
; periodns[3]      ; Input ; Info     ; Stuck at GND ;
; periodns[2]      ; Input ; Info     ; Stuck at VCC ;
; periodns[1]      ; Input ; Info     ; Stuck at GND ;
; periodns[0]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "freqDiv:clockQHz"       ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; periodns[26..24] ; Input ; Info     ; Stuck at VCC ;
; periodns[22..20] ; Input ; Info     ; Stuck at VCC ;
; periodns[17..16] ; Input ; Info     ; Stuck at VCC ;
; periodns[12..11] ; Input ; Info     ; Stuck at VCC ;
; periodns[31..27] ; Input ; Info     ; Stuck at GND ;
; periodns[19..18] ; Input ; Info     ; Stuck at GND ;
; periodns[10..9]  ; Input ; Info     ; Stuck at GND ;
; periodns[5..0]   ; Input ; Info     ; Stuck at GND ;
; periodns[23]     ; Input ; Info     ; Stuck at GND ;
; periodns[15]     ; Input ; Info     ; Stuck at GND ;
; periodns[14]     ; Input ; Info     ; Stuck at VCC ;
; periodns[13]     ; Input ; Info     ; Stuck at GND ;
; periodns[8]      ; Input ; Info     ; Stuck at VCC ;
; periodns[7]      ; Input ; Info     ; Stuck at GND ;
; periodns[6]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "freqDiv:clock1Hz"       ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; periodns[29..27] ; Input ; Info     ; Stuck at VCC ;
; periodns[25..23] ; Input ; Info     ; Stuck at VCC ;
; periodns[20..19] ; Input ; Info     ; Stuck at VCC ;
; periodns[15..14] ; Input ; Info     ; Stuck at VCC ;
; periodns[31..30] ; Input ; Info     ; Stuck at GND ;
; periodns[22..21] ; Input ; Info     ; Stuck at GND ;
; periodns[13..12] ; Input ; Info     ; Stuck at GND ;
; periodns[8..0]   ; Input ; Info     ; Stuck at GND ;
; periodns[26]     ; Input ; Info     ; Stuck at GND ;
; periodns[18]     ; Input ; Info     ; Stuck at GND ;
; periodns[17]     ; Input ; Info     ; Stuck at VCC ;
; periodns[16]     ; Input ; Info     ; Stuck at GND ;
; periodns[11]     ; Input ; Info     ; Stuck at VCC ;
; periodns[10]     ; Input ; Info     ; Stuck at GND ;
; periodns[9]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 168                         ;
;     ENA CLR           ; 66                          ;
;     ENA SCLR          ; 96                          ;
;     SCLR              ; 2                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 7794                        ;
;     arith             ; 2523                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 426                         ;
;         3 data inputs ; 2094                        ;
;     normal            ; 5271                        ;
;         0 data inputs ; 164                         ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 2369                        ;
;         3 data inputs ; 195                         ;
;         4 data inputs ; 2511                        ;
;                       ;                             ;
; Max LUT depth         ; 368.10                      ;
; Average LUT depth     ; 291.34                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Wed Nov 18 10:19:15 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counterTest -c counterTest
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/audio.vhd
    Info (12022): Found design unit 1: audio-Behaviour
    Info (12023): Found entity 1: audio
Info (12021): Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/decounter.vhd
    Info (12022): Found design unit 1: decounter-Behaviour
    Info (12023): Found entity 1: decounter
Warning (12090): Entity "freqDiv" obtained from "../02_Projektaufgabe_2/freqDiv.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/freqdiv.vhd
    Info (12022): Found design unit 1: freqDiv-Behaviour
    Info (12023): Found entity 1: freqDiv
Info (12021): Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/timer.vhd
    Info (12022): Found design unit 1: timer-Behaviour
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/display.vhd
    Info (12022): Found design unit 1: display-Behaviour
    Info (12023): Found entity 1: display
Info (12021): Found 2 design units, including 1 entities, in source file /users/steve/desktop/4-hochschule_offenburg/semestre 7/vhdl/projekt/02_projektaufgabe_2/counter.vhd
    Info (12022): Found design unit 1: counter-Behaviour
    Info (12023): Found entity 1: counter
Info (12127): Elaborating entity "timer" for the top level hierarchy
Info (12128): Elaborating entity "freqDiv" for hierarchy "freqDiv:clock1Hz"
Warning (10492): VHDL Process Statement warning at freqDiv.vhd(52): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "counter" for hierarchy "counter:count"
Warning (10492): VHDL Process Statement warning at counter.vhd(66): signal "pushSec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(70): signal "countSec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(74): signal "pushMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(78): signal "countMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(87): signal "countMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(87): signal "countSec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(90): signal "internCount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(96): signal "internCount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable "pushSec", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable "pushMin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable "countSec", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at counter.vhd(46): inferring latch(es) for signal or variable "countMin", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "countMin[0]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[1]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[2]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[3]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[4]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[5]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[6]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[7]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[8]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[9]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[10]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[11]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[12]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[13]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[14]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[15]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[16]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[17]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[18]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[19]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[20]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[21]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[22]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[23]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[24]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[25]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[26]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[27]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[28]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[29]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[30]" at counter.vhd(46)
Info (10041): Inferred latch for "countMin[31]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[0]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[1]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[2]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[3]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[4]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[5]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[6]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[7]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[8]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[9]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[10]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[11]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[12]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[13]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[14]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[15]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[16]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[17]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[18]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[19]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[20]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[21]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[22]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[23]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[24]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[25]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[26]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[27]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[28]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[29]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[30]" at counter.vhd(46)
Info (10041): Inferred latch for "countSec[31]" at counter.vhd(46)
Info (10041): Inferred latch for "pushMin" at counter.vhd(46)
Info (10041): Inferred latch for "pushSec" at counter.vhd(46)
Info (12128): Elaborating entity "decounter" for hierarchy "decounter:decount"
Warning (10492): VHDL Process Statement warning at decounter.vhd(47): signal "countVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decounter.vhd(51): signal "countVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decounter.vhd(73): signal "internCount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "display" for hierarchy "display:dispSnSec"
Info (12128): Elaborating entity "audio" for hierarchy "audio:bipper"
Warning (10492): VHDL Process Statement warning at audio.vhd(44): signal "timeOver" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at audio.vhd(85): signal "timeOver" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decounter:decount|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decounter:decount|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decounter:decount|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decounter:decount|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decounter:decount|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "decounter:decount|Div0"
Info (12130): Elaborated megafunction instantiation "decounter:decount|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "decounter:decount|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12130): Elaborated megafunction instantiation "decounter:decount|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "decounter:decount|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "decounter:decount|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "decounter:decount|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "decounter:decount|lpm_divide:Div2"
Info (12133): Instantiated megafunction "decounter:decount|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9
Info (12130): Elaborated megafunction instantiation "decounter:decount|lpm_divide:Div1"
Info (12133): Instantiated megafunction "decounter:decount|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf
    Info (12023): Found entity 1: lpm_divide_r0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf
    Info (12023): Found entity 1: lpm_abs_4v9
Info (12130): Elaborated megafunction instantiation "decounter:decount|lpm_divide:Div0"
Info (12133): Instantiated megafunction "decounter:decount|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf
    Info (12023): Found entity 1: lpm_divide_62p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf
    Info (12023): Found entity 1: lpm_abs_f0a
Info (13014): Ignored 186 buffer(s)
    Info (13016): Ignored 186 CARRY_SUM buffer(s)
Warning (13012): Latch counter:count|countSec[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countMin[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countMin[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countSec[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countSec[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|countMin[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13012): Latch counter:count|countSec[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|pushSec has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incSecBtn
Warning (13012): Latch counter:count|pushMin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal incMinBtn
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "audio:bipper|bipLed[0]" is converted into an equivalent circuit using register "audio:bipper|bipLed[0]~_emulated" and latch "audio:bipper|bipLed[0]~1"
    Warning (13310): Register "decounter:decount|internCount[0]" is converted into an equivalent circuit using register "decounter:decount|internCount[0]~_emulated" and latch "decounter:decount|internCount[0]~1"
    Warning (13310): Register "decounter:decount|internCount[1]" is converted into an equivalent circuit using register "decounter:decount|internCount[1]~_emulated" and latch "decounter:decount|internCount[1]~5"
    Warning (13310): Register "decounter:decount|internCount[2]" is converted into an equivalent circuit using register "decounter:decount|internCount[2]~_emulated" and latch "decounter:decount|internCount[2]~9"
    Warning (13310): Register "decounter:decount|internCount[3]" is converted into an equivalent circuit using register "decounter:decount|internCount[3]~_emulated" and latch "decounter:decount|internCount[3]~13"
    Warning (13310): Register "decounter:decount|internCount[4]" is converted into an equivalent circuit using register "decounter:decount|internCount[4]~_emulated" and latch "decounter:decount|internCount[4]~17"
    Warning (13310): Register "decounter:decount|internCount[5]" is converted into an equivalent circuit using register "decounter:decount|internCount[5]~_emulated" and latch "decounter:decount|internCount[5]~21"
    Warning (13310): Register "decounter:decount|internCount[6]" is converted into an equivalent circuit using register "decounter:decount|internCount[6]~_emulated" and latch "decounter:decount|internCount[6]~25"
    Warning (13310): Register "decounter:decount|internCount[7]" is converted into an equivalent circuit using register "decounter:decount|internCount[7]~_emulated" and latch "decounter:decount|internCount[7]~29"
    Warning (13310): Register "decounter:decount|internCount[8]" is converted into an equivalent circuit using register "decounter:decount|internCount[8]~_emulated" and latch "decounter:decount|internCount[8]~33"
    Warning (13310): Register "decounter:decount|internCount[9]" is converted into an equivalent circuit using register "decounter:decount|internCount[9]~_emulated" and latch "decounter:decount|internCount[9]~37"
    Warning (13310): Register "decounter:decount|internCount[10]" is converted into an equivalent circuit using register "decounter:decount|internCount[10]~_emulated" and latch "decounter:decount|internCount[10]~41"
    Warning (13310): Register "decounter:decount|internCount[11]" is converted into an equivalent circuit using register "decounter:decount|internCount[11]~_emulated" and latch "decounter:decount|internCount[11]~45"
    Warning (13310): Register "decounter:decount|internCount[12]" is converted into an equivalent circuit using register "decounter:decount|internCount[12]~_emulated" and latch "decounter:decount|internCount[12]~49"
    Warning (13310): Register "decounter:decount|internCount[13]" is converted into an equivalent circuit using register "decounter:decount|internCount[13]~_emulated" and latch "decounter:decount|internCount[13]~53"
    Warning (13310): Register "decounter:decount|internCount[14]" is converted into an equivalent circuit using register "decounter:decount|internCount[14]~_emulated" and latch "decounter:decount|internCount[14]~57"
    Warning (13310): Register "decounter:decount|internCount[15]" is converted into an equivalent circuit using register "decounter:decount|internCount[15]~_emulated" and latch "decounter:decount|internCount[15]~61"
    Warning (13310): Register "decounter:decount|internCount[16]" is converted into an equivalent circuit using register "decounter:decount|internCount[16]~_emulated" and latch "decounter:decount|internCount[16]~65"
    Warning (13310): Register "decounter:decount|internCount[17]" is converted into an equivalent circuit using register "decounter:decount|internCount[17]~_emulated" and latch "decounter:decount|internCount[17]~69"
    Warning (13310): Register "decounter:decount|internCount[18]" is converted into an equivalent circuit using register "decounter:decount|internCount[18]~_emulated" and latch "decounter:decount|internCount[18]~73"
    Warning (13310): Register "decounter:decount|internCount[19]" is converted into an equivalent circuit using register "decounter:decount|internCount[19]~_emulated" and latch "decounter:decount|internCount[19]~77"
    Warning (13310): Register "decounter:decount|internCount[20]" is converted into an equivalent circuit using register "decounter:decount|internCount[20]~_emulated" and latch "decounter:decount|internCount[20]~81"
    Warning (13310): Register "decounter:decount|internCount[21]" is converted into an equivalent circuit using register "decounter:decount|internCount[21]~_emulated" and latch "decounter:decount|internCount[21]~85"
    Warning (13310): Register "decounter:decount|internCount[22]" is converted into an equivalent circuit using register "decounter:decount|internCount[22]~_emulated" and latch "decounter:decount|internCount[22]~89"
    Warning (13310): Register "decounter:decount|internCount[23]" is converted into an equivalent circuit using register "decounter:decount|internCount[23]~_emulated" and latch "decounter:decount|internCount[23]~93"
    Warning (13310): Register "decounter:decount|internCount[24]" is converted into an equivalent circuit using register "decounter:decount|internCount[24]~_emulated" and latch "decounter:decount|internCount[24]~97"
    Warning (13310): Register "decounter:decount|internCount[25]" is converted into an equivalent circuit using register "decounter:decount|internCount[25]~_emulated" and latch "decounter:decount|internCount[25]~101"
    Warning (13310): Register "decounter:decount|internCount[26]" is converted into an equivalent circuit using register "decounter:decount|internCount[26]~_emulated" and latch "decounter:decount|internCount[26]~105"
    Warning (13310): Register "decounter:decount|internCount[27]" is converted into an equivalent circuit using register "decounter:decount|internCount[27]~_emulated" and latch "decounter:decount|internCount[27]~109"
    Warning (13310): Register "decounter:decount|internCount[28]" is converted into an equivalent circuit using register "decounter:decount|internCount[28]~_emulated" and latch "decounter:decount|internCount[28]~113"
    Warning (13310): Register "decounter:decount|internCount[29]" is converted into an equivalent circuit using register "decounter:decount|internCount[29]~_emulated" and latch "decounter:decount|internCount[29]~117"
    Warning (13310): Register "decounter:decount|internCount[30]" is converted into an equivalent circuit using register "decounter:decount|internCount[30]~_emulated" and latch "decounter:decount|internCount[30]~121"
    Warning (13310): Register "audio:bipper|second[31]" is converted into an equivalent circuit using register "audio:bipper|second[31]~_emulated" and latch "audio:bipper|second[31]~1"
    Warning (13310): Register "audio:bipper|second[30]" is converted into an equivalent circuit using register "audio:bipper|second[30]~_emulated" and latch "audio:bipper|second[30]~6"
    Warning (13310): Register "audio:bipper|second[29]" is converted into an equivalent circuit using register "audio:bipper|second[29]~_emulated" and latch "audio:bipper|second[29]~11"
    Warning (13310): Register "audio:bipper|second[28]" is converted into an equivalent circuit using register "audio:bipper|second[28]~_emulated" and latch "audio:bipper|second[28]~16"
    Warning (13310): Register "audio:bipper|second[27]" is converted into an equivalent circuit using register "audio:bipper|second[27]~_emulated" and latch "audio:bipper|second[27]~21"
    Warning (13310): Register "audio:bipper|second[26]" is converted into an equivalent circuit using register "audio:bipper|second[26]~_emulated" and latch "audio:bipper|second[26]~26"
    Warning (13310): Register "audio:bipper|second[25]" is converted into an equivalent circuit using register "audio:bipper|second[25]~_emulated" and latch "audio:bipper|second[25]~31"
    Warning (13310): Register "audio:bipper|second[24]" is converted into an equivalent circuit using register "audio:bipper|second[24]~_emulated" and latch "audio:bipper|second[24]~36"
    Warning (13310): Register "audio:bipper|second[23]" is converted into an equivalent circuit using register "audio:bipper|second[23]~_emulated" and latch "audio:bipper|second[23]~41"
    Warning (13310): Register "audio:bipper|second[22]" is converted into an equivalent circuit using register "audio:bipper|second[22]~_emulated" and latch "audio:bipper|second[22]~46"
    Warning (13310): Register "audio:bipper|second[21]" is converted into an equivalent circuit using register "audio:bipper|second[21]~_emulated" and latch "audio:bipper|second[21]~51"
    Warning (13310): Register "audio:bipper|second[20]" is converted into an equivalent circuit using register "audio:bipper|second[20]~_emulated" and latch "audio:bipper|second[20]~56"
    Warning (13310): Register "audio:bipper|second[19]" is converted into an equivalent circuit using register "audio:bipper|second[19]~_emulated" and latch "audio:bipper|second[19]~61"
    Warning (13310): Register "audio:bipper|second[18]" is converted into an equivalent circuit using register "audio:bipper|second[18]~_emulated" and latch "audio:bipper|second[18]~66"
    Warning (13310): Register "audio:bipper|second[17]" is converted into an equivalent circuit using register "audio:bipper|second[17]~_emulated" and latch "audio:bipper|second[17]~71"
    Warning (13310): Register "audio:bipper|second[16]" is converted into an equivalent circuit using register "audio:bipper|second[16]~_emulated" and latch "audio:bipper|second[16]~76"
    Warning (13310): Register "audio:bipper|second[15]" is converted into an equivalent circuit using register "audio:bipper|second[15]~_emulated" and latch "audio:bipper|second[15]~81"
    Warning (13310): Register "audio:bipper|second[14]" is converted into an equivalent circuit using register "audio:bipper|second[14]~_emulated" and latch "audio:bipper|second[14]~86"
    Warning (13310): Register "audio:bipper|second[13]" is converted into an equivalent circuit using register "audio:bipper|second[13]~_emulated" and latch "audio:bipper|second[13]~91"
    Warning (13310): Register "audio:bipper|second[12]" is converted into an equivalent circuit using register "audio:bipper|second[12]~_emulated" and latch "audio:bipper|second[12]~96"
    Warning (13310): Register "audio:bipper|second[11]" is converted into an equivalent circuit using register "audio:bipper|second[11]~_emulated" and latch "audio:bipper|second[11]~101"
    Warning (13310): Register "audio:bipper|second[10]" is converted into an equivalent circuit using register "audio:bipper|second[10]~_emulated" and latch "audio:bipper|second[10]~106"
    Warning (13310): Register "audio:bipper|second[9]" is converted into an equivalent circuit using register "audio:bipper|second[9]~_emulated" and latch "audio:bipper|second[9]~111"
    Warning (13310): Register "audio:bipper|second[8]" is converted into an equivalent circuit using register "audio:bipper|second[8]~_emulated" and latch "audio:bipper|second[8]~116"
    Warning (13310): Register "audio:bipper|second[7]" is converted into an equivalent circuit using register "audio:bipper|second[7]~_emulated" and latch "audio:bipper|second[7]~121"
    Warning (13310): Register "audio:bipper|second[6]" is converted into an equivalent circuit using register "audio:bipper|second[6]~_emulated" and latch "audio:bipper|second[6]~126"
    Warning (13310): Register "audio:bipper|second[5]" is converted into an equivalent circuit using register "audio:bipper|second[5]~_emulated" and latch "audio:bipper|second[5]~131"
    Warning (13310): Register "audio:bipper|second[4]" is converted into an equivalent circuit using register "audio:bipper|second[4]~_emulated" and latch "audio:bipper|second[4]~136"
    Warning (13310): Register "audio:bipper|second[3]" is converted into an equivalent circuit using register "audio:bipper|second[3]~_emulated" and latch "audio:bipper|second[3]~141"
    Warning (13310): Register "audio:bipper|second[2]" is converted into an equivalent circuit using register "audio:bipper|second[2]~_emulated" and latch "audio:bipper|second[2]~146"
    Warning (13310): Register "audio:bipper|bipper" is converted into an equivalent circuit using register "audio:bipper|bipper~_emulated" and latch "audio:bipper|bipper~1"
    Warning (13310): Register "audio:bipper|second[1]" is converted into an equivalent circuit using register "audio:bipper|second[1]~_emulated" and latch "audio:bipper|second[1]~151"
    Warning (13310): Register "audio:bipper|second[0]" is converted into an equivalent circuit using register "audio:bipper|second[0]~_emulated" and latch "audio:bipper|second[0]~156"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 7774 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 213 warnings
    Info: Peak virtual memory: 808 megabytes
    Info: Processing ended: Wed Nov 18 10:20:24 2015
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:47


