<stg><name>my_filter_v12</name>


<trans_list>

<trans id="323" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="21" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i15 [ 0, %0 ], [ %add_ln68, %Loop_x_1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %y_0 = phi i8 [ 0, %0 ], [ %select_ln73_1, %Loop_x_1_end ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %x_0 = phi i8 [ 0, %0 ], [ %x, %Loop_x_1_end ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln68 = icmp eq i15 %indvar_flatten, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln68 = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln68, label %.preheader.preheader, label %Loop_x_1_begin

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:2  %icmp_ln70 = icmp eq i8 %x_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:3  %select_ln73 = select i1 %icmp_ln70, i8 0, i8 %x_0

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:4  %add_ln74_1 = add i8 1, %y_0

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:5  %select_ln73_1 = select i1 %icmp_ln70, i8 %add_ln74_1, i8 %y_0

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_x_1_begin:6  %tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln73_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="15">
<![CDATA[
Loop_x_1_begin:7  %zext_ln74 = zext i15 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:8  %add_ln74 = add i8 2, %y_0

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:9  %select_ln73_2 = select i1 %icmp_ln70, i8 %add_ln74, i8 %add_ln74_1

]]></Node>
<StgValue><ssdm name="select_ln73_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_x_1_begin:10  %tmp_3 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln73_2, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="15">
<![CDATA[
Loop_x_1_begin:11  %zext_ln73 = zext i15 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:12  %select_ln73_3 = select i1 %icmp_ln70, i8 3, i8 2

]]></Node>
<StgValue><ssdm name="select_ln73_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:13  %add_ln73 = add i8 %y_0, %select_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_x_1_begin:14  %tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %add_ln73, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="15">
<![CDATA[
Loop_x_1_begin:15  %zext_ln71 = zext i15 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_x_1_begin:17  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str443)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:19  %zext_ln215 = zext i8 %select_ln73 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:20  %add_ln215 = add i16 %zext_ln74, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:21  %zext_ln215_1 = zext i16 %add_ln215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:22  %f_V_addr_1 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="f_V_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:23  %add_ln215_1 = add i16 %zext_ln73, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:24  %zext_ln215_2 = zext i16 %add_ln215_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:25  %f_V_addr_2 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="f_V_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:26  %add_ln215_2 = add i16 %zext_ln71, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:29  %adjChImg_V_addr = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="adjChImg_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:30  %adjChImg_V_addr_2 = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="adjChImg_V_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:31  %g1_V_addr = getelementptr [16384 x i8]* %g1_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g1_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:32  %g2_V_addr = getelementptr [16384 x i8]* %g2_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g2_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:33  %g3_V_addr = getelementptr [16384 x i8]* %g3_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g3_V_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:34  %g4_V_addr = getelementptr [16384 x i8]* %g4_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g4_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:35  %g5_V_addr = getelementptr [16384 x i8]* %g5_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g5_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:36  %g6_V_addr = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g6_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:37  %g7_V_addr = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="g7_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:48  %f_V_load_1 = load i8* %f_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:50  %g1_V_load = load i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g1_V_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:53  %f_V_load_2 = load i8* %f_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:55  %g2_V_load = load i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g2_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:66  %g3_V_load = load i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g3_V_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:73  %g4_V_load = load i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g4_V_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:80  %g5_V_load = load i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g5_V_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:87  %adjChImg_V_load = load i8* %adjChImg_V_addr, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:103  %g6_V_load = load i8* %g6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:154  %adjChImg_V_load_2 = load i8* %adjChImg_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:164  %g7_V_load = load i8* %g7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_x_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str443, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
Loop_x_1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:27  %zext_ln215_3 = zext i16 %add_ln215_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:28  %f_V_addr_4 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="f_V_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:38  %x = add i8 1, %select_ln73

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:39  %zext_ln215_4 = zext i8 %x to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:40  %add_ln215_3 = add i16 %zext_ln74, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:41  %zext_ln215_5 = zext i16 %add_ln215_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:42  %f_V_addr = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="f_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:43  %add_ln215_4 = add i16 %zext_ln73, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:46  %adjChImg_V_addr_1 = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="adjChImg_V_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:47  %f_V_load = load i8* %f_V_addr, align 1

]]></Node>
<StgValue><ssdm name="f_V_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:48  %f_V_load_1 = load i8* %f_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:50  %g1_V_load = load i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g1_V_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:53  %f_V_load_2 = load i8* %f_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:55  %g2_V_load = load i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g2_V_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:66  %g3_V_load = load i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g3_V_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:71  %f_V_load_4 = load i8* %f_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:73  %g4_V_load = load i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g4_V_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:80  %g5_V_load = load i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g5_V_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:85  %rhs_V = zext i8 %f_V_load_1 to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:87  %adjChImg_V_load = load i8* %adjChImg_V_addr, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:91  %adjChImg_V_load_1 = load i8* %adjChImg_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:103  %g6_V_load = load i8* %g6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:150  %lhs_V_5 = zext i8 %f_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_1_begin:151  %ret_V_5 = sub i9 %lhs_V_5, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:154  %adjChImg_V_load_2 = load i8* %adjChImg_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:164  %g7_V_load = load i8* %g7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:44  %zext_ln215_6 = zext i16 %add_ln215_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:45  %f_V_addr_5 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="f_V_addr_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:47  %f_V_load = load i8* %f_V_addr, align 1

]]></Node>
<StgValue><ssdm name="f_V_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:54  %sub_ln1353_1 = sub i8 %f_V_load_2, %f_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln1353_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:56  %add_ln214_1 = add i8 %g2_V_load, %sub_ln1353_1

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:57  store i8 %add_ln214_1, i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:58  %add_ln75 = add i8 2, %select_ln73

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:59  %zext_ln215_7 = zext i8 %add_ln75 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:60  %add_ln215_5 = add i16 %zext_ln74, %zext_ln215_7

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:61  %zext_ln215_8 = zext i16 %add_ln215_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:62  %f_V_addr_3 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="f_V_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:64  %f_V_load_3 = load i8* %f_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:70  %shl_ln214_1 = shl i8 %f_V_load_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln214_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:71  %f_V_load_4 = load i8* %f_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:72  %sub_ln214_1 = sub i8 %f_V_load_4, %shl_ln214_1

]]></Node>
<StgValue><ssdm name="sub_ln214_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:77  %f_V_load_5 = load i8* %f_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_5"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:84  %lhs_V = zext i8 %f_V_load to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_1_begin:86  %ret_V = sub i9 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:88  %lhs_V_1 = zext i8 %adjChImg_V_load to i17

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:91  %adjChImg_V_load_1 = load i8* %adjChImg_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:92  %lhs_V_2 = zext i8 %adjChImg_V_load_1 to i9

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:93  %rhs_V_2 = zext i8 %adjChImg_V_load to i9

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_1_begin:94  %ret_V_2 = sub i9 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:96  %rhs_V_3 = zext i8 %f_V_load_1 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:104  %zext_ln1429 = zext i8 %g6_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln1429"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %tmp_1 = uitofp i32 %zext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="9">
<![CDATA[
Loop_x_1_begin:152  %rhs_V_5 = sext i9 %ret_V_5 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Loop_x_1_begin:153  %ret_V_6 = mul i17 %rhs_V_5, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:155  %lhs_V_6 = zext i8 %adjChImg_V_load_2 to i9

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_1_begin:156  %ret_V_7 = sub i9 %lhs_V_6, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="9">
<![CDATA[
Loop_x_1_begin:157  %lhs_V_7 = sext i9 %ret_V_7 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Loop_x_1_begin:158  %ret_V_8 = mul i17 %lhs_V_7, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="17">
<![CDATA[
Loop_x_1_begin:159  %lhs_V_8 = sext i17 %ret_V_6 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="17">
<![CDATA[
Loop_x_1_begin:160  %rhs_V_6 = sext i17 %ret_V_8 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
Loop_x_1_begin:161  %ret_V_9 = sub i18 %lhs_V_8, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:165  %zext_ln1429_1 = zext i8 %g7_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln1429_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:166  %tmp_5 = uitofp i32 %zext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:0  %tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %add_ln214_1, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:1  %icmp_ln895_1 = icmp eq i7 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %icmp_ln895_1, label %._crit_edge2351, label %3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:49  %sub_ln1353 = sub i8 %f_V_load, %f_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln1353"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:51  %add_ln214 = add i8 %g1_V_load, %sub_ln1353

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:52  store i8 %add_ln214, i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:63  %shl_ln214 = shl i8 %f_V_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln214"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:64  %f_V_load_3 = load i8* %f_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:65  %sub_ln214 = sub i8 %f_V_load_3, %shl_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:74  %add_ln214_4 = add i8 %g4_V_load, %sub_ln214_1

]]></Node>
<StgValue><ssdm name="add_ln214_4"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:75  %add_ln214_5 = add i8 %add_ln214_4, %f_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln214_5"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:76  store i8 %add_ln214_5, i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:77  %f_V_load_5 = load i8* %f_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:78  %sub_ln1353_2 = sub i8 %f_V_load_5, %f_V_load_2

]]></Node>
<StgValue><ssdm name="sub_ln1353_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:79  %sub_ln1353_3 = sub i8 %sub_ln1353_2, %f_V_load

]]></Node>
<StgValue><ssdm name="sub_ln1353_3"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="9">
<![CDATA[
Loop_x_1_begin:89  %rhs_V_1 = sext i9 %ret_V to i17

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Loop_x_1_begin:90  %ret_V_1 = mul i17 %rhs_V_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="9">
<![CDATA[
Loop_x_1_begin:95  %lhs_V_3 = sext i9 %ret_V_2 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
Loop_x_1_begin:97  %ret_V_3 = mul i17 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="17">
<![CDATA[
Loop_x_1_begin:98  %lhs_V_4 = sext i17 %ret_V_1 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="17">
<![CDATA[
Loop_x_1_begin:99  %rhs_V_4 = sext i17 %ret_V_3 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
Loop_x_1_begin:100  %ret_V_4 = sub i18 %lhs_V_4, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %tmp_1 = uitofp i32 %zext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="18">
<![CDATA[
Loop_x_1_begin:162  %sext_ln1429_1 = sext i18 %ret_V_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:163  %i_op_assign_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:166  %tmp_5 = uitofp i32 %zext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:211  %tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %add_ln214, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Loop_x_1_begin:212  %icmp_ln895 = icmp eq i7 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Loop_x_1_begin:213  br i1 %icmp_ln895, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2351

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2352:0  %tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %add_ln214_5, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2352:1  %icmp_ln895_3 = icmp eq i7 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2352:2  br i1 %icmp_ln895_3, label %._crit_edge2353, label %5

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="172" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:67  %add_ln214_2 = add i8 %g3_V_load, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:68  %add_ln214_3 = add i8 %add_ln214_2, %f_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:69  store i8 %add_ln214_3, i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:81  %add_ln214_7 = add i8 %g5_V_load, %sub_ln1353_3

]]></Node>
<StgValue><ssdm name="add_ln214_7"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:82  %add_ln214_6 = add i8 %add_ln214_7, %f_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln214_6"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:83  store i8 %add_ln214_6, i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="18">
<![CDATA[
Loop_x_1_begin:101  %sext_ln1429 = sext i18 %ret_V_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:102  %i_op_assign = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %tmp_1 = uitofp i32 %zext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:163  %i_op_assign_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:166  %tmp_5 = uitofp i32 %zext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2351:0  %tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %add_ln214_3, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2351:1  %icmp_ln895_2 = icmp eq i7 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2351:2  br i1 %icmp_ln895_2, label %._crit_edge2352, label %4

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2353

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2353:0  %tmp_18 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %add_ln214_6, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2353:1  %icmp_ln895_4 = icmp eq i7 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2353:2  br i1 %icmp_ln895_4, label %._crit_edge2354, label %6

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:102  %i_op_assign = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %tmp_1 = uitofp i32 %zext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:163  %i_op_assign_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:166  %tmp_5 = uitofp i32 %zext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2352

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2354

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="201" st_id="8" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:102  %i_op_assign = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %tmp_1 = uitofp i32 %zext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:163  %i_op_assign_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:166  %tmp_5 = uitofp i32 %zext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:102  %i_op_assign = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %tmp_1 = uitofp i32 %zext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:163  %i_op_assign_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:166  %tmp_5 = uitofp i32 %zext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="209" st_id="10" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:102  %i_op_assign = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:163  %i_op_assign_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="211" st_id="11" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:102  %i_op_assign = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:167  %val_assign_1 = fadd double %tmp_5, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="213" st_id="12" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:106  %val_assign = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:167  %val_assign_1 = fadd double %tmp_5, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="215" st_id="13" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:106  %val_assign = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:167  %val_assign_1 = fadd double %tmp_5, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:106  %val_assign = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:167  %val_assign_1 = fadd double %tmp_5, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="219" st_id="15" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:106  %val_assign = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:167  %val_assign_1 = fadd double %tmp_5, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:106  %val_assign = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:168  %reg_V_1 = bitcast double %val_assign_1 to i64

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:169  %trunc_ln310_1 = trunc i64 %reg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_1"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:170  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:171  %p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:172  %exp_V_1 = zext i11 %p_Result_4 to i12

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:174  %trunc_ln331_1 = trunc i64 %reg_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:176  %icmp_ln326_1 = icmp eq i63 %trunc_ln310_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:177  %sh_amt_2 = sub i12 1075, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:179  %icmp_ln330_1 = icmp eq i11 %p_Result_4, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:180  %icmp_ln332_1 = icmp sgt i12 %sh_amt_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_1"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:181  %icmp_ln333_1 = icmp slt i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_1"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:192  %or_ln330_1 = or i1 %icmp_ln326_1, %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="or_ln330_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:107  %reg_V = bitcast double %val_assign to i64

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:108  %trunc_ln310 = trunc i64 %reg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:109  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:110  %p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:111  %exp_V = zext i11 %p_Result_s to i12

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:113  %trunc_ln331 = trunc i64 %reg_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:115  %icmp_ln326 = icmp eq i63 %trunc_ln310, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:116  %sh_amt = sub i12 1075, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:118  %icmp_ln330 = icmp eq i11 %p_Result_s, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:119  %icmp_ln332 = icmp sgt i12 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:120  %icmp_ln333 = icmp slt i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:131  %or_ln330 = or i1 %icmp_ln326, %icmp_ln330

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:173  %trunc_ln318_1 = trunc i64 %reg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_1"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:175  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:178  %sext_ln329_1 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_1"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:182  %sh_amt_3 = sub i12 0, %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:183  %trunc_ln342_1 = trunc i12 %sh_amt_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_1"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:184  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:185  %icmp_ln343_1 = icmp slt i8 %tmp_12, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_1"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:186  %zext_ln334_1 = zext i32 %sext_ln329_1 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_1"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:187  %lshr_ln334_1 = lshr i53 %tmp_8, %zext_ln334_1

]]></Node>
<StgValue><ssdm name="lshr_ln334_1"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:188  %trunc_ln334_1 = trunc i53 %lshr_ln334_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_1"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:191  %shl_ln345_1 = shl i8 %trunc_ln331_1, %trunc_ln342_1

]]></Node>
<StgValue><ssdm name="shl_ln345_1"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:193  %xor_ln330_1 = xor i1 %or_ln330_1, true

]]></Node>
<StgValue><ssdm name="xor_ln330_1"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:194  %and_ln332_1 = and i1 %icmp_ln332_1, %xor_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln332_1"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:195  %and_ln333_2 = and i1 %and_ln332_1, %icmp_ln333_1

]]></Node>
<StgValue><ssdm name="and_ln333_2"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:196  %select_ln333_2 = select i1 %and_ln333_2, i8 %trunc_ln334_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_2"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:197  %or_ln332_1 = or i1 %or_ln330_1, %icmp_ln332_1

]]></Node>
<StgValue><ssdm name="or_ln332_1"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:198  %xor_ln332_1 = xor i1 %or_ln332_1, true

]]></Node>
<StgValue><ssdm name="xor_ln332_1"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:199  %and_ln343_1 = and i1 %icmp_ln343_1, %xor_ln332_1

]]></Node>
<StgValue><ssdm name="and_ln343_1"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:200  %select_ln343_1 = select i1 %and_ln343_1, i8 %shl_ln345_1, i8 %select_ln333_2

]]></Node>
<StgValue><ssdm name="select_ln343_1"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:201  %select_ln326_1 = select i1 %icmp_ln326_1, i8 0, i8 %select_ln343_1

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:112  %trunc_ln318 = trunc i64 %reg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:114  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:117  %sext_ln329 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:121  %sh_amt_1 = sub i12 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:122  %trunc_ln342 = trunc i12 %sh_amt_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:123  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:124  %icmp_ln343 = icmp slt i8 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:125  %zext_ln334 = zext i32 %sext_ln329 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:126  %lshr_ln334 = lshr i53 %tmp, %zext_ln334

]]></Node>
<StgValue><ssdm name="lshr_ln334"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:127  %trunc_ln334 = trunc i53 %lshr_ln334 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:130  %shl_ln345 = shl i8 %trunc_ln331, %trunc_ln342

]]></Node>
<StgValue><ssdm name="shl_ln345"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:132  %xor_ln330 = xor i1 %or_ln330, true

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:133  %and_ln332 = and i1 %icmp_ln332, %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln332"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:134  %and_ln333 = and i1 %and_ln332, %icmp_ln333

]]></Node>
<StgValue><ssdm name="and_ln333"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:135  %select_ln333 = select i1 %and_ln333, i8 %trunc_ln334, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:136  %or_ln332 = or i1 %or_ln330, %icmp_ln332

]]></Node>
<StgValue><ssdm name="or_ln332"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:137  %xor_ln332 = xor i1 %or_ln332, true

]]></Node>
<StgValue><ssdm name="xor_ln332"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:138  %and_ln343 = and i1 %icmp_ln343, %xor_ln332

]]></Node>
<StgValue><ssdm name="and_ln343"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:139  %select_ln343 = select i1 %and_ln343, i8 %shl_ln345, i8 %select_ln333

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:140  %select_ln326 = select i1 %icmp_ln326, i8 0, i8 %select_ln343

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:189  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:190  %select_ln336_1 = select i1 %tmp_13, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_1"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:202  %xor_ln333_1 = xor i1 %icmp_ln333_1, true

]]></Node>
<StgValue><ssdm name="xor_ln333_1"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:203  %and_ln333_3 = and i1 %and_ln332_1, %xor_ln333_1

]]></Node>
<StgValue><ssdm name="and_ln333_3"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:204  %select_ln333_3 = select i1 %and_ln333_3, i8 %select_ln336_1, i8 %select_ln326_1

]]></Node>
<StgValue><ssdm name="select_ln333_3"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:205  %xor_ln326_1 = xor i1 %icmp_ln326_1, true

]]></Node>
<StgValue><ssdm name="xor_ln326_1"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:206  %and_ln330_1 = and i1 %icmp_ln330_1, %xor_ln326_1

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:207  %select_ln330_1 = select i1 %and_ln330_1, i8 %trunc_ln331_1, i8 %select_ln333_3

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:208  %sub_ln461_1 = sub i8 0, %select_ln330_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:209  %select_ln351_1 = select i1 %p_Result_5, i8 %sub_ln461_1, i8 %select_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln351_1"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2355:0  %tmp_20 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_1, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2355:1  %icmp_ln895_6 = icmp eq i7 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_6"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2355:2  br i1 %icmp_ln895_6, label %Loop_x_1_end, label %8

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:128  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:129  %select_ln336 = select i1 %tmp_10, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:141  %xor_ln333 = xor i1 %icmp_ln333, true

]]></Node>
<StgValue><ssdm name="xor_ln333"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:142  %and_ln333_1 = and i1 %and_ln332, %xor_ln333

]]></Node>
<StgValue><ssdm name="and_ln333_1"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:143  %select_ln333_1 = select i1 %and_ln333_1, i8 %select_ln336, i8 %select_ln326

]]></Node>
<StgValue><ssdm name="select_ln333_1"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:144  %xor_ln326 = xor i1 %icmp_ln326, true

]]></Node>
<StgValue><ssdm name="xor_ln326"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:145  %and_ln330 = and i1 %icmp_ln330, %xor_ln326

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:146  %select_ln330 = select i1 %and_ln330, i8 %trunc_ln331, i8 %select_ln333_1

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:147  %sub_ln461 = sub i8 0, %select_ln330

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:148  %select_ln351 = select i1 %p_Result_3, i8 %sub_ln461, i8 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln351"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:210  store i8 %select_ln351_1, i8* %g7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2354:0  %tmp_19 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2354:1  %icmp_ln895_5 = icmp eq i7 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2354:2  br i1 %icmp_ln895_5, label %._crit_edge2355, label %7

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_x_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_y_1_Loop_x_1_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_x_1_begin:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_x_1_begin:16  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str443) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_x_1_begin:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str241) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:149  store i8 %select_ln351, i8* %g6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Loop_x_1_end

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="320" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2355

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0">
<![CDATA[
.preheader.preheader:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
