verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shift_10.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_11.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/digit_lut_13.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/cmp_8.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boole_9.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/adder_7.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_5.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_4.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/bin_to_dec_6.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "/home/ryan/p/alu/work/planAhead/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
