--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:2.1-48.10" *)
+(* top =  1  *)
 module enum_simple(clk, rst);
 (* src = "dut.sv:2.26-2.29" *)
 input clk;
@@ -9,9 +9,7 @@
 (* src = "dut.sv:2.37-2.40" *)
 input rst;
 wire rst;
-(* src = "dut.sv:27.5-27.17" *)
 wire _00_;
-(* src = "dut.sv:37.5-37.17" *)
 wire _01_;
 wire _02_;
 wire _03_;
@@ -21,7 +19,6 @@
 wire _07_;
 wire _08_;
 wire _09_;
-(* src = "dut.sv:30.8-30.20" *)
 wire _10_;
 (* src = "dut.sv:32.13-32.25" *)
 wire _11_;
@@ -32,7 +29,7 @@
 wire _16_;
 wire _17_;
 wire _18_;
-(* enum_type = "$enum1" *)
+(* enum_type = "$enum0" *)
 (* enum_value_00 = "\\ts0" *)
 (* enum_value_01 = "\\ts1" *)
 (* enum_value_10 = "\\ts2" *)
@@ -40,7 +37,7 @@
 (* src = "dut.sv:10.11-10.21" *)
 (* wiretype = "\\states_t" *)
 wire [1:0] enum_const;
-(* enum_type = "$enum1" *)
+(* enum_type = "$enum0" *)
 (* enum_value_00 = "\\ts0" *)
 (* enum_value_01 = "\\ts1" *)
 (* enum_value_10 = "\\ts2" *)
@@ -49,16 +46,20 @@
 (* wiretype = "\\states_t" *)
 wire [1:0] state;
 (* enum_type = "$enum0" *)
+(* enum_value_00000000000000000000000000000000 = "\\s0" *)
+(* enum_value_00000000000000000000000000000001 = "\\s1" *)
+(* enum_value_00000000000000000000000000000010 = "\\s2" *)
+(* enum_value_00000000000000000000000000000011 = "\\s3" *)
 (* src = "dut.sv:4.24-4.33" *)
 wire [31:0] test_enum;
 \$_ANDNOT_  _19_ (
 .A(test_enum[1]),
 .B(test_enum[0]),
-.Y(_08_)
+.Y(_09_)
 );
 \$_NOR_  _20_ (
-.A(state[1]),
-.B(state[0]),
+.A(state[0]),
+.B(state[1]),
 .Y(_10_)
 );
 \$_ANDNOT_  _21_ (
@@ -66,87 +67,122 @@
 .B(state[1]),
 .Y(_11_)
 );
-\$_OR_  _22_ (
-.A(_10_),
-.B(rst),
-.Y(_06_)
-);
-\$_NOR_  _23_ (
-.A(test_enum[1]),
-.B(test_enum[0]),
+\$_NOT_  _22_ (
+.A(rst),
 .Y(_12_)
 );
-\$_OR_  _24_ (
+\$_NAND_  _23_ (
+.A(state[0]),
+.B(state[1]),
+.Y(_01_)
+);
+\$_ANDNOT_  _24_ (
 .A(_12_),
-.B(rst),
+.B(_01_),
 .Y(_07_)
 );
-\$_XOR_  _25_ (
+\$_OR_  _25_ (
+.A(_10_),
+.B(rst),
+.Y(_04_)
+);
+\$_OR_  _26_ (
 .A(test_enum[1]),
 .B(test_enum[0]),
-.Y(_09_)
+.Y(_00_)
 );
-\$_ANDNOT_  _26_ (
-.A(test_enum[0]),
-.B(test_enum[1]),
+\$_NOR_  _27_ (
+.A(test_enum[1]),
+.B(test_enum[0]),
 .Y(_13_)
 );
-\$_OR_  _27_ (
-.A(_12_),
-.B(_13_),
+\$_OR_  _28_ (
+.A(_13_),
+.B(_00_),
 .Y(_14_)
 );
-\$_AND_  _28_ (
+\$_ANDNOT_  _29_ (
+.A(_12_),
+.B(_14_),
+.Y(_06_)
+);
+\$_XOR_  _30_ (
+.A(test_enum[1]),
+.B(test_enum[0]),
+.Y(_08_)
+);
+\$_XOR_  _31_ (
+.A(state[0]),
+.B(state[1]),
+.Y(_02_)
+);
+\$_AND_  _32_ (
 .A(test_enum[1]),
 .B(test_enum[0]),
 .Y(_15_)
 );
-\$_OR_  _29_ (
+\$_OR_  _33_ (
 .A(_15_),
-.B(_08_),
+.B(_09_),
 .Y(_16_)
 );
-\$_OR_  _30_ (
-.A(_16_),
-.B(_14_),
-.Y(_04_)
+\$_ANDNOT_  _34_ (
+.A(test_enum[0]),
+.B(test_enum[1]),
+.Y(_17_)
 );
-\$_NAND_  _31_ (
-.A(state[1]),
-.B(state[0]),
-.Y(_02_)
+\$_OR_  _35_ (
+.A(_13_),
+.B(_17_),
+.Y(_18_)
 );
-\$_XOR_  _32_ (
-.A(state[1]),
-.B(state[0]),
+\$_OR_  _36_ (
+.A(_18_),
+.B(_16_),
 .Y(_03_)
 );
-\$_OR_  _33_ (
-.A(test_enum[1]),
-.B(test_enum[0]),
+\$_OR_  _37_ (
+.A(_13_),
+.B(rst),
 .Y(_05_)
 );
-\$_NOT_  _34_ (
-.A(rst),
-.Y(_17_)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:12.2-39.5" *)
+\$_SDFFE_PP0P_  \state_reg[1]  /* _38_ */ (
+.C(clk),
+.D(_11_),
+.E(_02_),
+.Q(state[1]),
+.R(_04_)
 );
-\$_OR_  _35_ (
-.A(_05_),
-.B(_12_),
-.Y(_18_)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:12.2-39.5" *)
+\$_SDFFE_PP0P_  \state_reg[0]  /* _39_ */ (
+.C(clk),
+.D(_10_),
+.E(_01_),
+.Q(state[0]),
+.R(rst)
 );
-\$_ANDNOT_  _36_ (
-.A(_17_),
-.B(_18_),
-.Y(_00_)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:12.2-39.5" *)
+\$_SDFFE_PP1P_  \test_enum_reg[0]  /* _40_ */ (
+.C(clk),
+.D(_09_),
+.E(_00_),
+.Q(test_enum[0]),
+.R(_05_)
 );
-\$_ANDNOT_  _37_ (
-.A(_17_),
-.B(_02_),
-.Y(_01_)
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:12.2-39.5" *)
+\$_SDFFE_PP1P_  \test_enum_reg[1]  /* _41_ */ (
+.C(clk),
+.D(_08_),
+.E(_03_),
+.Q(test_enum[1]),
+.R(rst)
 );
-(* keep = 32'd1 *)
-(* src = "dut.sv:27.5-27.17" *)
+(* src = "dut.sv:27.5-27.18" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
@@ -155,30 +191,28 @@
 .TRG_ENABLE(32'd1),
 .TRG_POLARITY(1'h1),
 .TRG_WIDTH(32'd1)
-) _38_ (
+) _42_ (
 .A(1'h0),
 .ARGS(),
-.EN(_00_),
+.EN(_06_),
 .TRG(clk)
 );
-(* keep = 32'd1 *)
-(* src = "dut.sv:37.5-37.17" *)
+(* src = "dut.sv:37.5-37.18" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967294),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd1),
 .TRG_POLARITY(1'h1),
 .TRG_WIDTH(32'd1)
-) _39_ (
+) _43_ (
 .A(1'h0),
 .ARGS(),
-.EN(_01_),
+.EN(_07_),
 .TRG(clk)
 );
-(* keep = 32'd1 *)
-(* src = "dut.sv:42.3-42.24" *)
+(* src = "dut.sv:42.3-42.25" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
@@ -187,92 +221,27 @@
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
-) _40_ (
-.A(_02_),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:43.3-43.19" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967294),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _41_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:44.3-44.20" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967293),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _42_ (
-.A(1'h1),
+) _44_ (
+.A(_01_),
 .ARGS(),
 .EN(1'h1),
 .TRG()
 );
-(* keep = 32'd1 *)
-(* src = "dut.sv:45.3-45.28" *)
+(* src = "dut.sv:45.3-45.29" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
 .FORMAT(),
-.PRIORITY(32'd4294967292),
+.PRIORITY(32'd4294967295),
 .TRG_ENABLE(32'd0),
 .TRG_POLARITY(),
 .TRG_WIDTH(32'd0)
-) _43_ (
+) _45_ (
 .A(1'h1),
 .ARGS(),
 .EN(1'h1),
 .TRG()
 );
-(* src = "dut.sv:12.2-39.5" *)
-\$_SDFFE_PP1P_  \test_enum_reg[0]  /* _44_ */ (
-.C(clk),
-.D(_08_),
-.E(_05_),
-.Q(test_enum[0]),
-.R(_07_)
-);
-(* src = "dut.sv:12.2-39.5" *)
-\$_SDFFE_PP1P_  \test_enum_reg[1]  /* _45_ */ (
-.C(clk),
-.D(_09_),
-.E(_04_),
-.Q(test_enum[1]),
-.R(rst)
-);
-(* src = "dut.sv:12.2-39.5" *)
-\$_SDFFE_PP0P_  \state_reg[1]  /* _46_ */ (
-.C(clk),
-.D(_11_),
-.E(_03_),
-.Q(state[1]),
-.R(_06_)
-);
-(* src = "dut.sv:12.2-39.5" *)
-\$_SDFFE_PP0P_  \state_reg[0]  /* _47_ */ (
-.C(clk),
-.D(_10_),
-.E(_02_),
-.Q(state[0]),
-.R(rst)
-);
 assign enum_const = 2'h1;
 assign test_enum[31:2] = 30'h00000000;
 endmodule
