Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 00:41:06 2024
| Host         : eecs-digital-43 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: debug_clk_wiz/clk_25mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.604      -74.900                     14                 1885        0.116        0.000                      0                 1885        0.541        0.000                       0                   735  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_100_pass_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_pixel_clk_wiz_0     {0.000 6.742}        13.483          74.167          
  clk_tmds_clk_wiz_0      {0.000 1.348}        2.697           370.833         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_100_pass_clk_wiz_0        2.252        0.000                      0                 1761        0.116        0.000                      0                 1761        4.500        0.000                       0                   658  
  clk_pixel_clk_wiz_0           6.959        0.000                      0                  124        0.210        0.000                      0                  124        6.242        0.000                       0                    65  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.541        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_pass_clk_wiz_0  clk_pixel_clk_wiz_0          -6.604      -74.900                     14                   14        0.247        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_100_pass_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[0][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 3.574ns (48.243%)  route 3.834ns (51.757%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         1.607    -0.922    processor_main/clk_100_pass
    RAMB18_X0Y4          RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.532 r  processor_main/cycles_between_samples_reg/DOADO[6]
                         net (fo=2, routed)           1.456     2.988    processor_main/cycles_between_samples_reg_n_9
    SLICE_X3Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.140 r  processor_main/playback_rate[3][23]_i_32/O
                         net (fo=4, routed)           0.611     3.751    coordinator_main/is_on_reg[2]_i_3_5
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.332     4.083 r  coordinator_main/playback_rate[0][23]_i_10/O
                         net (fo=1, routed)           0.000     4.083    coordinator_main/playback_rate[0][23]_i_10_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.481 r  coordinator_main/playback_rate_reg[0][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.481    coordinator_main/playback_rate_reg[0][23]_i_4_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.595 r  coordinator_main/playback_rate_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.886     5.481    coordinator_main/is_on1
    SLICE_X4Y13          LUT6 (Prop_lut6_I1_O)        0.124     5.605 r  coordinator_main/playback_rate[0][23]_i_1/O
                         net (fo=25, routed)          0.882     6.486    coordinator_main/playback_rate[0][23]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  coordinator_main/playback_rate_reg[0][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         1.448     8.437    coordinator_main/clk_100_pass
    SLICE_X9Y10          FDRE                                         r  coordinator_main/playback_rate_reg[0][13]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.070     8.943    
    SLICE_X9Y10          FDRE (Setup_fdre_C_CE)      -0.205     8.738    coordinator_main/playback_rate_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  2.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 memio/writing_reg_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memio/main_ram/BRAM_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_pass_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.866%)  route 0.384ns (73.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         0.564    -0.635    memio/clk_100_pass
    SLICE_X48Y38         FDRE                                         r  memio/writing_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  memio/writing_reg_rep__14/Q
                         net (fo=1, routed)           0.384    -0.110    memio/main_ram/enb
    RAMB36_X1Y10         RAMB36E1                                     r  memio/main_ram/BRAM_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         0.876    -0.830    memio/main_ram/clk_100_pass
    RAMB36_X1Y10         RAMB36E1                                     r  memio/main_ram/BRAM_reg_0_7/CLKARDCLK
                         clock pessimism              0.508    -0.323    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.227    memio/main_ram/BRAM_reg_0_7
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_pass_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      memio/debug_ram/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4       midi_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4       midi_rx_buf0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            mvg/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_pixel_clk_wiz_0 rise@13.483ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.749ns (27.086%)  route 4.708ns (72.914%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 11.981 - 13.483 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.903    mvg/clk_pixel
    SLICE_X0Y19          FDRE                                         r  mvg/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.447 f  mvg/hcount_out_reg[7]/Q
                         net (fo=5, routed)           1.001     0.554    mvg/hcount_out_reg_n_0_[7]
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.152     0.706 f  mvg/hs_out_i_2/O
                         net (fo=4, routed)           0.317     1.023    mvg/hs_out_i_2_n_0
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.325     1.348 f  mvg/hcount_out[9]_i_3/O
                         net (fo=3, routed)           0.917     2.265    mvg/hcount_out[9]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.332     2.597 f  mvg/hcount_out[10]_i_4/O
                         net (fo=7, routed)           1.540     4.137    mvg/hcount_out[10]_i_4_n_0
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.152     4.289 r  mvg/hcount_out[6]_i_3/O
                         net (fo=3, routed)           0.933     5.223    mvg/hcount_out[6]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.332     5.555 r  mvg/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     5.555    mvg/hcount_out[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  mvg/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    N15                                               0.000    13.483 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.483    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.853 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.015    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     8.794 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    10.381    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.472 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          1.509    11.981    mvg/clk_pixel
    SLICE_X0Y18          FDRE                                         r  mvg/hcount_out_reg[3]/C
                         clock pessimism              0.576    12.558    
                         clock uncertainty           -0.073    12.484    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.029    12.513    mvg/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mvg/hs_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            tmds_blue/tmds_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.198%)  route 0.166ns (46.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          0.585    -0.614    mvg/clk_pixel
    SLICE_X0Y21          FDRE                                         r  mvg/hs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.473 f  mvg/hs_out_reg/Q
                         net (fo=6, routed)           0.166    -0.307    mvg/hor_sync
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.048    -0.259 r  mvg/tmds_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    tmds_blue/tmds_out_reg[2]_0
    SLICE_X2Y21          FDRE                                         r  tmds_blue/tmds_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          0.854    -0.853    tmds_blue/clk_pixel
    SLICE_X2Y21          FDRE                                         r  tmds_blue/tmds_out_reg[2]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.131    -0.469    tmds_blue/tmds_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.742 }
Period(ns):         13.483
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.483      11.328     BUFGCTRL_X0Y0    wizard_hdmi/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.483      199.877    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.742       6.242      SLICE_X1Y20      mvg/ad_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.742       6.242      SLICE_X1Y20      mvg/ad_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.348 }
Period(ns):         2.697
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.697       0.541      BUFGCTRL_X0Y1    wizard_hdmi/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.697       210.663    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -6.604ns,  Total Violation      -74.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.604ns  (required time - arrival time)
  Source:                 memio/osc_data_out_reg[0][6]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        6.475ns  (logic 1.386ns (21.406%)  route 5.089ns (78.594%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 308.613 - 310.112 ) 
    Source Clock Delay      (SCD):    -0.972ns = ( 309.028 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    N15                                               0.000   310.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   311.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   312.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   305.709 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   307.375    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         1.557   309.028    memio/clk_100_pass
    SLICE_X8Y30          FDRE                                         r  memio/osc_data_out_reg[0][6]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518   309.546 r  memio/osc_data_out_reg[0][6]_psbram/Q
                         net (fo=5, routed)           0.942   310.488    memio/oscillator_ram/ram_data_b[6]
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124   310.612 f  memio/oscillator_ram/tally[1]_i_12/O
                         net (fo=1, routed)           0.687   311.299    memio/oscillator_ram/tally[1]_i_12_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124   311.423 r  memio/oscillator_ram/tally[1]_i_5/O
                         net (fo=22, routed)          0.421   311.844    memio/oscillator_ram/tally[1]_i_5_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124   311.968 r  memio/oscillator_ram/tally[1]_i_9/O
                         net (fo=9, routed)           0.894   312.862    memio/oscillator_ram/tally[1]_i_9_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124   312.986 r  memio/oscillator_ram/tally[4]_i_27/O
                         net (fo=3, routed)           0.781   313.767    memio/oscillator_ram/BRAM_reg_0_3_1
    SLICE_X7Y35          LUT6 (Prop_lut6_I1_O)        0.124   313.891 r  memio/oscillator_ram/tally[4]_i_20/O
                         net (fo=2, routed)           0.803   314.694    memio/oscillator_ram/tally[4]_i_20_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124   314.818 f  memio/oscillator_ram/tally[4]_i_8/O
                         net (fo=1, routed)           0.561   315.379    memio/oscillator_ram/tally[4]_i_8_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.124   315.503 r  memio/oscillator_ram/tally[4]_i_2/O
                         net (fo=1, routed)           0.000   315.503    tmds_red/D[3]
    SLICE_X6Y35          FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   312.644    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   305.423 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   307.010    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.101 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          1.512   308.613    tmds_red/clk_pixel
    SLICE_X6Y35          FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.398   309.012    
                         clock uncertainty           -0.193   308.818    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.081   308.899    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.899    
                         arrival time                        -315.503    
  -------------------------------------------------------------------
                         slack                                 -6.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 memio/osc_data_out_reg[0][2]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tmds_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.286%)  route 0.688ns (78.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, routed)         0.560    -0.639    memio/clk_100_pass
    SLICE_X11Y32         FDRE                                         r  memio/osc_data_out_reg[0][2]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  memio/osc_data_out_reg[0][2]_psbram/Q
                         net (fo=18, routed)          0.688     0.190    memio/oscillator_ram/ram_data_b[2]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.235 r  memio/oscillator_ram/tmds_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.235    tmds_red/tmds_out_reg[9]_1[2]
    SLICE_X10Y29         FDRE                                         r  tmds_red/tmds_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, routed)          0.825    -0.882    tmds_red/clk_pixel
    SLICE_X10Y29         FDRE                                         r  tmds_red/tmds_out_reg[2]/C
                         clock pessimism              0.555    -0.327    
                         clock uncertainty            0.193    -0.133    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.121    -0.012    tmds_red/tmds_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.247    





