{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381883343765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381883343766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:29:03 2013 " "Processing started: Tue Oct 15 20:29:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381883343766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381883343766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment3 -c experiment3 " "Command: quartus_sta experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381883343766 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1381883343838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381883343968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381883344024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381883344024 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment3.sdc " "Synopsys Design Constraints File file not found: 'experiment3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381883344185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1381883344185 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27_I CLOCK_27_I " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27_I CLOCK_27_I" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381883344187 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UART_clock_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 32 -duty_cycle 50.00 -name \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\} \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{UART_clock_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 32 -duty_cycle 50.00 -name \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\} \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381883344187 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381883344187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1381883344187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50_I CLOCK_50_I " "create_clock -period 1.000 -name CLOCK_50_I CLOCK_50_I" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1381883344188 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1381883344188 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1381883344194 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1381883344205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1381883344213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.272 " "Worst-case setup slack is -2.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272       -65.716 CLOCK_50_I  " "   -2.272       -65.716 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.164         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "   14.164         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381883344214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50_I  " "    0.391         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381883344216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381883344218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381883344219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -41.380 CLOCK_50_I  " "   -1.380       -41.380 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27_I  " "   18.518         0.000 CLOCK_27_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381883344220 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1381883344328 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1381883344330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1381883344355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.551 " "Worst-case setup slack is -0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.551       -13.402 CLOCK_50_I  " "   -0.551       -13.402 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.828         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "   15.828         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381883344358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50_I  " "    0.215         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381883344364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381883344368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381883344372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -41.380 CLOCK_50_I  " "   -1.380       -41.380 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27_I  " "   18.518         0.000 CLOCK_27_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381883344375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381883344375 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1381883344455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381883344487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381883344487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381883344617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:29:04 2013 " "Processing ended: Tue Oct 15 20:29:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381883344617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381883344617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381883344617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381883344617 ""}
