===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.8769 seconds

  ----Wall Time----  ----Name----
    5.0007 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    4.2095 ( 10.3%)    Parse modules
    0.7611 (  1.9%)    Verify circuit
   23.3845 ( 57.2%)  'firrtl.circuit' Pipeline
    0.7195 (  1.8%)    LowerFIRRTLAnnotations
    0.0645 (  0.2%)    LowerIntrinsics
    0.0645 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.6033 (  6.4%)    'firrtl.module' Pipeline
    0.8438 (  2.1%)      DropName
    1.7595 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0758 (  0.2%)    'firrtl.module' Pipeline
    0.0758 (  0.2%)      LowerCHIRRTLPass
    0.1219 (  0.3%)    InferWidths
    0.7149 (  1.7%)    MemToRegOfVec
    0.9744 (  2.4%)    InferResets
    0.0634 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0957 (  0.2%)    WireDFT
    0.6557 (  1.6%)    'firrtl.module' Pipeline
    0.6557 (  1.6%)      FlattenMemory
    0.8765 (  2.1%)    LowerFIRRTLTypes
    0.9943 (  2.4%)    'firrtl.module' Pipeline
    0.9573 (  2.3%)      ExpandWhens
    0.0370 (  0.1%)      SFCCompat
    0.8749 (  2.1%)    Inliner
    1.0452 (  2.6%)    'firrtl.module' Pipeline
    1.0452 (  2.6%)      RandomizeRegisterInit
    0.4963 (  1.2%)    CheckCombCycles
    0.0600 (  0.1%)      (A) circt::firrtl::InstanceGraph
    8.7859 ( 21.5%)    'firrtl.module' Pipeline
    8.2537 ( 20.2%)      Canonicalizer
    0.5322 (  1.3%)      InferReadWrite
    0.2040 (  0.5%)    PrefixModules
    0.0785 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.2972 (  3.2%)    IMConstProp
    0.0848 (  0.2%)    AddSeqMemPorts
    0.0847 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5383 (  1.3%)    CreateSiFiveMetadata
    0.0389 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    BlackBoxReader
    0.4410 (  1.1%)    'firrtl.module' Pipeline
    0.4410 (  1.1%)      DropName
    0.7169 (  1.8%)    SymbolDCE
    0.6767 (  1.7%)  InnerSymbolDCE
    6.8430 ( 16.7%)  'firrtl.circuit' Pipeline
    5.7019 ( 13.9%)    'firrtl.module' Pipeline
    5.7018 ( 13.9%)      Canonicalizer
    0.7124 (  1.7%)    IMDeadCodeElim
    0.0789 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0405 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2226 (  0.5%)    LowerXMR
    0.0229 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6664 (  1.6%)  LowerFIRRTLToHW
    0.0135 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    1.1273 (  2.8%)  'hw.module' Pipeline
    0.1821 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3137 (  0.8%)    Canonicalizer
    0.1285 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.5030 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9783 (  2.4%)  'hw.module' Pipeline
    0.2843 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3576 (  0.9%)    Canonicalizer
    0.1369 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1994 (  0.5%)    HWCleanup
    0.2415 (  0.6%)  'hw.module' Pipeline
    0.0279 (  0.1%)    HWLegalizeModules
    0.2136 (  0.5%)    PrettifyVerilog
    0.2072 (  0.5%)  StripDebugInfoWithPred
    1.6587 (  4.1%)  ExportVerilog
    0.4821 (  1.2%)  'builtin.module' Pipeline
    0.4432 (  1.1%)    'hw.module' Pipeline
    0.4432 (  1.1%)      PrepareForEmission
   -0.4783 ( -1.2%)  Rest
   40.8769 (100.0%)  Total

{
  totalTime: 40.915,
  maxMemory: 624820224
}
