module echo
#(
parameter DATA_WIDTH=16
)
(
    input clk,
    input reset_n,
    input [(DATA_WIDTH-1):0]audio_data_0,
    input [5:0]gain,//å¢ç›Šå‚æ•°
    output reg[(DATA_WIDTH-1):0]echo_data,
    output wire Almost_Full,
    output  wire Almost_Empty
);
  // å†…éƒ¨ä¿¡å·å®šä¹‰
    wire [(DATA_WIDTH-1):0] gain_result;
    wire [(DATA_WIDTH-1):0] mixed_audio;
    wire [(DATA_WIDTH-1):0] delayed_audio;
    

    
    // å®ä¾‹åŒ–å¢ç›Šæ¨¡å?
    gains  gain_inst (
        .clk(clk),
        .reset_n(reset_n),
        .integer_input(delayed_audio),
        .decimal_input(gain),
        .result_output(gain_result)
    );

    // å®ä¾‹åŒ–å»¶æ—¶æ¨¡å?
    delay  delay_inst (
        .clk(clk),
        .reset_n(reset_n),
        .delay_num(12'd4096),
        .in(audio_data_0),
        .out(delayed_audio),
        .fifoFull(Almost_Full),
        .Almost_Empty(Almost_Empty)
    );

    // å®ä¾‹åŒ–åŠ æ³?/å‡æ³•æ¨¡å—ï¼ˆç”¨äºå åŠ ä¿¡å·ï¼‰
    add_sub  add_inst (
        .clk(clk),
        .reset_n(reset_n),
        .a(audio_data_0),
        .b(gain_result),
        .op(1'b0), // è®¾ç½®ä¸ºåŠ æ³?
        .result(mixed_audio)
    );

    // æ ¹æ® in_valid ä¿¡å·é€‰æ‹©è¾“å‡º
    always @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
           
            echo_data <= {DATA_WIDTH{1'b0}};
        end else  begin
      
            echo_data <= mixed_audio;
        end
    end

endmodule