\doxysection{ADC Direct Memory Access Mode For Multi Mode}
\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
Collaboration diagram for ADC Direct Memory Access Mode For Multi Mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ ADC\+\_\+\+DMAACCESSMODE\+\_\+1}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0})
\item 
\#define \textbf{ ADC\+\_\+\+DMAACCESSMODE\+\_\+2}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1})
\item 
\#define \textbf{ ADC\+\_\+\+DMAACCESSMODE\+\_\+3}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}}
\index{ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsection{ADC\_DMAACCESSMODE\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+1~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0})}

DMA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3) 

Definition at line 176 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}}
\index{ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsection{ADC\_DMAACCESSMODE\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+2~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1})}

DMA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2) 

Definition at line 177 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}}
\index{ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsection{ADC\_DMAACCESSMODE\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+3~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA})}

DMA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) 

Definition at line 178 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

\mbox{\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}}
\index{ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsection{ADC\_DMAACCESSMODE\_DISABLED}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED~((uint32\+\_\+t)0x00000000U)}

DMA mode disabled 

Definition at line 175 of file stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h.

