# Tiny Tapeout project information
project:
  title:        "High Density Chiplet Grid"
  author:       "BlueWaterCrystal"
  discord:      ""
  description:  "A high density grid of core, ram and l3 cache logic"
  language:     "Verilog"
  clock_hz:     50000000

  # Tiles: standard is 1x1. If you didn't pay for 4x2, change this back to "1x1"
  tiles: "5x2" 

  # Top module name
  top_module:  "tt_um_bluewatercrystal_sexy_grid"

# Source files
# Note: These must be flush left (no spaces at start of line)
  source_files:
    - "tt_um_bluewatercrystal_sexy_grid.v"
    - "core.v"
    - "ram32.v"
    - "shared_l3.v"

# The pinout of your project.
pinout:
  ui[0]: "Seed Bit 0"
  ui[1]: "Seed Bit 1"
  ui[2]: "Seed Bit 2"
  ui[3]: "Seed Bit 3"
  ui[4]: "Seed Bit 4"
  ui[5]: "Seed Bit 5"
  ui[6]: "Seed Bit 6"
  ui[7]: "Seed Bit 7"

  uo[0]: "Mix Result 0"
  uo[1]: "Mix Result 1"
  uo[2]: "Mix Result 2"
  uo[3]: "Mix Result 3"
  uo[4]: "Mix Result 4"
  uo[5]: "Mix Result 5"
  uo[6]: "Mix Result 6"
  uo[7]: "Mix Result 7"

  uio[0]: "Unused"
  uio[1]: "Unused"
  uio[2]: "Unused"
  uio[3]: "Unused"
  uio[4]: "Unused"
  uio[5]: "Unused"
  uio[6]: "Unused"
  uio[7]: "Unused"

# Do not change!
yaml_version: 6
