

================================================================
== Vivado HLS Report for 'triangular_solve_tra'
================================================================
* Date:           Sun Jul 10 16:38:11 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_BIO_NICA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|  133|   73|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   72|  132|  24 ~ 44 |          -|          -|      3|    no    |
        | + Loop 1.1  |    0|   20|        10|          -|          -| 0 ~ 2 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     62|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1755|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    265|    -|
|Register         |        -|      -|     212|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1321|   2082|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |DLU_faddfsub_32nsbkb_U25  |DLU_faddfsub_32nsbkb  |        0|      2|  205|  390|    0|
    |DLU_fdiv_32ns_32ndEe_U27  |DLU_fdiv_32ns_32ndEe  |        0|      0|  761|  994|    0|
    |DLU_fmul_32ns_32ncud_U26  |DLU_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |DLU_mux_94_32_1_1_U28     |DLU_mux_94_32_1_1     |        0|      0|    0|   50|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1755|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln18_fu_194_p2   |     +    |      0|  0|  13|           4|           4|
    |i_fu_179_p2          |     +    |      0|  0|  10|           2|           1|
    |k_fu_153_p2          |     +    |      0|  0|  10|           2|           1|
    |sub_ln18_fu_167_p2   |     -    |      0|  0|  13|           4|           4|
    |icmp_ln16_fu_173_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln50_fu_147_p2  |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  62|          16|          14|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  157|         35|    1|         35|
    |b_address0         |   21|          4|    2|          8|
    |grp_fu_108_opcode  |   15|          3|    2|          6|
    |grp_fu_108_p0      |   15|          3|   32|         96|
    |grp_fu_108_p1      |   15|          3|   32|         96|
    |i_0_i_reg_85       |    9|          2|    2|          4|
    |n_assign_reg_61    |    9|          2|    2|          4|
    |phi_ln53_reg_96    |   15|          3|   32|         96|
    |result_0_i_reg_73  |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  265|         57|  137|        409|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln18_reg_273   |   4|   0|    4|          0|
    |ap_CS_fsm          |  34|   0|   34|          0|
    |b_addr_reg_283     |   2|   0|    2|          0|
    |i_0_i_reg_85       |   2|   0|    2|          0|
    |i_reg_268          |   2|   0|    2|          0|
    |k_reg_255          |   2|   0|    2|          0|
    |n_assign_reg_61    |   2|   0|    2|          0|
    |phi_ln53_reg_96    |  32|   0|   32|          0|
    |reg_137            |  32|   0|   32|          0|
    |result_0_i_reg_73  |  32|   0|   32|          0|
    |sub_ln18_reg_260   |   4|   0|    4|          0|
    |tmp_1_reg_303      |  32|   0|   32|          0|
    |tmp_i_reg_293      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 212|   0|  212|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | triangular_solve_tra | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | triangular_solve_tra | return value |
|ap_start    |  in |    1| ap_ctrl_hs | triangular_solve_tra | return value |
|ap_done     | out |    1| ap_ctrl_hs | triangular_solve_tra | return value |
|ap_idle     | out |    1| ap_ctrl_hs | triangular_solve_tra | return value |
|ap_ready    | out |    1| ap_ctrl_hs | triangular_solve_tra | return value |
|b_address0  | out |    2|  ap_memory |           b          |     array    |
|b_ce0       | out |    1|  ap_memory |           b          |     array    |
|b_we0       | out |    1|  ap_memory |           b          |     array    |
|b_d0        | out |   32|  ap_memory |           b          |     array    |
|b_q0        |  in |   32|  ap_memory |           b          |     array    |
|G_0         |  in |   32|   ap_none  |          G_0         |    pointer   |
|G_1         |  in |   32|   ap_none  |          G_1         |    pointer   |
|G_2         |  in |   32|   ap_none  |          G_2         |    pointer   |
|G_3         |  in |   32|   ap_none  |          G_3         |    pointer   |
|G_4         |  in |   32|   ap_none  |          G_4         |    pointer   |
|G_5         |  in |   32|   ap_none  |          G_5         |    pointer   |
|G_6         |  in |   32|   ap_none  |          G_6         |    pointer   |
|G_7         |  in |   32|   ap_none  |          G_7         |    pointer   |
|G_8         |  in |   32|   ap_none  |          G_8         |    pointer   |
+------------+-----+-----+------------+----------------------+--------------+

