ahmad@ahmad-virtual-machine:~/Desktop/Git/OpenFPGA/build/openfpga$ ./openfpga --interactive
Start interactive mode of OpenFPGA...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.


OpenFPGA> vpr /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/vpr_arch/k6_N10_40nm.xml /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif --clock_modeling route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+0963c20
Revision: 0963c20
Compiled: 2023-07-18T12:59:01
Compiler: GNU 11.3.0 on Linux-5.19.0-46-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/vpr_arch/k6_N10_40nm.xml /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif --clock_modeling route


Architecture file: /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/vpr_arch/k6_N10_40nm.xml
Circuit name: and2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)

Timing analysis: ON
Circuit netlist file: and2.net
Circuit placement file: and2.place
Circuit routing file: and2.route
Circuit SDC file: and2.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.01 seconds (max_rss 20.0 MiB, delta_rss +0.9 MiB)
Circuit file: /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 4
    .input :       2
    .output:       1
    6-LUT  :       1
  Nets  : 3
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 6
  Timing Graph Edges: 5
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'and2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif'.

After removing unused inputs...
	total blocks: 4, total nets: 3, total inputs: 2, total outputs: 1
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

Incr Slack updates 1 in 9.086e-06 sec
Full Max Req/Worst Slack updates 1 in 4.601e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.485e-06 sec
FPGA sized to 3 x 3 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.09 Type: io
	Block Utilization: 1.00 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'and2.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.055135 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.06 seconds (max_rss 58.1 MiB, delta_rss +38.1 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 3
Netlist num_blocks: 4
Netlist EMPTY blocks: 0.
Netlist io blocks: 3.
Netlist clb blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 1

Pb types usage...
  io         : 3
   inpad     : 2
   outpad    : 1
  clb        : 1
   fle       : 1
    ble6     : 1
     lut6    : 1
      lut    : 1

# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)

Resource usage...
	Netlist
		3	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		1	blocks of type: clb

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.09 Logical Block: io
	Physical Tile clb:
	Block Utilization: 1.00 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 420
OPIN->CHANX/CHANY edge count after creating direct connections: 420
CHAN->CHAN type edge count:1528
## Build routing resource graph took 0.03 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 591
  RR Graph Edges: 2063
# Create Device took 0.04 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 256
OPIN->CHANX/CHANY edge count after creating direct connections: 256
CHAN->CHAN type edge count:970
## Build routing resource graph took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 447
  RR Graph Edges: 1341
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.03 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

There are 3 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.09375 td_cost: 4.46629e-10
Initial placement estimated Critical Path Delay (CPD): 0.735537 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.735537 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.735537 ns

Initial placement estimated setup slack histogram:
[ -7.4e-10: -7.4e-10) 1 (100.0%) |**************************************************
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3
Warning 5: Starting t: 0 of 3 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   1.000       0.09 4.4663e-10   0.736     -0.736   -0.736   0.333  0.0000    2.0     1.00         3  0.200
   2    0.0 0.0e+00   1.000       0.09 4.4663e-10   0.736     -0.736   -0.736   0.667  0.0000    2.0     1.00         6  0.950
## Placement Quench took 0.00 seconds (max_rss 58.3 MiB)
post-quench CPD = 0.735537 (ns) 

BB estimate of min-dist (placement) wire length: 6

Completed placement consistency check successfully.

Swaps called: 9

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.735537 ns, Fmax: 1359.55 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.735537 ns
Placement estimated setup Total Negative Slack (sTNS): -0.735537 ns

Placement estimated setup slack histogram:
[ -7.4e-10: -7.4e-10) 1 (100.0%) |**************************************************
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -7.4e-10) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.09375, td_cost: 4.46629e-10, 

Placement resource usage:
  io  implemented as io : 3
  clb implemented as clb: 1

Placement number of temperatures: 2
Placement total # of swap attempts: 9
	Swaps accepted: 3 (33.3 %)
	Swaps rejected: 1 (11.1 %)
	Swaps aborted : 5 (55.6 %)


Percentage of different move types and block types:
	Uniform move with type io: 11.111111 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Centroid move with type io: 22.222221 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	W. Median move with type io: 11.111111 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)

	Uniform move with type clb: 33.333332 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)
	Median move with type clb: 11.111111 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)
	Feasible Region move with type clb: 11.111111 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)

Placement Quench timing analysis took 7.4644e-05 seconds (5.4578e-05 STA, 2.0066e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000673803 seconds (0.000445423 STA, 0.00022838 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Incr Slack updates 4 in 4.2008e-05 sec
Full Max Req/Worst Slack updates 1 in 4.833e-06 sec
Incr Max Req/Worst Slack updates 3 in 3.3953e-05 sec
Incr Criticality updates 3 in 9.2142e-05 sec
Full Criticality updates 1 in 4.5753e-05 sec

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 52 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 244
OPIN->CHANX/CHANY edge count after creating direct connections: 244
CHAN->CHAN type edge count:784
## Build routing resource graph took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 399
  RR Graph Edges: 1143
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      34       3       3       0 ( 0.000%)       4 ( 1.9%)    0.813    -0.8126     -0.813      0.000      0.000      N/A
Restoring best routing
Critical path: 0.812592 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 34 total_heap_pops: 17 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 34 total_external_heap_pops: 17 total_external_SOURCE_pushes: 3 total_external_SOURCE_pops: 3 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 3 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 3 total_external_SINK_pushes: 4 total_external_SINK_pops: 3 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 4 total_external_IPIN_pops: 4 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 3 total_external_OPIN_pops: 3 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 8 total_external_CHANX_pops: 2 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 12 total_external_CHANY_pops: 2 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 3 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 

Attempting to route at 26 channels (binary search bounds: [-1, 52])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 154
OPIN->CHANX/CHANY edge count after creating direct connections: 154
CHAN->CHAN type edge count:392
## Build routing resource graph took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 295
  RR Graph Edges: 661
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      34       3       3       0 ( 0.000%)       6 ( 5.8%)    0.967    -0.9667     -0.967      0.000      0.000      N/A
Restoring best routing
Critical path: 0.966703 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 34 total_heap_pops: 23 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 34 total_external_heap_pops: 23 total_external_SOURCE_pushes: 3 total_external_SOURCE_pops: 3 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 3 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 3 total_external_SINK_pushes: 5 total_external_SINK_pops: 4 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 5 total_external_IPIN_pops: 5 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 3 total_external_OPIN_pops: 3 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 8 total_external_CHANX_pops: 4 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 10 total_external_CHANY_pops: 4 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 3 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 

Attempting to route at 14 channels (binary search bounds: [-1, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 78
OPIN->CHANX/CHANY edge count after creating direct connections: 78
CHAN->CHAN type edge count:206
## Build routing resource graph took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 247
  RR Graph Edges: 399
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 6: Found no more sample locations for SOURCE in clb
Warning 7: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 8: No routing path for connection to sink_rr 133, retrying with full device bounding box
Cannot route from clb[0].O[9] (RR node: 74 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:74 (1,1)) to io[3].outpad[0] (RR node: 133 class: 6 capacity: 1 fan-in: 1 fan-out: 0 SINK:133 (1,2)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2

Attempting to route at 20 channels (binary search bounds: [14, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 84
OPIN->CHANX/CHANY edge count after creating direct connections: 84
CHAN->CHAN type edge count:332
## Build routing resource graph took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 271
  RR Graph Edges: 531
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0      50       3       3       0 ( 0.000%)      10 (12.5%)    1.277     -1.277     -1.277      0.000      0.000      N/A
Restoring best routing
Critical path: 1.27669 ns
Successfully routed after 1 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
Router Stats: total_nets_routed: 3 total_connections_routed: 3 total_heap_pushes: 50 total_heap_pops: 43 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 50 total_external_heap_pops: 43 total_external_SOURCE_pushes: 3 total_external_SOURCE_pops: 3 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 3 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 3 total_external_SINK_pushes: 10 total_external_SINK_pops: 9 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 10 total_external_IPIN_pops: 10 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 3 total_external_OPIN_pops: 3 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 11 total_external_CHANX_pops: 9 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 13 total_external_CHANY_pops: 9 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 3 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 

Attempting to route at 18 channels (binary search bounds: [14, 20])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 82
OPIN->CHANX/CHANY edge count after creating direct connections: 82
CHAN->CHAN type edge count:312
## Build routing resource graph took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 263
  RR Graph Edges: 509
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 9: Found no more sample locations for SOURCE in clb
Warning 10: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 0 (  0.0%) |
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 3 (100.0%) |*************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 11: No routing path for connection to sink_rr 133, retrying with full device bounding box
Cannot route from clb[0].O[9] (RR node: 74 class: 10 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:74 (1,1)) to io[3].outpad[0] (RR node: 133 class: 6 capacity: 1 fan-in: 1 fan-out: 0 SINK:133 (1,2)) -- no possible path
Failed to route connection from 'c' to 'out:c' for net 'c' (#2)
Routing failed for net 2
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:115
OPIN->CHANX/CHANY edge count before creating direct connections: 84
OPIN->CHANX/CHANY edge count after creating direct connections: 84
CHAN->CHAN type edge count:332
## Build routing resource graph took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 271
  RR Graph Edges: 531
Best routing used a channel width factor of 20.
# Routing took 0.09 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -20844
Circuit successfully routed with a channel width factor of 20.
Incr Slack updates 8 in 8.3169e-05 sec
Full Max Req/Worst Slack updates 3 in 1.1355e-05 sec
Incr Max Req/Worst Slack updates 5 in 4.3939e-05 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 8 in 0.000127454 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Found 4 mismatches between routing and packing results.
Fixed 2 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          3                               0.333333                     0.666667   
       clb          1                                      2                            1   
Absorbed logical nets 0 out of 3 nets, 3 nets not absorbed.


Average number of bends per net: 2.33333  Maximum # of bends: 7

Number of global nets: 0
Number of routed nets (nonglobal): 3
Wire length results (in units of 1 clb segments)...
	Total wirelength: 10, average net length: 3.33333
	Maximum net length: 8

Wire length results in terms of physical segments...
	Total wiring segments used: 10, average wire segments per net: 3.33333
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.5:      0.6) 0 (  0.0%) |
[      0.4:      0.5) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.1:      0.2) 2 ( 25.0%) |****************
[        0:      0.1) 6 ( 75.0%) |*************************************************
Maximum routing channel utilization:      0.15 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.000       20
                         1       2   0.667       20
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.667       20
                         1       3   1.000       20

Total tracks in x-direction: 40, in y-direction: 40

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 53894
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 4695.46, per logic tile: 521.718

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4     40
                                                      Y      4     40

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.125

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.125

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.125

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.1e-09:  1.1e-09) 1 (100.0%) |**************************************************
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |

Final critical path delay (least slack): 1.27669 ns, Fmax: 783.273 MHz
Final setup Worst Negative Slack (sWNS): -1.27669 ns
Final setup Total Negative Slack (sTNS): -1.27669 ns

Final setup slack histogram:
[ -1.3e-09: -1.3e-09) 1 (100.0%) |**************************************************
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 8.84e-06 sec
Full Max Req/Worst Slack updates 1 in 4.358e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.382e-06 sec
Flow timing analysis took 0.00213569 seconds (0.00149178 STA, 0.000643913 slack) (14 full updates: 5 setup, 0 hold, 9 combined).
VPR suceeded
The entire flow of VPR took 0.34 seconds (max_rss 58.3 MiB)
OpenFPGA> read_openfpga_arch -f /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_arch/k6_N10_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_arch/k6_N10_40nm_openfpga.xml
Reading XML architecture '/home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_arch/k6_N10_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 12: Automatically set circuit model 'lut6' to be default in its type.
Warning 13: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 14: Automatically set circuit model 'DFFR' to be default in its type.
Warning 15: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!
OpenFPGA> read_openfpga_simulation_setting -f /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> link_openfpga_arch --activity_file /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: /home/ahmad/Desktop/Git/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act
--sort_gsb_chan_node_in_edges: off
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 16: Override the previous node 'IPIN:85 side: (RIGHT,) (1,1)' by previous node 'IPIN:86 side: (BOTTOM,) (1,1)' for node 'SINK:64 (1,1)' with in routing context annotation!
Done with 19 nodes mapping
Built 531 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
Backannotated 4 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 6 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_2level_tapbuf', input_size='5'
	model 'mux_2level_tapbuf', input_size='3'
	model 'mux_2level_tapbuf', input_size='4'
	model 'mux_2level', input_size='51'
	model 'mux_1level_tapbuf', input_size='3'
	model 'lut6', input_size='64'
# Build a library of physical multiplexers took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 1 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 4 unique general switch blocks from a total of 4 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.06 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.03 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.12 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 17: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'c'...Done
Repack clustered block 'out:c'...Done
Repack clustered block 'a'...Done
Repack clustered block 'b'...Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> build_architecture_bitstream --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'and2'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'and2'
 took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Warning 18: Directory path is empty and nothing will be created.
Write 2180 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 2180 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'and2'

Reserved 374 configurable blocks
Reserved 2180 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Done
Generating bitstream for I/O grids...Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...
	Generating bitstream for Switch blocks[0][0]...
	Done

	Generating bitstream for Switch blocks[0][1]...
	Done

	Generating bitstream for Switch blocks[1][0]...
	Done

	Generating bitstream for Switch blocks[1][1]...
	Done
Done
Generating bitstream for X-direction Connection blocks ...
	Generating bitstream for X-direction Connection Block [1][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'
	Done

	Generating bitstream for X-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '8'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '9'
	Done
Done
Generating bitstream for Y-direction Connection blocks ...
	Generating bitstream for Y-direction Connection Block [0][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '8'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '9'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'
	Done

	Generating bitstream for Y-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'
	Done
Done
Done
Decoded 2180 configuration bits into 374 blocks

Build fabric-independent bitstream for implementation 'and2'
 took 0.03 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Warning 19: Directory path is empty and nothing will be created.
Write 2180 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 2180 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6.v' for primitive pb_type 'lut6' ...Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff.v' for primitive pb_type 'ff' ...Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6.v' for pb_type 'ble6' ...Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...Done

Writing logical tiles...Done

Building physical tiles...Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Write Verilog netlists for FPGA fabric
 took 0.14 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_full_testbench --file ./SRC --reference_benchmark_file_path /home/ahmad/OpenFPGA_work/lab4/micro_benchmark/and2/and2_tb.v --explicit_port_mapping --include_signal_init --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--dut_module: off
--bitstream: fabric_bitstream.bit
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: /home/ahmad/OpenFPGA_work/lab4/micro_benchmark/and2/and2_tb.v
--fast_configuration: off
--explicit_port_mapping: on
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 20: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'and2'
Will use 2181 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'and2' took 0.08 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.08 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_preconfigured_fabric_wrapper --embed_bitstream iverilog --file ./SRC  --explicit_port_mapping

Confirm selected options when call command 'write_preconfigured_fabric_wrapper':
--file, -f: ./SRC
--fabric_netlist_file_path: off
--dut_module: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--explicit_port_mapping: on
--default_net_type: off
--embed_bitstream: iverilog
--include_signal_init: off
--no_time_stamp: off
--verbose: off
Write a wrapper module for a preconfigured FPGA fabric

Warning 21: Directory './SRC' already exists. Will overwrite contents
# Write pre-configured FPGA top-level Verilog netlist for design 'and2'
# Write pre-configured FPGA top-level Verilog netlist for design 'and2' took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write a wrapper module for a preconfigured FPGA fabric
 took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_preconfigured_testbench --file ./SRC --reference_benchmark_file_path /home/ahmad/OpenFPGA_work/lab4/micro_benchmark/and2/and2_tb.v --explicit_port_mapping

Confirm selected options when call command 'write_preconfigured_testbench':
--file, -f: ./SRC
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: /home/ahmad/OpenFPGA_work/lab4/micro_benchmark/and2/and2_tb.v
--explicit_port_mapping: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Warning 22: Forcely enable to print top-level Verilog netlist in formal verification purpose as print pre-configured top-level Verilog testbench is enabled
Write Verilog testbenches for a preconfigured FPGA fabric

Warning 23: Directory './SRC' already exists. Will overwrite contents
# Write configuration-skip testbench for FPGA top-level Verilog netlist implemented by 'and2'
# Write configuration-skip testbench for FPGA top-level Verilog netlist implemented by 'and2' took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write Verilog testbenches for a preconfigured FPGA fabric
 took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.03 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 24: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.04 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
OpenFPGA> write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/and2_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/and2_fpga_top_analysis.sdc' took 0.02 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

OpenFPGA> exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 0.010666 seconds

Thank you for using OpenFPGA!

