
SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cb8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001e90  08001e90  00002e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ea0  08001ea0  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001ea0  08001ea0  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ea0  08001ea0  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ea0  08001ea0  00002ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001ea4  08001ea4  00002ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001ea8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001eb4  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001eb4  00003090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006b74  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001464  00000000  00000000  00009bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0000b018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005af  00000000  00000000  0000b7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000236ed  00000000  00000000  0000bd67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ed5  00000000  00000000  0002f454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1283  00000000  00000000  00037329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001185ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dc0  00000000  00000000  001185f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0011a3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001e78 	.word	0x08001e78

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08001e78 	.word	0x08001e78

08000218 <hc595_send>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void hc595_send(uint8_t data){
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
//		HAL_GPIO_WritePin(DS_GPIO_Port, DS_Pin, data & (1 << 7)? GPIO_PIN_SET : GPIO_PIN_RESET);
//		HAL_GPIO_WritePin(SHCP_GPIO_Port, SHCP_Pin, GPIO_PIN_SET);
//		HAL_GPIO_WritePin(SHCP_GPIO_Port, SHCP_Pin, GPIO_PIN_RESET);
//		data <<= 1;
//	}
	HAL_SPI_Transmit(&hspi4, &data, 1, 10);
 8000222:	1df9      	adds	r1, r7, #7
 8000224:	230a      	movs	r3, #10
 8000226:	2201      	movs	r2, #1
 8000228:	4808      	ldr	r0, [pc, #32]	@ (800024c <hc595_send+0x34>)
 800022a:	f001 fb1e 	bl	800186a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(STCP_GPIO_Port, STCP_Pin, GPIO_PIN_SET);
 800022e:	2201      	movs	r2, #1
 8000230:	2102      	movs	r1, #2
 8000232:	4807      	ldr	r0, [pc, #28]	@ (8000250 <hc595_send+0x38>)
 8000234:	f000 fcac 	bl	8000b90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STCP_GPIO_Port, STCP_Pin, GPIO_PIN_RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	2102      	movs	r1, #2
 800023c:	4804      	ldr	r0, [pc, #16]	@ (8000250 <hc595_send+0x38>)
 800023e:	f000 fca7 	bl	8000b90 <HAL_GPIO_WritePin>
}
 8000242:	bf00      	nop
 8000244:	3708      	adds	r7, #8
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	20000028 	.word	0x20000028
 8000250:	48001000 	.word	0x48001000

08000254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025a:	f000 f9a0 	bl	800059e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025e:	f000 f817 	bl	8000290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000262:	f000 f893 	bl	800038c <MX_GPIO_Init>
  MX_SPI4_Init();
 8000266:	f000 f853 	bl	8000310 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  uint8_t flow = 1;
 800026a:	2301      	movs	r3, #1
 800026c:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	hc595_send(flow);
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	4618      	mov	r0, r3
 8000272:	f7ff ffd1 	bl	8000218 <hc595_send>
  	flow<<=1;
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	005b      	lsls	r3, r3, #1
 800027a:	71fb      	strb	r3, [r7, #7]
  	if(flow == 0)flow=1;
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	2b00      	cmp	r3, #0
 8000280:	d101      	bne.n	8000286 <main+0x32>
 8000282:	2301      	movs	r3, #1
 8000284:	71fb      	strb	r3, [r7, #7]
  	HAL_Delay(499);
 8000286:	f240 10f3 	movw	r0, #499	@ 0x1f3
 800028a:	f000 f9f9 	bl	8000680 <HAL_Delay>
  	hc595_send(flow);
 800028e:	e7ee      	b.n	800026e <main+0x1a>

08000290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b094      	sub	sp, #80	@ 0x50
 8000294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000296:	f107 0318 	add.w	r3, r7, #24
 800029a:	2238      	movs	r2, #56	@ 0x38
 800029c:	2100      	movs	r1, #0
 800029e:	4618      	mov	r0, r3
 80002a0:	f001 fdbe 	bl	8001e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	60da      	str	r2, [r3, #12]
 80002b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002b6:	f000 fc83 	bl	8000bc0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ba:	2302      	movs	r3, #2
 80002bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002c2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c4:	2340      	movs	r3, #64	@ 0x40
 80002c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002c8:	2300      	movs	r3, #0
 80002ca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002cc:	f107 0318 	add.w	r3, r7, #24
 80002d0:	4618      	mov	r0, r3
 80002d2:	f000 fd29 	bl	8000d28 <HAL_RCC_OscConfig>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002dc:	f000 f886 	bl	80003ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e0:	230f      	movs	r3, #15
 80002e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002e4:	2301      	movs	r3, #1
 80002e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e8:	2300      	movs	r3, #0
 80002ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f0:	2300      	movs	r3, #0
 80002f2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2100      	movs	r1, #0
 80002f8:	4618      	mov	r0, r3
 80002fa:	f001 f827 	bl	800134c <HAL_RCC_ClockConfig>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000304:	f000 f872 	bl	80003ec <Error_Handler>
  }
}
 8000308:	bf00      	nop
 800030a:	3750      	adds	r7, #80	@ 0x50
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000314:	4b1b      	ldr	r3, [pc, #108]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000316:	4a1c      	ldr	r2, [pc, #112]	@ (8000388 <MX_SPI4_Init+0x78>)
 8000318:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800031a:	4b1a      	ldr	r3, [pc, #104]	@ (8000384 <MX_SPI4_Init+0x74>)
 800031c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000320:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000322:	4b18      	ldr	r3, [pc, #96]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000324:	2200      	movs	r2, #0
 8000326:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000328:	4b16      	ldr	r3, [pc, #88]	@ (8000384 <MX_SPI4_Init+0x74>)
 800032a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800032e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000330:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000332:	2200      	movs	r2, #0
 8000334:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000336:	4b13      	ldr	r3, [pc, #76]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000338:	2200      	movs	r2, #0
 800033a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800033c:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <MX_SPI4_Init+0x74>)
 800033e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000342:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000344:	4b0f      	ldr	r3, [pc, #60]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000346:	2218      	movs	r2, #24
 8000348:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800034a:	4b0e      	ldr	r3, [pc, #56]	@ (8000384 <MX_SPI4_Init+0x74>)
 800034c:	2200      	movs	r2, #0
 800034e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000352:	2200      	movs	r2, #0
 8000354:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000356:	4b0b      	ldr	r3, [pc, #44]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000358:	2200      	movs	r2, #0
 800035a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 800035c:	4b09      	ldr	r3, [pc, #36]	@ (8000384 <MX_SPI4_Init+0x74>)
 800035e:	2207      	movs	r2, #7
 8000360:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000362:	4b08      	ldr	r3, [pc, #32]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000364:	2200      	movs	r2, #0
 8000366:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000368:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <MX_SPI4_Init+0x74>)
 800036a:	2208      	movs	r2, #8
 800036c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800036e:	4805      	ldr	r0, [pc, #20]	@ (8000384 <MX_SPI4_Init+0x74>)
 8000370:	f001 f9d0 	bl	8001714 <HAL_SPI_Init>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800037a:	f000 f837 	bl	80003ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	20000028 	.word	0x20000028
 8000388:	40013c00 	.word	0x40013c00

0800038c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	2200      	movs	r2, #0
 8000396:	601a      	str	r2, [r3, #0]
 8000398:	605a      	str	r2, [r3, #4]
 800039a:	609a      	str	r2, [r3, #8]
 800039c:	60da      	str	r2, [r3, #12]
 800039e:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003a0:	4b10      	ldr	r3, [pc, #64]	@ (80003e4 <MX_GPIO_Init+0x58>)
 80003a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003a4:	4a0f      	ldr	r2, [pc, #60]	@ (80003e4 <MX_GPIO_Init+0x58>)
 80003a6:	f043 0310 	orr.w	r3, r3, #16
 80003aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003ac:	4b0d      	ldr	r3, [pc, #52]	@ (80003e4 <MX_GPIO_Init+0x58>)
 80003ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003b0:	f003 0310 	and.w	r3, r3, #16
 80003b4:	603b      	str	r3, [r7, #0]
 80003b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, nOE_Pin|STCP_Pin, GPIO_PIN_RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2103      	movs	r1, #3
 80003bc:	480a      	ldr	r0, [pc, #40]	@ (80003e8 <MX_GPIO_Init+0x5c>)
 80003be:	f000 fbe7 	bl	8000b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : nOE_Pin STCP_Pin */
  GPIO_InitStruct.Pin = nOE_Pin|STCP_Pin;
 80003c2:	2303      	movs	r3, #3
 80003c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c6:	2301      	movs	r3, #1
 80003c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ca:	2300      	movs	r3, #0
 80003cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ce:	2300      	movs	r3, #0
 80003d0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	4619      	mov	r1, r3
 80003d6:	4804      	ldr	r0, [pc, #16]	@ (80003e8 <MX_GPIO_Init+0x5c>)
 80003d8:	f000 fa58 	bl	800088c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003dc:	bf00      	nop
 80003de:	3718      	adds	r7, #24
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	40021000 	.word	0x40021000
 80003e8:	48001000 	.word	0x48001000

080003ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f0:	b672      	cpsid	i
}
 80003f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <Error_Handler+0x8>

080003f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003fe:	4b0f      	ldr	r3, [pc, #60]	@ (800043c <HAL_MspInit+0x44>)
 8000400:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000402:	4a0e      	ldr	r2, [pc, #56]	@ (800043c <HAL_MspInit+0x44>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6613      	str	r3, [r2, #96]	@ 0x60
 800040a:	4b0c      	ldr	r3, [pc, #48]	@ (800043c <HAL_MspInit+0x44>)
 800040c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800040e:	f003 0301 	and.w	r3, r3, #1
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000416:	4b09      	ldr	r3, [pc, #36]	@ (800043c <HAL_MspInit+0x44>)
 8000418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800041a:	4a08      	ldr	r2, [pc, #32]	@ (800043c <HAL_MspInit+0x44>)
 800041c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000420:	6593      	str	r3, [r2, #88]	@ 0x58
 8000422:	4b06      	ldr	r3, [pc, #24]	@ (800043c <HAL_MspInit+0x44>)
 8000424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800042a:	603b      	str	r3, [r7, #0]
 800042c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800042e:	f000 fc6b 	bl	8000d08 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000432:	bf00      	nop
 8000434:	3708      	adds	r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40021000 	.word	0x40021000

08000440 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b08a      	sub	sp, #40	@ 0x28
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000448:	f107 0314 	add.w	r3, r7, #20
 800044c:	2200      	movs	r2, #0
 800044e:	601a      	str	r2, [r3, #0]
 8000450:	605a      	str	r2, [r3, #4]
 8000452:	609a      	str	r2, [r3, #8]
 8000454:	60da      	str	r2, [r3, #12]
 8000456:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a17      	ldr	r2, [pc, #92]	@ (80004bc <HAL_SPI_MspInit+0x7c>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d127      	bne.n	80004b2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8000462:	4b17      	ldr	r3, [pc, #92]	@ (80004c0 <HAL_SPI_MspInit+0x80>)
 8000464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000466:	4a16      	ldr	r2, [pc, #88]	@ (80004c0 <HAL_SPI_MspInit+0x80>)
 8000468:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800046c:	6613      	str	r3, [r2, #96]	@ 0x60
 800046e:	4b14      	ldr	r3, [pc, #80]	@ (80004c0 <HAL_SPI_MspInit+0x80>)
 8000470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000472:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000476:	613b      	str	r3, [r7, #16]
 8000478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800047a:	4b11      	ldr	r3, [pc, #68]	@ (80004c0 <HAL_SPI_MspInit+0x80>)
 800047c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800047e:	4a10      	ldr	r2, [pc, #64]	@ (80004c0 <HAL_SPI_MspInit+0x80>)
 8000480:	f043 0310 	orr.w	r3, r3, #16
 8000484:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000486:	4b0e      	ldr	r3, [pc, #56]	@ (80004c0 <HAL_SPI_MspInit+0x80>)
 8000488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800048a:	f003 0310 	and.w	r3, r3, #16
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000492:	2344      	movs	r3, #68	@ 0x44
 8000494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000496:	2302      	movs	r3, #2
 8000498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049a:	2300      	movs	r3, #0
 800049c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049e:	2300      	movs	r3, #0
 80004a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80004a2:	2305      	movs	r3, #5
 80004a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004a6:	f107 0314 	add.w	r3, r7, #20
 80004aa:	4619      	mov	r1, r3
 80004ac:	4805      	ldr	r0, [pc, #20]	@ (80004c4 <HAL_SPI_MspInit+0x84>)
 80004ae:	f000 f9ed 	bl	800088c <HAL_GPIO_Init>

  /* USER CODE END SPI4_MspInit 1 */

  }

}
 80004b2:	bf00      	nop
 80004b4:	3728      	adds	r7, #40	@ 0x28
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40013c00 	.word	0x40013c00
 80004c0:	40021000 	.word	0x40021000
 80004c4:	48001000 	.word	0x48001000

080004c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <NMI_Handler+0x4>

080004d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004d4:	bf00      	nop
 80004d6:	e7fd      	b.n	80004d4 <HardFault_Handler+0x4>

080004d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004dc:	bf00      	nop
 80004de:	e7fd      	b.n	80004dc <MemManage_Handler+0x4>

080004e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004e4:	bf00      	nop
 80004e6:	e7fd      	b.n	80004e4 <BusFault_Handler+0x4>

080004e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <UsageFault_Handler+0x4>

080004f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr

080004fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004fe:	b480      	push	{r7}
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000502:	bf00      	nop
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr

0800050c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000510:	bf00      	nop
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr

0800051a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800051e:	f000 f891 	bl	8000644 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800052c:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <SystemInit+0x20>)
 800052e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000532:	4a05      	ldr	r2, [pc, #20]	@ (8000548 <SystemInit+0x20>)
 8000534:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000538:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	e000ed00 	.word	0xe000ed00

0800054c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800054c:	480d      	ldr	r0, [pc, #52]	@ (8000584 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800054e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000550:	f7ff ffea 	bl	8000528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000554:	480c      	ldr	r0, [pc, #48]	@ (8000588 <LoopForever+0x6>)
  ldr r1, =_edata
 8000556:	490d      	ldr	r1, [pc, #52]	@ (800058c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000558:	4a0d      	ldr	r2, [pc, #52]	@ (8000590 <LoopForever+0xe>)
  movs r3, #0
 800055a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800055c:	e002      	b.n	8000564 <LoopCopyDataInit>

0800055e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800055e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000562:	3304      	adds	r3, #4

08000564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000568:	d3f9      	bcc.n	800055e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800056a:	4a0a      	ldr	r2, [pc, #40]	@ (8000594 <LoopForever+0x12>)
  ldr r4, =_ebss
 800056c:	4c0a      	ldr	r4, [pc, #40]	@ (8000598 <LoopForever+0x16>)
  movs r3, #0
 800056e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000570:	e001      	b.n	8000576 <LoopFillZerobss>

08000572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000574:	3204      	adds	r2, #4

08000576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000578:	d3fb      	bcc.n	8000572 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800057a:	f001 fc59 	bl	8001e30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800057e:	f7ff fe69 	bl	8000254 <main>

08000582 <LoopForever>:

LoopForever:
    b LoopForever
 8000582:	e7fe      	b.n	8000582 <LoopForever>
  ldr   r0, =_estack
 8000584:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800058c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000590:	08001ea8 	.word	0x08001ea8
  ldr r2, =_sbss
 8000594:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000598:	20000090 	.word	0x20000090

0800059c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800059c:	e7fe      	b.n	800059c <ADC1_2_IRQHandler>

0800059e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800059e:	b580      	push	{r7, lr}
 80005a0:	b082      	sub	sp, #8
 80005a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 f93d 	bl	8000828 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005ae:	200f      	movs	r0, #15
 80005b0:	f000 f80e 	bl	80005d0 <HAL_InitTick>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005ba:	2301      	movs	r3, #1
 80005bc:	71fb      	strb	r3, [r7, #7]
 80005be:	e001      	b.n	80005c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005c0:	f7ff ff1a 	bl	80003f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005c4:	79fb      	ldrb	r3, [r7, #7]

}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005d8:	2300      	movs	r3, #0
 80005da:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005dc:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <HAL_InitTick+0x68>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d022      	beq.n	800062a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005e4:	4b15      	ldr	r3, [pc, #84]	@ (800063c <HAL_InitTick+0x6c>)
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	4b13      	ldr	r3, [pc, #76]	@ (8000638 <HAL_InitTick+0x68>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80005f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 f93a 	bl	8000872 <HAL_SYSTICK_Config>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d10f      	bne.n	8000624 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b0f      	cmp	r3, #15
 8000608:	d809      	bhi.n	800061e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060a:	2200      	movs	r2, #0
 800060c:	6879      	ldr	r1, [r7, #4]
 800060e:	f04f 30ff 	mov.w	r0, #4294967295
 8000612:	f000 f914 	bl	800083e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000616:	4a0a      	ldr	r2, [pc, #40]	@ (8000640 <HAL_InitTick+0x70>)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6013      	str	r3, [r2, #0]
 800061c:	e007      	b.n	800062e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800061e:	2301      	movs	r3, #1
 8000620:	73fb      	strb	r3, [r7, #15]
 8000622:	e004      	b.n	800062e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000624:	2301      	movs	r3, #1
 8000626:	73fb      	strb	r3, [r7, #15]
 8000628:	e001      	b.n	800062e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800062a:	2301      	movs	r3, #1
 800062c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800062e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000630:	4618      	mov	r0, r3
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000008 	.word	0x20000008
 800063c:	20000000 	.word	0x20000000
 8000640:	20000004 	.word	0x20000004

08000644 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000648:	4b05      	ldr	r3, [pc, #20]	@ (8000660 <HAL_IncTick+0x1c>)
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <HAL_IncTick+0x20>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4413      	add	r3, r2
 8000652:	4a03      	ldr	r2, [pc, #12]	@ (8000660 <HAL_IncTick+0x1c>)
 8000654:	6013      	str	r3, [r2, #0]
}
 8000656:	bf00      	nop
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	2000008c 	.word	0x2000008c
 8000664:	20000008 	.word	0x20000008

08000668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  return uwTick;
 800066c:	4b03      	ldr	r3, [pc, #12]	@ (800067c <HAL_GetTick+0x14>)
 800066e:	681b      	ldr	r3, [r3, #0]
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	2000008c 	.word	0x2000008c

08000680 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000688:	f7ff ffee 	bl	8000668 <HAL_GetTick>
 800068c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000698:	d004      	beq.n	80006a4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800069a:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <HAL_Delay+0x40>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	4413      	add	r3, r2
 80006a2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006a4:	bf00      	nop
 80006a6:	f7ff ffdf 	bl	8000668 <HAL_GetTick>
 80006aa:	4602      	mov	r2, r0
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	68fa      	ldr	r2, [r7, #12]
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d8f7      	bhi.n	80006a6 <HAL_Delay+0x26>
  {
  }
}
 80006b6:	bf00      	nop
 80006b8:	bf00      	nop
 80006ba:	3710      	adds	r7, #16
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000008 	.word	0x20000008

080006c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f003 0307 	and.w	r3, r3, #7
 80006d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <__NVIC_SetPriorityGrouping+0x44>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006da:	68ba      	ldr	r2, [r7, #8]
 80006dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006e0:	4013      	ands	r3, r2
 80006e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006f6:	4a04      	ldr	r2, [pc, #16]	@ (8000708 <__NVIC_SetPriorityGrouping+0x44>)
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	60d3      	str	r3, [r2, #12]
}
 80006fc:	bf00      	nop
 80006fe:	3714      	adds	r7, #20
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000710:	4b04      	ldr	r3, [pc, #16]	@ (8000724 <__NVIC_GetPriorityGrouping+0x18>)
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	0a1b      	lsrs	r3, r3, #8
 8000716:	f003 0307 	and.w	r3, r3, #7
}
 800071a:	4618      	mov	r0, r3
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	6039      	str	r1, [r7, #0]
 8000732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000738:	2b00      	cmp	r3, #0
 800073a:	db0a      	blt.n	8000752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	b2da      	uxtb	r2, r3
 8000740:	490c      	ldr	r1, [pc, #48]	@ (8000774 <__NVIC_SetPriority+0x4c>)
 8000742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000746:	0112      	lsls	r2, r2, #4
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	440b      	add	r3, r1
 800074c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000750:	e00a      	b.n	8000768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	b2da      	uxtb	r2, r3
 8000756:	4908      	ldr	r1, [pc, #32]	@ (8000778 <__NVIC_SetPriority+0x50>)
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	f003 030f 	and.w	r3, r3, #15
 800075e:	3b04      	subs	r3, #4
 8000760:	0112      	lsls	r2, r2, #4
 8000762:	b2d2      	uxtb	r2, r2
 8000764:	440b      	add	r3, r1
 8000766:	761a      	strb	r2, [r3, #24]
}
 8000768:	bf00      	nop
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr
 8000774:	e000e100 	.word	0xe000e100
 8000778:	e000ed00 	.word	0xe000ed00

0800077c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800077c:	b480      	push	{r7}
 800077e:	b089      	sub	sp, #36	@ 0x24
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	f1c3 0307 	rsb	r3, r3, #7
 8000796:	2b04      	cmp	r3, #4
 8000798:	bf28      	it	cs
 800079a:	2304      	movcs	r3, #4
 800079c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	3304      	adds	r3, #4
 80007a2:	2b06      	cmp	r3, #6
 80007a4:	d902      	bls.n	80007ac <NVIC_EncodePriority+0x30>
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	3b03      	subs	r3, #3
 80007aa:	e000      	b.n	80007ae <NVIC_EncodePriority+0x32>
 80007ac:	2300      	movs	r3, #0
 80007ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b0:	f04f 32ff 	mov.w	r2, #4294967295
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ba:	43da      	mvns	r2, r3
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	401a      	ands	r2, r3
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007c4:	f04f 31ff 	mov.w	r1, #4294967295
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	fa01 f303 	lsl.w	r3, r1, r3
 80007ce:	43d9      	mvns	r1, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d4:	4313      	orrs	r3, r2
         );
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3724      	adds	r7, #36	@ 0x24
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
	...

080007e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3b01      	subs	r3, #1
 80007f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80007f4:	d301      	bcc.n	80007fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007f6:	2301      	movs	r3, #1
 80007f8:	e00f      	b.n	800081a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000824 <SysTick_Config+0x40>)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	3b01      	subs	r3, #1
 8000800:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000802:	210f      	movs	r1, #15
 8000804:	f04f 30ff 	mov.w	r0, #4294967295
 8000808:	f7ff ff8e 	bl	8000728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <SysTick_Config+0x40>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000812:	4b04      	ldr	r3, [pc, #16]	@ (8000824 <SysTick_Config+0x40>)
 8000814:	2207      	movs	r2, #7
 8000816:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000818:	2300      	movs	r3, #0
}
 800081a:	4618      	mov	r0, r3
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	e000e010 	.word	0xe000e010

08000828 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f7ff ff47 	bl	80006c4 <__NVIC_SetPriorityGrouping>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b086      	sub	sp, #24
 8000842:	af00      	add	r7, sp, #0
 8000844:	4603      	mov	r3, r0
 8000846:	60b9      	str	r1, [r7, #8]
 8000848:	607a      	str	r2, [r7, #4]
 800084a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800084c:	f7ff ff5e 	bl	800070c <__NVIC_GetPriorityGrouping>
 8000850:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	68b9      	ldr	r1, [r7, #8]
 8000856:	6978      	ldr	r0, [r7, #20]
 8000858:	f7ff ff90 	bl	800077c <NVIC_EncodePriority>
 800085c:	4602      	mov	r2, r0
 800085e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff5f 	bl	8000728 <__NVIC_SetPriority>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b082      	sub	sp, #8
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff ffb2 	bl	80007e4 <SysTick_Config>
 8000880:	4603      	mov	r3, r0
}
 8000882:	4618      	mov	r0, r3
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
	...

0800088c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800088c:	b480      	push	{r7}
 800088e:	b087      	sub	sp, #28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800089a:	e15a      	b.n	8000b52 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	2101      	movs	r1, #1
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	fa01 f303 	lsl.w	r3, r1, r3
 80008a8:	4013      	ands	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	f000 814c 	beq.w	8000b4c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	f003 0303 	and.w	r3, r3, #3
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d005      	beq.n	80008cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d130      	bne.n	800092e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	2203      	movs	r2, #3
 80008d8:	fa02 f303 	lsl.w	r3, r2, r3
 80008dc:	43db      	mvns	r3, r3
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	68da      	ldr	r2, [r3, #12]
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000902:	2201      	movs	r2, #1
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	4013      	ands	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	f003 0201 	and.w	r2, r3, #1
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	4313      	orrs	r3, r2
 8000926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f003 0303 	and.w	r3, r3, #3
 8000936:	2b03      	cmp	r3, #3
 8000938:	d017      	beq.n	800096a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	68db      	ldr	r3, [r3, #12]
 800093e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	2203      	movs	r2, #3
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	693a      	ldr	r2, [r7, #16]
 800094e:	4013      	ands	r3, r2
 8000950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	f003 0303 	and.w	r3, r3, #3
 8000972:	2b02      	cmp	r3, #2
 8000974:	d123      	bne.n	80009be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	08da      	lsrs	r2, r3, #3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3208      	adds	r2, #8
 800097e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000982:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	f003 0307 	and.w	r3, r3, #7
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	220f      	movs	r2, #15
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	691a      	ldr	r2, [r3, #16]
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	f003 0307 	and.w	r3, r3, #7
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	08da      	lsrs	r2, r3, #3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3208      	adds	r2, #8
 80009b8:	6939      	ldr	r1, [r7, #16]
 80009ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	2203      	movs	r2, #3
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f003 0203 	and.w	r2, r3, #3
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	f000 80a6 	beq.w	8000b4c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a00:	4b5b      	ldr	r3, [pc, #364]	@ (8000b70 <HAL_GPIO_Init+0x2e4>)
 8000a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a04:	4a5a      	ldr	r2, [pc, #360]	@ (8000b70 <HAL_GPIO_Init+0x2e4>)
 8000a06:	f043 0301 	orr.w	r3, r3, #1
 8000a0a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a0c:	4b58      	ldr	r3, [pc, #352]	@ (8000b70 <HAL_GPIO_Init+0x2e4>)
 8000a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a18:	4a56      	ldr	r2, [pc, #344]	@ (8000b74 <HAL_GPIO_Init+0x2e8>)
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	220f      	movs	r2, #15
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	43db      	mvns	r3, r3
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000a42:	d01f      	beq.n	8000a84 <HAL_GPIO_Init+0x1f8>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a4c      	ldr	r2, [pc, #304]	@ (8000b78 <HAL_GPIO_Init+0x2ec>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d019      	beq.n	8000a80 <HAL_GPIO_Init+0x1f4>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a4b      	ldr	r2, [pc, #300]	@ (8000b7c <HAL_GPIO_Init+0x2f0>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d013      	beq.n	8000a7c <HAL_GPIO_Init+0x1f0>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a4a      	ldr	r2, [pc, #296]	@ (8000b80 <HAL_GPIO_Init+0x2f4>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d00d      	beq.n	8000a78 <HAL_GPIO_Init+0x1ec>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a49      	ldr	r2, [pc, #292]	@ (8000b84 <HAL_GPIO_Init+0x2f8>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d007      	beq.n	8000a74 <HAL_GPIO_Init+0x1e8>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a48      	ldr	r2, [pc, #288]	@ (8000b88 <HAL_GPIO_Init+0x2fc>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d101      	bne.n	8000a70 <HAL_GPIO_Init+0x1e4>
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	e00a      	b.n	8000a86 <HAL_GPIO_Init+0x1fa>
 8000a70:	2306      	movs	r3, #6
 8000a72:	e008      	b.n	8000a86 <HAL_GPIO_Init+0x1fa>
 8000a74:	2304      	movs	r3, #4
 8000a76:	e006      	b.n	8000a86 <HAL_GPIO_Init+0x1fa>
 8000a78:	2303      	movs	r3, #3
 8000a7a:	e004      	b.n	8000a86 <HAL_GPIO_Init+0x1fa>
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	e002      	b.n	8000a86 <HAL_GPIO_Init+0x1fa>
 8000a80:	2301      	movs	r3, #1
 8000a82:	e000      	b.n	8000a86 <HAL_GPIO_Init+0x1fa>
 8000a84:	2300      	movs	r3, #0
 8000a86:	697a      	ldr	r2, [r7, #20]
 8000a88:	f002 0203 	and.w	r2, r2, #3
 8000a8c:	0092      	lsls	r2, r2, #2
 8000a8e:	4093      	lsls	r3, r2
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a96:	4937      	ldr	r1, [pc, #220]	@ (8000b74 <HAL_GPIO_Init+0x2e8>)
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	089b      	lsrs	r3, r3, #2
 8000a9c:	3302      	adds	r3, #2
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000aa4:	4b39      	ldr	r3, [pc, #228]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	43db      	mvns	r3, r3
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d003      	beq.n	8000ac8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ac8:	4a30      	ldr	r2, [pc, #192]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ace:	4b2f      	ldr	r3, [pc, #188]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000ad0:	68db      	ldr	r3, [r3, #12]
 8000ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	693a      	ldr	r2, [r7, #16]
 8000ada:	4013      	ands	r3, r2
 8000adc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d003      	beq.n	8000af2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000af2:	4a26      	ldr	r2, [pc, #152]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000af8:	4b24      	ldr	r3, [pc, #144]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	43db      	mvns	r3, r3
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	4013      	ands	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d003      	beq.n	8000b1c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b22:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d003      	beq.n	8000b46 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b46:	4a11      	ldr	r2, [pc, #68]	@ (8000b8c <HAL_GPIO_Init+0x300>)
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	fa22 f303 	lsr.w	r3, r2, r3
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	f47f ae9d 	bne.w	800089c <HAL_GPIO_Init+0x10>
  }
}
 8000b62:	bf00      	nop
 8000b64:	bf00      	nop
 8000b66:	371c      	adds	r7, #28
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40010000 	.word	0x40010000
 8000b78:	48000400 	.word	0x48000400
 8000b7c:	48000800 	.word	0x48000800
 8000b80:	48000c00 	.word	0x48000c00
 8000b84:	48001000 	.word	0x48001000
 8000b88:	48001400 	.word	0x48001400
 8000b8c:	40010400 	.word	0x40010400

08000b90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	807b      	strh	r3, [r7, #2]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ba0:	787b      	ldrb	r3, [r7, #1]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d003      	beq.n	8000bae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ba6:	887a      	ldrh	r2, [r7, #2]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bac:	e002      	b.n	8000bb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d141      	bne.n	8000c52 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000bce:	4b4b      	ldr	r3, [pc, #300]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000bda:	d131      	bne.n	8000c40 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000bdc:	4b47      	ldr	r3, [pc, #284]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000be2:	4a46      	ldr	r2, [pc, #280]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000be4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000be8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bec:	4b43      	ldr	r3, [pc, #268]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000bf4:	4a41      	ldr	r2, [pc, #260]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000bfc:	4b40      	ldr	r3, [pc, #256]	@ (8000d00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2232      	movs	r2, #50	@ 0x32
 8000c02:	fb02 f303 	mul.w	r3, r2, r3
 8000c06:	4a3f      	ldr	r2, [pc, #252]	@ (8000d04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000c08:	fba2 2303 	umull	r2, r3, r2, r3
 8000c0c:	0c9b      	lsrs	r3, r3, #18
 8000c0e:	3301      	adds	r3, #1
 8000c10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c12:	e002      	b.n	8000c1a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c1a:	4b38      	ldr	r3, [pc, #224]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c26:	d102      	bne.n	8000c2e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d1f2      	bne.n	8000c14 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c2e:	4b33      	ldr	r3, [pc, #204]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c3a:	d158      	bne.n	8000cee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e057      	b.n	8000cf0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c40:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c46:	4a2d      	ldr	r2, [pc, #180]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000c50:	e04d      	b.n	8000cee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c58:	d141      	bne.n	8000cde <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c5a:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000c62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c66:	d131      	bne.n	8000ccc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c68:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000c6e:	4a23      	ldr	r2, [pc, #140]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c78:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c80:	4a1e      	ldr	r2, [pc, #120]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2232      	movs	r2, #50	@ 0x32
 8000c8e:	fb02 f303 	mul.w	r3, r2, r3
 8000c92:	4a1c      	ldr	r2, [pc, #112]	@ (8000d04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000c94:	fba2 2303 	umull	r2, r3, r2, r3
 8000c98:	0c9b      	lsrs	r3, r3, #18
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c9e:	e002      	b.n	8000ca6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ca8:	695b      	ldr	r3, [r3, #20]
 8000caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cb2:	d102      	bne.n	8000cba <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d1f2      	bne.n	8000ca0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000cba:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cc6:	d112      	bne.n	8000cee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	e011      	b.n	8000cf0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000cdc:	e007      	b.n	8000cee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cde:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ce6:	4a05      	ldr	r2, [pc, #20]	@ (8000cfc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ce8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000cee:	2300      	movs	r3, #0
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	40007000 	.word	0x40007000
 8000d00:	20000000 	.word	0x20000000
 8000d04:	431bde83 	.word	0x431bde83

08000d08 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000d0c:	4b05      	ldr	r3, [pc, #20]	@ (8000d24 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	4a04      	ldr	r2, [pc, #16]	@ (8000d24 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000d12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d16:	6093      	str	r3, [r2, #8]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40007000 	.word	0x40007000

08000d28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d101      	bne.n	8000d3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e2fe      	b.n	8001338 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d075      	beq.n	8000e32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d46:	4b97      	ldr	r3, [pc, #604]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	f003 030c 	and.w	r3, r3, #12
 8000d4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d50:	4b94      	ldr	r3, [pc, #592]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	f003 0303 	and.w	r3, r3, #3
 8000d58:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	2b0c      	cmp	r3, #12
 8000d5e:	d102      	bne.n	8000d66 <HAL_RCC_OscConfig+0x3e>
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	d002      	beq.n	8000d6c <HAL_RCC_OscConfig+0x44>
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	2b08      	cmp	r3, #8
 8000d6a:	d10b      	bne.n	8000d84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d6c:	4b8d      	ldr	r3, [pc, #564]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d05b      	beq.n	8000e30 <HAL_RCC_OscConfig+0x108>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d157      	bne.n	8000e30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e2d9      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d8c:	d106      	bne.n	8000d9c <HAL_RCC_OscConfig+0x74>
 8000d8e:	4b85      	ldr	r3, [pc, #532]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a84      	ldr	r2, [pc, #528]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d98:	6013      	str	r3, [r2, #0]
 8000d9a:	e01d      	b.n	8000dd8 <HAL_RCC_OscConfig+0xb0>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000da4:	d10c      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x98>
 8000da6:	4b7f      	ldr	r3, [pc, #508]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a7e      	ldr	r2, [pc, #504]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000dac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000db0:	6013      	str	r3, [r2, #0]
 8000db2:	4b7c      	ldr	r3, [pc, #496]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a7b      	ldr	r2, [pc, #492]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dbc:	6013      	str	r3, [r2, #0]
 8000dbe:	e00b      	b.n	8000dd8 <HAL_RCC_OscConfig+0xb0>
 8000dc0:	4b78      	ldr	r3, [pc, #480]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a77      	ldr	r2, [pc, #476]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000dc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	4b75      	ldr	r3, [pc, #468]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a74      	ldr	r2, [pc, #464]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000dd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d013      	beq.n	8000e08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000de0:	f7ff fc42 	bl	8000668 <HAL_GetTick>
 8000de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000de6:	e008      	b.n	8000dfa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000de8:	f7ff fc3e 	bl	8000668 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	2b64      	cmp	r3, #100	@ 0x64
 8000df4:	d901      	bls.n	8000dfa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000df6:	2303      	movs	r3, #3
 8000df8:	e29e      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000dfa:	4b6a      	ldr	r3, [pc, #424]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d0f0      	beq.n	8000de8 <HAL_RCC_OscConfig+0xc0>
 8000e06:	e014      	b.n	8000e32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e08:	f7ff fc2e 	bl	8000668 <HAL_GetTick>
 8000e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e0e:	e008      	b.n	8000e22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e10:	f7ff fc2a 	bl	8000668 <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b64      	cmp	r3, #100	@ 0x64
 8000e1c:	d901      	bls.n	8000e22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e28a      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e22:	4b60      	ldr	r3, [pc, #384]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d1f0      	bne.n	8000e10 <HAL_RCC_OscConfig+0xe8>
 8000e2e:	e000      	b.n	8000e32 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d075      	beq.n	8000f2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e3e:	4b59      	ldr	r3, [pc, #356]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	f003 030c 	and.w	r3, r3, #12
 8000e46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e48:	4b56      	ldr	r3, [pc, #344]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	f003 0303 	and.w	r3, r3, #3
 8000e50:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	2b0c      	cmp	r3, #12
 8000e56:	d102      	bne.n	8000e5e <HAL_RCC_OscConfig+0x136>
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d002      	beq.n	8000e64 <HAL_RCC_OscConfig+0x13c>
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	2b04      	cmp	r3, #4
 8000e62:	d11f      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e64:	4b4f      	ldr	r3, [pc, #316]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d005      	beq.n	8000e7c <HAL_RCC_OscConfig+0x154>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e25d      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e7c:	4b49      	ldr	r3, [pc, #292]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	061b      	lsls	r3, r3, #24
 8000e8a:	4946      	ldr	r1, [pc, #280]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000e90:	4b45      	ldr	r3, [pc, #276]	@ (8000fa8 <HAL_RCC_OscConfig+0x280>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fb9b 	bl	80005d0 <HAL_InitTick>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d043      	beq.n	8000f28 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e249      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d023      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eac:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fbd6 	bl	8000668 <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec0:	f7ff fbd2 	bl	8000668 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e232      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ed2:	4b34      	ldr	r3, [pc, #208]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0f0      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ede:	4b31      	ldr	r3, [pc, #196]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	691b      	ldr	r3, [r3, #16]
 8000eea:	061b      	lsls	r3, r3, #24
 8000eec:	492d      	ldr	r1, [pc, #180]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	604b      	str	r3, [r1, #4]
 8000ef2:	e01a      	b.n	8000f2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000efa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f00:	f7ff fbb2 	bl	8000668 <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f06:	e008      	b.n	8000f1a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f08:	f7ff fbae 	bl	8000668 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e20e      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f1a:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d1f0      	bne.n	8000f08 <HAL_RCC_OscConfig+0x1e0>
 8000f26:	e000      	b.n	8000f2a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0308 	and.w	r3, r3, #8
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d041      	beq.n	8000fba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d01c      	beq.n	8000f78 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f3e:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000f40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f44:	4a17      	ldr	r2, [pc, #92]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4e:	f7ff fb8b 	bl	8000668 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f56:	f7ff fb87 	bl	8000668 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e1e7      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f68:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0ef      	beq.n	8000f56 <HAL_RCC_OscConfig+0x22e>
 8000f76:	e020      	b.n	8000fba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f78:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f7e:	4a09      	ldr	r2, [pc, #36]	@ (8000fa4 <HAL_RCC_OscConfig+0x27c>)
 8000f80:	f023 0301 	bic.w	r3, r3, #1
 8000f84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f88:	f7ff fb6e 	bl	8000668 <HAL_GetTick>
 8000f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f8e:	e00d      	b.n	8000fac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f90:	f7ff fb6a 	bl	8000668 <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d906      	bls.n	8000fac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e1ca      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
 8000fa2:	bf00      	nop
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fac:	4b8c      	ldr	r3, [pc, #560]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8000fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d1ea      	bne.n	8000f90 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	f000 80a6 	beq.w	8001114 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000fcc:	4b84      	ldr	r3, [pc, #528]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8000fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d101      	bne.n	8000fdc <HAL_RCC_OscConfig+0x2b4>
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e000      	b.n	8000fde <HAL_RCC_OscConfig+0x2b6>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d00d      	beq.n	8000ffe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8000fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8000fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fee:	4b7c      	ldr	r3, [pc, #496]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8000ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ffe:	4b79      	ldr	r3, [pc, #484]	@ (80011e4 <HAL_RCC_OscConfig+0x4bc>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001006:	2b00      	cmp	r3, #0
 8001008:	d118      	bne.n	800103c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800100a:	4b76      	ldr	r3, [pc, #472]	@ (80011e4 <HAL_RCC_OscConfig+0x4bc>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a75      	ldr	r2, [pc, #468]	@ (80011e4 <HAL_RCC_OscConfig+0x4bc>)
 8001010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001016:	f7ff fb27 	bl	8000668 <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800101e:	f7ff fb23 	bl	8000668 <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e183      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001030:	4b6c      	ldr	r3, [pc, #432]	@ (80011e4 <HAL_RCC_OscConfig+0x4bc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d108      	bne.n	8001056 <HAL_RCC_OscConfig+0x32e>
 8001044:	4b66      	ldr	r3, [pc, #408]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800104a:	4a65      	ldr	r2, [pc, #404]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001054:	e024      	b.n	80010a0 <HAL_RCC_OscConfig+0x378>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	2b05      	cmp	r3, #5
 800105c:	d110      	bne.n	8001080 <HAL_RCC_OscConfig+0x358>
 800105e:	4b60      	ldr	r3, [pc, #384]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001064:	4a5e      	ldr	r2, [pc, #376]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001066:	f043 0304 	orr.w	r3, r3, #4
 800106a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800106e:	4b5c      	ldr	r3, [pc, #368]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001074:	4a5a      	ldr	r2, [pc, #360]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800107e:	e00f      	b.n	80010a0 <HAL_RCC_OscConfig+0x378>
 8001080:	4b57      	ldr	r3, [pc, #348]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001086:	4a56      	ldr	r2, [pc, #344]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001088:	f023 0301 	bic.w	r3, r3, #1
 800108c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001090:	4b53      	ldr	r3, [pc, #332]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001096:	4a52      	ldr	r2, [pc, #328]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001098:	f023 0304 	bic.w	r3, r3, #4
 800109c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d016      	beq.n	80010d6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010a8:	f7ff fade 	bl	8000668 <HAL_GetTick>
 80010ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010ae:	e00a      	b.n	80010c6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b0:	f7ff fada 	bl	8000668 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010be:	4293      	cmp	r3, r2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e138      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010c6:	4b46      	ldr	r3, [pc, #280]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 80010c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d0ed      	beq.n	80010b0 <HAL_RCC_OscConfig+0x388>
 80010d4:	e015      	b.n	8001102 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010d6:	f7ff fac7 	bl	8000668 <HAL_GetTick>
 80010da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010dc:	e00a      	b.n	80010f4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010de:	f7ff fac3 	bl	8000668 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e121      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010f4:	4b3a      	ldr	r3, [pc, #232]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 80010f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d1ed      	bne.n	80010de <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001102:	7ffb      	ldrb	r3, [r7, #31]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d105      	bne.n	8001114 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001108:	4b35      	ldr	r3, [pc, #212]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 800110a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110c:	4a34      	ldr	r2, [pc, #208]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 800110e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001112:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0320 	and.w	r3, r3, #32
 800111c:	2b00      	cmp	r3, #0
 800111e:	d03c      	beq.n	800119a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d01c      	beq.n	8001162 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001128:	4b2d      	ldr	r3, [pc, #180]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 800112a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800112e:	4a2c      	ldr	r2, [pc, #176]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001138:	f7ff fa96 	bl	8000668 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001140:	f7ff fa92 	bl	8000668 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b02      	cmp	r3, #2
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e0f2      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001152:	4b23      	ldr	r3, [pc, #140]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001154:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0ef      	beq.n	8001140 <HAL_RCC_OscConfig+0x418>
 8001160:	e01b      	b.n	800119a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001162:	4b1f      	ldr	r3, [pc, #124]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 8001164:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001168:	4a1d      	ldr	r2, [pc, #116]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 800116a:	f023 0301 	bic.w	r3, r3, #1
 800116e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001172:	f7ff fa79 	bl	8000668 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001178:	e008      	b.n	800118c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800117a:	f7ff fa75 	bl	8000668 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e0d5      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800118c:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 800118e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1ef      	bne.n	800117a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f000 80c9 	beq.w	8001336 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011a4:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 030c 	and.w	r3, r3, #12
 80011ac:	2b0c      	cmp	r3, #12
 80011ae:	f000 8083 	beq.w	80012b8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d15e      	bne.n	8001278 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a08      	ldr	r2, [pc, #32]	@ (80011e0 <HAL_RCC_OscConfig+0x4b8>)
 80011c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80011c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c6:	f7ff fa4f 	bl	8000668 <HAL_GetTick>
 80011ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011cc:	e00c      	b.n	80011e8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011ce:	f7ff fa4b 	bl	8000668 <HAL_GetTick>
 80011d2:	4602      	mov	r2, r0
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d905      	bls.n	80011e8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e0ab      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011e8:	4b55      	ldr	r3, [pc, #340]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1ec      	bne.n	80011ce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011f4:	4b52      	ldr	r3, [pc, #328]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 80011f6:	68da      	ldr	r2, [r3, #12]
 80011f8:	4b52      	ldr	r3, [pc, #328]	@ (8001344 <HAL_RCC_OscConfig+0x61c>)
 80011fa:	4013      	ands	r3, r2
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	6a11      	ldr	r1, [r2, #32]
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001204:	3a01      	subs	r2, #1
 8001206:	0112      	lsls	r2, r2, #4
 8001208:	4311      	orrs	r1, r2
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800120e:	0212      	lsls	r2, r2, #8
 8001210:	4311      	orrs	r1, r2
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001216:	0852      	lsrs	r2, r2, #1
 8001218:	3a01      	subs	r2, #1
 800121a:	0552      	lsls	r2, r2, #21
 800121c:	4311      	orrs	r1, r2
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001222:	0852      	lsrs	r2, r2, #1
 8001224:	3a01      	subs	r2, #1
 8001226:	0652      	lsls	r2, r2, #25
 8001228:	4311      	orrs	r1, r2
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800122e:	06d2      	lsls	r2, r2, #27
 8001230:	430a      	orrs	r2, r1
 8001232:	4943      	ldr	r1, [pc, #268]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 8001234:	4313      	orrs	r3, r2
 8001236:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001238:	4b41      	ldr	r3, [pc, #260]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a40      	ldr	r2, [pc, #256]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 800123e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001242:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001244:	4b3e      	ldr	r3, [pc, #248]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	4a3d      	ldr	r2, [pc, #244]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 800124a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800124e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff fa0a 	bl	8000668 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001258:	f7ff fa06 	bl	8000668 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e066      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800126a:	4b35      	ldr	r3, [pc, #212]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0f0      	beq.n	8001258 <HAL_RCC_OscConfig+0x530>
 8001276:	e05e      	b.n	8001336 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001278:	4b31      	ldr	r3, [pc, #196]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a30      	ldr	r2, [pc, #192]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 800127e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001284:	f7ff f9f0 	bl	8000668 <HAL_GetTick>
 8001288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800128c:	f7ff f9ec 	bl	8000668 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e04c      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800129e:	4b28      	ldr	r3, [pc, #160]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f0      	bne.n	800128c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80012aa:	4b25      	ldr	r3, [pc, #148]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	4924      	ldr	r1, [pc, #144]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 80012b0:	4b25      	ldr	r3, [pc, #148]	@ (8001348 <HAL_RCC_OscConfig+0x620>)
 80012b2:	4013      	ands	r3, r2
 80012b4:	60cb      	str	r3, [r1, #12]
 80012b6:	e03e      	b.n	8001336 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	69db      	ldr	r3, [r3, #28]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e039      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80012c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001340 <HAL_RCC_OscConfig+0x618>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f003 0203 	and.w	r2, r3, #3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d12c      	bne.n	8001332 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e2:	3b01      	subs	r3, #1
 80012e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d123      	bne.n	8001332 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d11b      	bne.n	8001332 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001304:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001306:	429a      	cmp	r2, r3
 8001308:	d113      	bne.n	8001332 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001314:	085b      	lsrs	r3, r3, #1
 8001316:	3b01      	subs	r3, #1
 8001318:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800131a:	429a      	cmp	r2, r3
 800131c:	d109      	bne.n	8001332 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001328:	085b      	lsrs	r3, r3, #1
 800132a:	3b01      	subs	r3, #1
 800132c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800132e:	429a      	cmp	r2, r3
 8001330:	d001      	beq.n	8001336 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e000      	b.n	8001338 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3720      	adds	r7, #32
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40021000 	.word	0x40021000
 8001344:	019f800c 	.word	0x019f800c
 8001348:	feeefffc 	.word	0xfeeefffc

0800134c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e11e      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001364:	4b91      	ldr	r3, [pc, #580]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 030f 	and.w	r3, r3, #15
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	429a      	cmp	r2, r3
 8001370:	d910      	bls.n	8001394 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001372:	4b8e      	ldr	r3, [pc, #568]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f023 020f 	bic.w	r2, r3, #15
 800137a:	498c      	ldr	r1, [pc, #560]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	4313      	orrs	r3, r2
 8001380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001382:	4b8a      	ldr	r3, [pc, #552]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	429a      	cmp	r2, r3
 800138e:	d001      	beq.n	8001394 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e106      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	2b00      	cmp	r3, #0
 800139e:	d073      	beq.n	8001488 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b03      	cmp	r3, #3
 80013a6:	d129      	bne.n	80013fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013a8:	4b81      	ldr	r3, [pc, #516]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d101      	bne.n	80013b8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e0f4      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80013b8:	f000 f966 	bl	8001688 <RCC_GetSysClockFreqFromPLLSource>
 80013bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	4a7c      	ldr	r2, [pc, #496]	@ (80015b4 <HAL_RCC_ClockConfig+0x268>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d93f      	bls.n	8001446 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80013c6:	4b7a      	ldr	r3, [pc, #488]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d009      	beq.n	80013e6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d033      	beq.n	8001446 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d12f      	bne.n	8001446 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80013e6:	4b72      	ldr	r3, [pc, #456]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80013ee:	4a70      	ldr	r2, [pc, #448]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80013f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80013f6:	2380      	movs	r3, #128	@ 0x80
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	e024      	b.n	8001446 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b02      	cmp	r3, #2
 8001402:	d107      	bne.n	8001414 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001404:	4b6a      	ldr	r3, [pc, #424]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d109      	bne.n	8001424 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0c6      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001414:	4b66      	ldr	r3, [pc, #408]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e0be      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001424:	f000 f8ce 	bl	80015c4 <HAL_RCC_GetSysClockFreq>
 8001428:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4a61      	ldr	r2, [pc, #388]	@ (80015b4 <HAL_RCC_ClockConfig+0x268>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d909      	bls.n	8001446 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001432:	4b5f      	ldr	r3, [pc, #380]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800143a:	4a5d      	ldr	r2, [pc, #372]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 800143c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001440:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001446:	4b5a      	ldr	r3, [pc, #360]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f023 0203 	bic.w	r2, r3, #3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	4957      	ldr	r1, [pc, #348]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001454:	4313      	orrs	r3, r2
 8001456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001458:	f7ff f906 	bl	8000668 <HAL_GetTick>
 800145c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800145e:	e00a      	b.n	8001476 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001460:	f7ff f902 	bl	8000668 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800146e:	4293      	cmp	r3, r2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e095      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001476:	4b4e      	ldr	r3, [pc, #312]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f003 020c 	and.w	r2, r3, #12
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	429a      	cmp	r2, r3
 8001486:	d1eb      	bne.n	8001460 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d023      	beq.n	80014dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	2b00      	cmp	r3, #0
 800149e:	d005      	beq.n	80014ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014a0:	4b43      	ldr	r3, [pc, #268]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	4a42      	ldr	r2, [pc, #264]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80014aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0308 	and.w	r3, r3, #8
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d007      	beq.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80014b8:	4b3d      	ldr	r3, [pc, #244]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80014c0:	4a3b      	ldr	r2, [pc, #236]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80014c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014c8:	4b39      	ldr	r3, [pc, #228]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	4936      	ldr	r1, [pc, #216]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	608b      	str	r3, [r1, #8]
 80014da:	e008      	b.n	80014ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	2b80      	cmp	r3, #128	@ 0x80
 80014e0:	d105      	bne.n	80014ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80014e2:	4b33      	ldr	r3, [pc, #204]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	4a32      	ldr	r2, [pc, #200]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 80014e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014ee:	4b2f      	ldr	r3, [pc, #188]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 030f 	and.w	r3, r3, #15
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d21d      	bcs.n	8001538 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014fc:	4b2b      	ldr	r3, [pc, #172]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f023 020f 	bic.w	r2, r3, #15
 8001504:	4929      	ldr	r1, [pc, #164]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	4313      	orrs	r3, r2
 800150a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800150c:	f7ff f8ac 	bl	8000668 <HAL_GetTick>
 8001510:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001512:	e00a      	b.n	800152a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001514:	f7ff f8a8 	bl	8000668 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001522:	4293      	cmp	r3, r2
 8001524:	d901      	bls.n	800152a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e03b      	b.n	80015a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_RCC_ClockConfig+0x260>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	429a      	cmp	r2, r3
 8001536:	d1ed      	bne.n	8001514 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	2b00      	cmp	r3, #0
 8001542:	d008      	beq.n	8001556 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001544:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	4917      	ldr	r1, [pc, #92]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001552:	4313      	orrs	r3, r2
 8001554:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0308 	and.w	r3, r3, #8
 800155e:	2b00      	cmp	r3, #0
 8001560:	d009      	beq.n	8001576 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	490f      	ldr	r1, [pc, #60]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 8001572:	4313      	orrs	r3, r2
 8001574:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001576:	f000 f825 	bl	80015c4 <HAL_RCC_GetSysClockFreq>
 800157a:	4602      	mov	r2, r0
 800157c:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <HAL_RCC_ClockConfig+0x264>)
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	091b      	lsrs	r3, r3, #4
 8001582:	f003 030f 	and.w	r3, r3, #15
 8001586:	490c      	ldr	r1, [pc, #48]	@ (80015b8 <HAL_RCC_ClockConfig+0x26c>)
 8001588:	5ccb      	ldrb	r3, [r1, r3]
 800158a:	f003 031f 	and.w	r3, r3, #31
 800158e:	fa22 f303 	lsr.w	r3, r2, r3
 8001592:	4a0a      	ldr	r2, [pc, #40]	@ (80015bc <HAL_RCC_ClockConfig+0x270>)
 8001594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_RCC_ClockConfig+0x274>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff f818 	bl	80005d0 <HAL_InitTick>
 80015a0:	4603      	mov	r3, r0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40022000 	.word	0x40022000
 80015b0:	40021000 	.word	0x40021000
 80015b4:	04c4b400 	.word	0x04c4b400
 80015b8:	08001e90 	.word	0x08001e90
 80015bc:	20000000 	.word	0x20000000
 80015c0:	20000004 	.word	0x20000004

080015c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80015ca:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	d102      	bne.n	80015dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80015d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001680 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	e047      	b.n	800166c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80015dc:	4b27      	ldr	r3, [pc, #156]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 030c 	and.w	r3, r3, #12
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d102      	bne.n	80015ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80015e8:	4b26      	ldr	r3, [pc, #152]	@ (8001684 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	e03e      	b.n	800166c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80015ee:	4b23      	ldr	r3, [pc, #140]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f003 030c 	and.w	r3, r3, #12
 80015f6:	2b0c      	cmp	r3, #12
 80015f8:	d136      	bne.n	8001668 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80015fa:	4b20      	ldr	r3, [pc, #128]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	f003 0303 	and.w	r3, r3, #3
 8001602:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001604:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	091b      	lsrs	r3, r3, #4
 800160a:	f003 030f 	and.w	r3, r3, #15
 800160e:	3301      	adds	r3, #1
 8001610:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2b03      	cmp	r3, #3
 8001616:	d10c      	bne.n	8001632 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001618:	4a1a      	ldr	r2, [pc, #104]	@ (8001684 <HAL_RCC_GetSysClockFreq+0xc0>)
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001620:	4a16      	ldr	r2, [pc, #88]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001622:	68d2      	ldr	r2, [r2, #12]
 8001624:	0a12      	lsrs	r2, r2, #8
 8001626:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	617b      	str	r3, [r7, #20]
      break;
 8001630:	e00c      	b.n	800164c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001632:	4a13      	ldr	r2, [pc, #76]	@ (8001680 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	fbb2 f3f3 	udiv	r3, r2, r3
 800163a:	4a10      	ldr	r2, [pc, #64]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 800163c:	68d2      	ldr	r2, [r2, #12]
 800163e:	0a12      	lsrs	r2, r2, #8
 8001640:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001644:	fb02 f303 	mul.w	r3, r2, r3
 8001648:	617b      	str	r3, [r7, #20]
      break;
 800164a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800164c:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <HAL_RCC_GetSysClockFreq+0xb8>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	0e5b      	lsrs	r3, r3, #25
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	3301      	adds	r3, #1
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	fbb2 f3f3 	udiv	r3, r2, r3
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	e001      	b.n	800166c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800166c:	693b      	ldr	r3, [r7, #16]
}
 800166e:	4618      	mov	r0, r3
 8001670:	371c      	adds	r7, #28
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000
 8001680:	00f42400 	.word	0x00f42400
 8001684:	007a1200 	.word	0x007a1200

08001688 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001688:	b480      	push	{r7}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f003 0303 	and.w	r3, r3, #3
 8001696:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001698:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	091b      	lsrs	r3, r3, #4
 800169e:	f003 030f 	and.w	r3, r3, #15
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d10c      	bne.n	80016c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016ac:	4a17      	ldr	r2, [pc, #92]	@ (800170c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b4:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80016b6:	68d2      	ldr	r2, [r2, #12]
 80016b8:	0a12      	lsrs	r2, r2, #8
 80016ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80016be:	fb02 f303 	mul.w	r3, r2, r3
 80016c2:	617b      	str	r3, [r7, #20]
    break;
 80016c4:	e00c      	b.n	80016e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016c6:	4a12      	ldr	r2, [pc, #72]	@ (8001710 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80016d0:	68d2      	ldr	r2, [r2, #12]
 80016d2:	0a12      	lsrs	r2, r2, #8
 80016d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80016d8:	fb02 f303 	mul.w	r3, r2, r3
 80016dc:	617b      	str	r3, [r7, #20]
    break;
 80016de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016e0:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	0e5b      	lsrs	r3, r3, #25
 80016e6:	f003 0303 	and.w	r3, r3, #3
 80016ea:	3301      	adds	r3, #1
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80016f0:	697a      	ldr	r2, [r7, #20]
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80016fa:	687b      	ldr	r3, [r7, #4]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	371c      	adds	r7, #28
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	40021000 	.word	0x40021000
 800170c:	007a1200 	.word	0x007a1200
 8001710:	00f42400 	.word	0x00f42400

08001714 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d101      	bne.n	8001726 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e09d      	b.n	8001862 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172a:	2b00      	cmp	r3, #0
 800172c:	d108      	bne.n	8001740 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001736:	d009      	beq.n	800174c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
 800173e:	e005      	b.n	800174c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2200      	movs	r2, #0
 800174a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d106      	bne.n	800176c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7fe fe6a 	bl	8000440 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001782:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800178c:	d902      	bls.n	8001794 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	e002      	b.n	800179a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001794:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001798:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80017a2:	d007      	beq.n	80017b4 <HAL_SPI_Init+0xa0>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80017ac:	d002      	beq.n	80017b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80017c4:	431a      	orrs	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	431a      	orrs	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	431a      	orrs	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a1b      	ldr	r3, [r3, #32]
 80017f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f6:	ea42 0103 	orr.w	r1, r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	430a      	orrs	r2, r1
 8001808:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	0c1b      	lsrs	r3, r3, #16
 8001810:	f003 0204 	and.w	r2, r3, #4
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001818:	f003 0310 	and.w	r3, r3, #16
 800181c:	431a      	orrs	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001830:	ea42 0103 	orr.w	r1, r2, r3
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	69da      	ldr	r2, [r3, #28]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001850:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2201      	movs	r2, #1
 800185c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b088      	sub	sp, #32
 800186e:	af00      	add	r7, sp, #0
 8001870:	60f8      	str	r0, [r7, #12]
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	4613      	mov	r3, r2
 8001878:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800187a:	f7fe fef5 	bl	8000668 <HAL_GetTick>
 800187e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001880:	88fb      	ldrh	r3, [r7, #6]
 8001882:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2b01      	cmp	r3, #1
 800188e:	d001      	beq.n	8001894 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001890:	2302      	movs	r3, #2
 8001892:	e15c      	b.n	8001b4e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d002      	beq.n	80018a0 <HAL_SPI_Transmit+0x36>
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e154      	b.n	8001b4e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d101      	bne.n	80018b2 <HAL_SPI_Transmit+0x48>
 80018ae:	2302      	movs	r3, #2
 80018b0:	e14d      	b.n	8001b4e <HAL_SPI_Transmit+0x2e4>
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2203      	movs	r2, #3
 80018be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2200      	movs	r2, #0
 80018c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	88fa      	ldrh	r2, [r7, #6]
 80018d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	88fa      	ldrh	r2, [r7, #6]
 80018d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2200      	movs	r2, #0
 80018de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2200      	movs	r2, #0
 80018f4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2200      	movs	r2, #0
 80018fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001904:	d10f      	bne.n	8001926 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001914:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001924:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001930:	2b40      	cmp	r3, #64	@ 0x40
 8001932:	d007      	beq.n	8001944 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001942:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800194c:	d952      	bls.n	80019f4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d002      	beq.n	800195c <HAL_SPI_Transmit+0xf2>
 8001956:	8b7b      	ldrh	r3, [r7, #26]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d145      	bne.n	80019e8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001960:	881a      	ldrh	r2, [r3, #0]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800196c:	1c9a      	adds	r2, r3, #2
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001976:	b29b      	uxth	r3, r3
 8001978:	3b01      	subs	r3, #1
 800197a:	b29a      	uxth	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001980:	e032      	b.n	80019e8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b02      	cmp	r3, #2
 800198e:	d112      	bne.n	80019b6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001994:	881a      	ldrh	r2, [r3, #0]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019a0:	1c9a      	adds	r2, r3, #2
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80019b4:	e018      	b.n	80019e8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019b6:	f7fe fe57 	bl	8000668 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d803      	bhi.n	80019ce <HAL_SPI_Transmit+0x164>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019cc:	d102      	bne.n	80019d4 <HAL_SPI_Transmit+0x16a>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d109      	bne.n	80019e8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e0b2      	b.n	8001b4e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1c7      	bne.n	8001982 <HAL_SPI_Transmit+0x118>
 80019f2:	e083      	b.n	8001afc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <HAL_SPI_Transmit+0x198>
 80019fc:	8b7b      	ldrh	r3, [r7, #26]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d177      	bne.n	8001af2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d912      	bls.n	8001a32 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a10:	881a      	ldrh	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a1c:	1c9a      	adds	r2, r3, #2
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3b02      	subs	r3, #2
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001a30:	e05f      	b.n	8001af2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	330c      	adds	r3, #12
 8001a3c:	7812      	ldrb	r2, [r2, #0]
 8001a3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	3b01      	subs	r3, #1
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001a58:	e04b      	b.n	8001af2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d12b      	bne.n	8001ac0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d912      	bls.n	8001a98 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a76:	881a      	ldrh	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a82:	1c9a      	adds	r2, r3, #2
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3b02      	subs	r3, #2
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001a96:	e02c      	b.n	8001af2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	7812      	ldrb	r2, [r2, #0]
 8001aa4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001abe:	e018      	b.n	8001af2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ac0:	f7fe fdd2 	bl	8000668 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d803      	bhi.n	8001ad8 <HAL_SPI_Transmit+0x26e>
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad6:	d102      	bne.n	8001ade <HAL_SPI_Transmit+0x274>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d109      	bne.n	8001af2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e02d      	b.n	8001b4e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1ae      	bne.n	8001a5a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001afc:	69fa      	ldr	r2, [r7, #28]
 8001afe:	6839      	ldr	r1, [r7, #0]
 8001b00:	68f8      	ldr	r0, [r7, #12]
 8001b02:	f000 f947 	bl	8001d94 <SPI_EndRxTxTransaction>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d002      	beq.n	8001b12 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10a      	bne.n	8001b30 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	617b      	str	r3, [r7, #20]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e000      	b.n	8001b4e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
  }
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3720      	adds	r7, #32
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	4613      	mov	r3, r2
 8001b66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001b68:	f7fe fd7e 	bl	8000668 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b70:	1a9b      	subs	r3, r3, r2
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	4413      	add	r3, r2
 8001b76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001b78:	f7fe fd76 	bl	8000668 <HAL_GetTick>
 8001b7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001b7e:	4b39      	ldr	r3, [pc, #228]	@ (8001c64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	015b      	lsls	r3, r3, #5
 8001b84:	0d1b      	lsrs	r3, r3, #20
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	fb02 f303 	mul.w	r3, r2, r3
 8001b8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b8e:	e054      	b.n	8001c3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b96:	d050      	beq.n	8001c3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001b98:	f7fe fd66 	bl	8000668 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d902      	bls.n	8001bae <SPI_WaitFlagStateUntilTimeout+0x56>
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d13d      	bne.n	8001c2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001bbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001bc6:	d111      	bne.n	8001bec <SPI_WaitFlagStateUntilTimeout+0x94>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bd0:	d004      	beq.n	8001bdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bda:	d107      	bne.n	8001bec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001bea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bf4:	d10f      	bne.n	8001c16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e017      	b.n	8001c5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	4013      	ands	r3, r2
 8001c44:	68ba      	ldr	r2, [r7, #8]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	bf0c      	ite	eq
 8001c4a:	2301      	moveq	r3, #1
 8001c4c:	2300      	movne	r3, #0
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	461a      	mov	r2, r3
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d19b      	bne.n	8001b90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3720      	adds	r7, #32
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000000 	.word	0x20000000

08001c68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	@ 0x28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
 8001c74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001c7a:	f7fe fcf5 	bl	8000668 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c82:	1a9b      	subs	r3, r3, r2
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001c8a:	f7fe fced 	bl	8000668 <HAL_GetTick>
 8001c8e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	330c      	adds	r3, #12
 8001c96:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001c98:	4b3d      	ldr	r3, [pc, #244]	@ (8001d90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	00da      	lsls	r2, r3, #3
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	0d1b      	lsrs	r3, r3, #20
 8001ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001caa:	fb02 f303 	mul.w	r3, r2, r3
 8001cae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001cb0:	e060      	b.n	8001d74 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8001cb8:	d107      	bne.n	8001cca <SPI_WaitFifoStateUntilTimeout+0x62>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d104      	bne.n	8001cca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001cc8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd0:	d050      	beq.n	8001d74 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001cd2:	f7fe fcc9 	bl	8000668 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d902      	bls.n	8001ce8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d13d      	bne.n	8001d64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001cf6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d00:	d111      	bne.n	8001d26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d0a:	d004      	beq.n	8001d16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d14:	d107      	bne.n	8001d26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d2e:	d10f      	bne.n	8001d50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e010      	b.n	8001d86 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	689a      	ldr	r2, [r3, #8]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d196      	bne.n	8001cb2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3728      	adds	r7, #40	@ 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000000 	.word	0x20000000

08001d94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af02      	add	r7, sp, #8
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f7ff ff5b 	bl	8001c68 <SPI_WaitFifoStateUntilTimeout>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d007      	beq.n	8001dc8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e027      	b.n	8001e18 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2180      	movs	r1, #128	@ 0x80
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f7ff fec0 	bl	8001b58 <SPI_WaitFlagStateUntilTimeout>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d007      	beq.n	8001dee <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de2:	f043 0220 	orr.w	r2, r3, #32
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e014      	b.n	8001e18 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001dfa:	68f8      	ldr	r0, [r7, #12]
 8001dfc:	f7ff ff34 	bl	8001c68 <SPI_WaitFifoStateUntilTimeout>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d007      	beq.n	8001e16 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0a:	f043 0220 	orr.w	r2, r3, #32
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e000      	b.n	8001e18 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <memset>:
 8001e20:	4402      	add	r2, r0
 8001e22:	4603      	mov	r3, r0
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d100      	bne.n	8001e2a <memset+0xa>
 8001e28:	4770      	bx	lr
 8001e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e2e:	e7f9      	b.n	8001e24 <memset+0x4>

08001e30 <__libc_init_array>:
 8001e30:	b570      	push	{r4, r5, r6, lr}
 8001e32:	4d0d      	ldr	r5, [pc, #52]	@ (8001e68 <__libc_init_array+0x38>)
 8001e34:	4c0d      	ldr	r4, [pc, #52]	@ (8001e6c <__libc_init_array+0x3c>)
 8001e36:	1b64      	subs	r4, r4, r5
 8001e38:	10a4      	asrs	r4, r4, #2
 8001e3a:	2600      	movs	r6, #0
 8001e3c:	42a6      	cmp	r6, r4
 8001e3e:	d109      	bne.n	8001e54 <__libc_init_array+0x24>
 8001e40:	4d0b      	ldr	r5, [pc, #44]	@ (8001e70 <__libc_init_array+0x40>)
 8001e42:	4c0c      	ldr	r4, [pc, #48]	@ (8001e74 <__libc_init_array+0x44>)
 8001e44:	f000 f818 	bl	8001e78 <_init>
 8001e48:	1b64      	subs	r4, r4, r5
 8001e4a:	10a4      	asrs	r4, r4, #2
 8001e4c:	2600      	movs	r6, #0
 8001e4e:	42a6      	cmp	r6, r4
 8001e50:	d105      	bne.n	8001e5e <__libc_init_array+0x2e>
 8001e52:	bd70      	pop	{r4, r5, r6, pc}
 8001e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e58:	4798      	blx	r3
 8001e5a:	3601      	adds	r6, #1
 8001e5c:	e7ee      	b.n	8001e3c <__libc_init_array+0xc>
 8001e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e62:	4798      	blx	r3
 8001e64:	3601      	adds	r6, #1
 8001e66:	e7f2      	b.n	8001e4e <__libc_init_array+0x1e>
 8001e68:	08001ea0 	.word	0x08001ea0
 8001e6c:	08001ea0 	.word	0x08001ea0
 8001e70:	08001ea0 	.word	0x08001ea0
 8001e74:	08001ea4 	.word	0x08001ea4

08001e78 <_init>:
 8001e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e7a:	bf00      	nop
 8001e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e7e:	bc08      	pop	{r3}
 8001e80:	469e      	mov	lr, r3
 8001e82:	4770      	bx	lr

08001e84 <_fini>:
 8001e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e86:	bf00      	nop
 8001e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e8a:	bc08      	pop	{r3}
 8001e8c:	469e      	mov	lr, r3
 8001e8e:	4770      	bx	lr
