<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file adder4bit00_adder4bit00.ncd.
Design name: topadder4bit00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Aug 27 00:29:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o adder4bit00_adder4bit00.twr -gui -msgset C:/Users/sony/Desktop/Trabajos/projectArqui3cm2/adder4bit00/promote.xml adder4bit00_adder4bit00.ncd adder4bit00_adder4bit00.prf 
Design file:     adder4bit00_adder4bit00.ncd
Preference file: adder4bit00_adder4bit00.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            77 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            19 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            77 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:   15.723ns delay Ai[0] to So[0]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         10.PAD to       10.PADDI Ai[0]
ROUTE         2     2.586       10.PADDI to      R15C2C.A1 Ai_c[0]
CTOF_DEL    ---     0.452      R15C2C.A1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     1.283      R14C2B.F0 to      R15C2A.B0 LED_c
CTOF_DEL    ---     0.452      R15C2A.B0 to      R15C2A.F0 SLICE_4
ROUTE         1     3.320      R15C2A.F0 to       54.PADDO So_c[0]
DOPAD_DEL   ---     3.448       54.PADDO to         54.PAD So[0]
                  --------
                   15.723   (45.0% logic, 55.0% route), 7 logic levels.

Report:   15.721ns delay Ai[0] to So[1]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         10.PAD to       10.PADDI Ai[0]
ROUTE         2     2.586       10.PADDI to      R15C2C.A1 Ai_c[0]
CTOF_DEL    ---     0.452      R15C2C.A1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     1.252      R14C2B.F0 to      R15C2B.A0 LED_c
CTOF_DEL    ---     0.452      R15C2B.A0 to      R15C2B.F0 SLICE_3
ROUTE         1     3.349      R15C2B.F0 to       56.PADDO So_c[1]
DOPAD_DEL   ---     3.448       56.PADDO to         56.PAD So[1]
                  --------
                   15.721   (45.0% logic, 55.0% route), 7 logic levels.

Report:   15.629ns delay SL to So[0]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI SL
ROUTE         7     2.492        1.PADDI to      R15C2C.D1 SL_c
CTOF_DEL    ---     0.452      R15C2C.D1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     1.283      R14C2B.F0 to      R15C2A.B0 LED_c
CTOF_DEL    ---     0.452      R15C2A.B0 to      R15C2A.F0 SLICE_4
ROUTE         1     3.320      R15C2A.F0 to       54.PADDO So_c[0]
DOPAD_DEL   ---     3.448       54.PADDO to         54.PAD So[0]
                  --------
                   15.629   (45.3% logic, 54.7% route), 7 logic levels.

Report:   15.627ns delay SL to So[1]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI SL
ROUTE         7     2.492        1.PADDI to      R15C2C.D1 SL_c
CTOF_DEL    ---     0.452      R15C2C.D1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     1.252      R14C2B.F0 to      R15C2B.A0 LED_c
CTOF_DEL    ---     0.452      R15C2B.A0 to      R15C2B.F0 SLICE_3
ROUTE         1     3.349      R15C2B.F0 to       56.PADDO So_c[1]
DOPAD_DEL   ---     3.448       56.PADDO to         56.PAD So[1]
                  --------
                   15.627   (45.3% logic, 54.7% route), 7 logic levels.

Report:   15.298ns delay Ai[0] to So[3]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         10.PAD to       10.PADDI Ai[0]
ROUTE         2     2.586       10.PADDI to      R15C2C.A1 Ai_c[0]
CTOF_DEL    ---     0.452      R15C2C.A1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     1.231      R14C2B.F1 to      R15C2A.A1 SC[2]
CTOF_DEL    ---     0.452      R15C2A.A1 to      R15C2A.F1 SLICE_4
ROUTE         1     3.791      R15C2A.F1 to       59.PADDO So_c[3]
DOPAD_DEL   ---     3.448       59.PADDO to         59.PAD So[3]
                  --------
                   15.298   (43.3% logic, 56.7% route), 6 logic levels.

Report:   15.204ns delay SL to So[3]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI SL
ROUTE         7     2.492        1.PADDI to      R15C2C.D1 SL_c
CTOF_DEL    ---     0.452      R15C2C.D1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     1.231      R14C2B.F1 to      R15C2A.A1 SC[2]
CTOF_DEL    ---     0.452      R15C2A.A1 to      R15C2A.F1 SLICE_4
ROUTE         1     3.791      R15C2A.F1 to       59.PADDO So_c[3]
DOPAD_DEL   ---     3.448       59.PADDO to         59.PAD So[3]
                  --------
                   15.204   (43.6% logic, 56.4% route), 6 logic levels.

Report:   14.816ns delay Ai[0] to So[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         10.PAD to       10.PADDI Ai[0]
ROUTE         2     2.586       10.PADDI to      R15C2C.A1 Ai_c[0]
CTOF_DEL    ---     0.452      R15C2C.A1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     0.284      R14C2B.F0 to      R14C2C.D0 LED_c
CTOF_DEL    ---     0.452      R14C2C.D0 to      R14C2C.F0 SLICE_2
ROUTE         1     3.412      R14C2C.F0 to       57.PADDO So_c[2]
DOPAD_DEL   ---     3.448       57.PADDO to         57.PAD So[2]
                  --------
                   14.816   (47.8% logic, 52.2% route), 7 logic levels.

Report:   14.785ns delay SL to So[0]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI SL
ROUTE         7     2.492        1.PADDI to      R15C2C.D0 SL_c
CTOF_DEL    ---     0.452      R15C2C.D0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     1.283      R14C2B.F0 to      R15C2A.B0 LED_c
CTOF_DEL    ---     0.452      R15C2A.B0 to      R15C2A.F0 SLICE_4
ROUTE         1     3.320      R15C2A.F0 to       54.PADDO So_c[0]
DOPAD_DEL   ---     3.448       54.PADDO to         54.PAD So[0]
                  --------
                   14.785   (44.8% logic, 55.2% route), 6 logic levels.

Report:   14.783ns delay SL to So[1]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI SL
ROUTE         7     2.492        1.PADDI to      R15C2C.D0 SL_c
CTOF_DEL    ---     0.452      R15C2C.D0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     1.252      R14C2B.F0 to      R15C2B.A0 LED_c
CTOF_DEL    ---     0.452      R15C2B.A0 to      R15C2B.F0 SLICE_3
ROUTE         1     3.349      R15C2B.F0 to       56.PADDO So_c[1]
DOPAD_DEL   ---     3.448       56.PADDO to         56.PAD So[1]
                  --------
                   14.783   (44.8% logic, 55.2% route), 6 logic levels.

Report:   14.722ns delay SL to So[2]

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI SL
ROUTE         7     2.492        1.PADDI to      R15C2C.D1 SL_c
CTOF_DEL    ---     0.452      R15C2C.D1 to      R15C2C.F1 SLICE_1
ROUTE         2     0.392      R15C2C.F1 to      R15C2C.C0 SC[0]
CTOF_DEL    ---     0.452      R15C2C.C0 to      R15C2C.F0 SLICE_1
ROUTE         2     0.670      R15C2C.F0 to      R14C2B.C1 SC[1]
CTOF_DEL    ---     0.452      R14C2B.C1 to      R14C2B.F1 SLICE_0
ROUTE         2     0.392      R14C2B.F1 to      R14C2B.C0 SC[2]
CTOF_DEL    ---     0.452      R14C2B.C0 to      R14C2B.F0 SLICE_0
ROUTE         4     0.284      R14C2B.F0 to      R14C2C.D0 LED_c
CTOF_DEL    ---     0.452      R14C2C.D0 to      R14C2C.F0 SLICE_2
ROUTE         1     3.412      R14C2C.F0 to       57.PADDO So_c[2]
DOPAD_DEL   ---     3.448       57.PADDO to         57.PAD So[2]
                  --------
                   14.722   (48.1% logic, 51.9% route), 7 logic levels.

Report:   15.723ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            19 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    3.791ns maximum delay on So_c[3]

           Delays             Connection(s)
           3.791ns        R15C2A.F1 to 59.PADDO        

Report:    3.777ns maximum delay on LED_c

           Delays             Connection(s)
           3.777ns        R14C2B.F0 to 58.PADDO        
           1.283ns        R14C2B.F0 to R15C2A.B0       
           1.252ns        R14C2B.F0 to R15C2B.A0       
           0.284ns        R14C2B.F0 to R14C2C.D0       

Report:    3.412ns maximum delay on So_c[2]

           Delays             Connection(s)
           3.412ns        R14C2C.F0 to 57.PADDO        

Report:    3.349ns maximum delay on So_c[1]

           Delays             Connection(s)
           3.349ns        R15C2B.F0 to 56.PADDO        

Report:    3.320ns maximum delay on So_c[0]

           Delays             Connection(s)
           3.320ns        R15C2A.F0 to 54.PADDO        

Report:    3.090ns maximum delay on SL_c

           Delays             Connection(s)
           2.492ns          1.PADDI to R15C2A.D1       
           2.230ns          1.PADDI to R15C2B.C1       
           3.090ns          1.PADDI to R14C2C.C1       
           2.492ns          1.PADDI to R15C2C.D1       
           2.492ns          1.PADDI to R15C2C.D0       
           2.975ns          1.PADDI to R14C2B.D1       
           2.952ns          1.PADDI to R14C2B.B0       

Report:    2.794ns maximum delay on Ai_c[2]

           Delays             Connection(s)
           2.475ns          6.PADDI to R14C2C.B0       
           2.794ns          6.PADDI to R14C2B.A1       

Report:    2.750ns maximum delay on Ai_c[3]

           Delays             Connection(s)
           2.750ns          5.PADDI to R15C2A.B1       
           2.340ns          5.PADDI to R14C2B.A0       

Report:    2.586ns maximum delay on Ai_c[0]

           Delays             Connection(s)
           2.236ns         10.PADDI to R15C2A.A0       
           2.586ns         10.PADDI to R15C2C.A1       

Report:    2.388ns maximum delay on Ai_c[1]

           Delays             Connection(s)
           2.388ns          9.PADDI to R15C2B.D0       
           2.348ns          9.PADDI to R15C2C.A0       

Report:    3.791ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|    15.723 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     3.791 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 77 paths, 19 nets, and 39 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
