

================================================================
== Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2'
================================================================
* Date:           Fri Dec 16 14:07:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_219_2  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     412|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     187|    -|
|Register         |        -|     -|     277|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     277|     631|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Len_3_fu_296_p2            |         +|   0|  0|  39|          32|           3|
    |add_ln220_fu_270_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln221_fu_196_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln222_fu_348_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln223_fu_359_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln224_fu_381_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln225_fu_391_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln226_fu_370_p2        |         +|   0|  0|  71|          64|           3|
    |sub_ln221_1_fu_230_p2      |         -|   0|  0|  38|           1|          31|
    |sub_ln221_fu_210_p2        |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln219_fu_190_p2       |      icmp|   0|  0|  20|          32|          32|
    |select_ln221_fu_250_p3     |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 412|         259|         249|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |Len_fu_90                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_Len_2            |   9|          2|   32|         64|
    |canIndex_fu_94                    |   9|          2|   64|        128|
    |can_frame_address0                |  14|          3|    7|         21|
    |can_frame_address1                |  14|          3|    7|         21|
    |can_frame_d0                      |  14|          3|    8|         24|
    |can_frame_d1                      |  14|          3|    8|         24|
    |clu_addr_blk_n_AR                 |   9|          2|    1|          2|
    |clu_addr_blk_n_R                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 187|         41|  169|        369|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Len_fu_90                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |canIndex_fu_94                    |  64|   0|   64|          0|
    |clu_addr_addr_reg_419             |  64|   0|   64|          0|
    |empty_reg_445                     |   7|   0|    7|          0|
    |icmp_ln219_reg_415                |   1|   0|    1|          0|
    |trunc_ln17_reg_425                |   8|   0|    8|          0|
    |trunc_ln18_reg_430                |   8|   0|    8|          0|
    |trunc_ln19_reg_435                |   8|   0|    8|          0|
    |trunc_ln225_reg_440               |   8|   0|    8|          0|
    |icmp_ln219_reg_415                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 277|  32|  214|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|zext_ln27                |   in|    7|     ap_none|                                    zext_ln27|        scalar|
|zext_ln205               |   in|   15|     ap_none|                                   zext_ln205|        scalar|
|canbase                  |   in|   64|     ap_none|                                      canbase|        scalar|
|can_frame_address0       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d0             |  out|    8|   ap_memory|                                    can_frame|         array|
|can_frame_address1       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d1             |  out|    8|   ap_memory|                                    can_frame|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Len = alloca i32 1"   --->   Operation 14 'alloca' 'Len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%canIndex = alloca i32 1"   --->   Operation 15 'alloca' 'canIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%canbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %canbase"   --->   Operation 16 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln205_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln205"   --->   Operation 17 'read' 'zext_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln27_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln27"   --->   Operation 18 'read' 'zext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln205_cast = zext i15 %zext_ln205_read"   --->   Operation 19 'zext' 'zext_ln205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27_cast = zext i7 %zext_ln27_read"   --->   Operation 20 'zext' 'zext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 8, i64 %canIndex"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %Len"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc189"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Len_2 = load i32 %Len" [can.c:221]   --->   Operation 25 'load' 'Len_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln219 = icmp_ult  i32 %Len_2, i32 %zext_ln27_cast" [can.c:219]   --->   Operation 27 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %if.end192.loopexit.exitStub, void %for.inc189.split" [can.c:219]   --->   Operation 28 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.01ns)   --->   "%add_ln221 = add i32 %Len_2, i32 %zext_ln205_cast" [can.c:221]   --->   Operation 29 'add' 'add_ln221' <Predicate = (icmp_ln219)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln220)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln221, i32 31" [can.c:221]   --->   Operation 30 'bitselect' 'tmp' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.01ns)   --->   "%sub_ln221 = sub i32 0, i32 %add_ln221" [can.c:221]   --->   Operation 31 'sub' 'sub_ln221' <Predicate = (icmp_ln219)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln221_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln221, i32 2, i32 31" [can.c:221]   --->   Operation 32 'partselect' 'trunc_ln221_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i30 %trunc_ln221_1" [can.c:221]   --->   Operation 33 'zext' 'zext_ln221' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%sub_ln221_1 = sub i31 0, i31 %zext_ln221" [can.c:221]   --->   Operation 34 'sub' 'sub_ln221_1' <Predicate = (icmp_ln219)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln220)   --->   "%trunc_ln221_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln221, i32 2, i32 31" [can.c:221]   --->   Operation 35 'partselect' 'trunc_ln221_2' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln220)   --->   "%zext_ln221_1 = zext i30 %trunc_ln221_2" [can.c:221]   --->   Operation 36 'zext' 'zext_ln221_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln220)   --->   "%select_ln221 = select i1 %tmp, i31 %sub_ln221_1, i31 %zext_ln221_1" [can.c:221]   --->   Operation 37 'select' 'select_ln221' <Predicate = (icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln220)   --->   "%shl_ln2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %select_ln221, i2 0" [can.c:220]   --->   Operation 38 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln220)   --->   "%sext_ln220 = sext i33 %shl_ln2" [can.c:220]   --->   Operation 39 'sext' 'sext_ln220' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln220 = add i64 %sext_ln220, i64 %canbase_read" [can.c:220]   --->   Operation 40 'add' 'add_ln220' <Predicate = (icmp_ln219)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln220, i32 2, i32 63" [can.c:220]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i62 %trunc_ln" [can.c:220]   --->   Operation 42 'sext' 'sext_ln220_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln220_1" [can.c:220]   --->   Operation 43 'getelementptr' 'clu_addr_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.01ns)   --->   "%Len_3 = add i32 %Len_2, i32 4" [can.c:219]   --->   Operation 44 'add' 'Len_3' <Predicate = (icmp_ln219)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln219 = store i32 %Len_3, i32 %Len" [can.c:219]   --->   Operation 45 'store' 'store_ln219' <Predicate = (icmp_ln219)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [7/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 46 'readreq' 'data_req' <Predicate = (icmp_ln219)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [6/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 47 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 48 [5/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 48 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 49 [4/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 49 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 50 [3/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 50 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [2/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 51 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 52 [1/7] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:220]   --->   Operation 52 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 53 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr" [can.c:220]   --->   Operation 53 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 24, i32 31" [can.c:222]   --->   Operation 54 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 16, i32 23" [can.c:223]   --->   Operation 55 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 8, i32 15" [can.c:224]   --->   Operation 56 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %data" [can.c:225]   --->   Operation 57 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.51>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%canIndex_load = load i64 %canIndex"   --->   Operation 58 'load' 'canIndex_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i64 %canIndex_load"   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln222 = add i7 %empty, i7 12" [can.c:222]   --->   Operation 60 'add' 'add_ln222' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %add_ln222" [can.c:222]   --->   Operation 61 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i64 0, i64 %zext_ln222" [can.c:222]   --->   Operation 62 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln222 = store i8 %trunc_ln17, i7 %can_frame_addr" [can.c:222]   --->   Operation 63 'store' 'store_ln222' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln223 = add i7 %empty, i7 13" [can.c:223]   --->   Operation 64 'add' 'add_ln223' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i7 %add_ln223" [can.c:223]   --->   Operation 65 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln223" [can.c:223]   --->   Operation 66 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln223 = store i8 %trunc_ln18, i7 %can_frame_addr_1" [can.c:223]   --->   Operation 67 'store' 'store_ln223' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 68 [1/1] (1.08ns)   --->   "%add_ln226 = add i64 %canIndex_load, i64 4" [can.c:226]   --->   Operation 68 'add' 'add_ln226' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln219 = store i64 %add_ln226, i64 %canIndex" [can.c:219]   --->   Operation 69 'store' 'store_ln219' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [can.c:146]   --->   Operation 70 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.77ns)   --->   "%add_ln224 = add i7 %empty, i7 14" [can.c:224]   --->   Operation 71 'add' 'add_ln224' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i7 %add_ln224" [can.c:224]   --->   Operation 72 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%can_frame_addr_2 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln224" [can.c:224]   --->   Operation 73 'getelementptr' 'can_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.67ns)   --->   "%store_ln224 = store i8 %trunc_ln19, i7 %can_frame_addr_2" [can.c:224]   --->   Operation 74 'store' 'store_ln224' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln225 = add i7 %empty, i7 15" [can.c:225]   --->   Operation 75 'add' 'add_ln225' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i7 %add_ln225" [can.c:225]   --->   Operation 76 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln225" [can.c:225]   --->   Operation 77 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln225 = store i8 %trunc_ln225, i7 %can_frame_addr_3" [can.c:225]   --->   Operation 78 'store' 'store_ln225' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc189" [can.c:219]   --->   Operation 79 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln205]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Len                (alloca        ) [ 010000000000]
canIndex           (alloca        ) [ 011111111110]
canbase_read       (read          ) [ 000000000000]
zext_ln205_read    (read          ) [ 000000000000]
zext_ln27_read     (read          ) [ 000000000000]
zext_ln205_cast    (zext          ) [ 000000000000]
zext_ln27_cast     (zext          ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
store_ln0          (store         ) [ 000000000000]
store_ln0          (store         ) [ 000000000000]
br_ln0             (br            ) [ 000000000000]
Len_2              (load          ) [ 000000000000]
specpipeline_ln0   (specpipeline  ) [ 000000000000]
icmp_ln219         (icmp          ) [ 011111111100]
br_ln219           (br            ) [ 000000000000]
add_ln221          (add           ) [ 000000000000]
tmp                (bitselect     ) [ 000000000000]
sub_ln221          (sub           ) [ 000000000000]
trunc_ln221_1      (partselect    ) [ 000000000000]
zext_ln221         (zext          ) [ 000000000000]
sub_ln221_1        (sub           ) [ 000000000000]
trunc_ln221_2      (partselect    ) [ 000000000000]
zext_ln221_1       (zext          ) [ 000000000000]
select_ln221       (select        ) [ 000000000000]
shl_ln2            (bitconcatenate) [ 000000000000]
sext_ln220         (sext          ) [ 000000000000]
add_ln220          (add           ) [ 000000000000]
trunc_ln           (partselect    ) [ 000000000000]
sext_ln220_1       (sext          ) [ 000000000000]
clu_addr_addr      (getelementptr ) [ 011111111100]
Len_3              (add           ) [ 000000000000]
store_ln219        (store         ) [ 000000000000]
data_req           (readreq       ) [ 000000000000]
data               (read          ) [ 000000000000]
trunc_ln17         (partselect    ) [ 001000000010]
trunc_ln18         (partselect    ) [ 001000000010]
trunc_ln19         (partselect    ) [ 011000000011]
trunc_ln225        (trunc         ) [ 011000000011]
canIndex_load      (load          ) [ 000000000000]
empty              (trunc         ) [ 010000000001]
add_ln222          (add           ) [ 000000000000]
zext_ln222         (zext          ) [ 000000000000]
can_frame_addr     (getelementptr ) [ 000000000000]
store_ln222        (store         ) [ 000000000000]
add_ln223          (add           ) [ 000000000000]
zext_ln223         (zext          ) [ 000000000000]
can_frame_addr_1   (getelementptr ) [ 000000000000]
store_ln223        (store         ) [ 000000000000]
add_ln226          (add           ) [ 000000000000]
store_ln219        (store         ) [ 000000000000]
specloopname_ln146 (specloopname  ) [ 000000000000]
add_ln224          (add           ) [ 000000000000]
zext_ln224         (zext          ) [ 000000000000]
can_frame_addr_2   (getelementptr ) [ 000000000000]
store_ln224        (store         ) [ 000000000000]
add_ln225          (add           ) [ 000000000000]
zext_ln225         (zext          ) [ 000000000000]
can_frame_addr_3   (getelementptr ) [ 000000000000]
store_ln225        (store         ) [ 000000000000]
br_ln219           (br            ) [ 000000000000]
ret_ln0            (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln27">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln205">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="canbase">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="clu_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_frame">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_frame"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="Len_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Len/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="canIndex_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="canIndex/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="canbase_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln205_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="15" slack="0"/>
<pin id="107" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln205_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln27_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln27_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_req/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="data_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="8"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="can_frame_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="1"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="7" slack="1"/>
<pin id="141" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="143" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/10 store_ln223/10 store_ln224/11 store_ln225/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="can_frame_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="can_frame_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_2/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="can_frame_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln205_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln27_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="Len_2_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Len_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln219_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln221_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="15" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln221_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln221/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln221_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="30" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln221_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln221_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="0"/>
<pin id="228" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln221_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="30" slack="0"/>
<pin id="233" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln221_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln221_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln221_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln221_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="30" slack="0"/>
<pin id="248" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln221_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="31" slack="0"/>
<pin id="253" dir="0" index="2" bw="31" slack="0"/>
<pin id="254" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="33" slack="0"/>
<pin id="260" dir="0" index="1" bw="31" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln220_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="33" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln220_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="33" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="62" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln220_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="62" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="clu_addr_addr_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Len_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Len_3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln219_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln17_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln18_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln19_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln225_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln225/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="canIndex_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="9"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="canIndex_load/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln222_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln222_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln223_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln223_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln226_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/10 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln219_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="9"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln224_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="1"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln224_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln225_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln225_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/11 "/>
</bind>
</comp>

<comp id="401" class="1005" name="Len_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Len "/>
</bind>
</comp>

<comp id="408" class="1005" name="canIndex_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="canIndex "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln219_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="419" class="1005" name="clu_addr_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln17_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="430" class="1005" name="trunc_ln18_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln19_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln225_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="2"/>
<pin id="442" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln225 "/>
</bind>
</comp>

<comp id="445" class="1005" name="empty_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="1"/>
<pin id="447" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="128" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="76" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="76" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="172"><net_src comp="104" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="110" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="173" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="169" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="196" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="196" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="202" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="250" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="98" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="187" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="123" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="123" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="123" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="123" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="74" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="363"><net_src comp="344" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="78" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="374"><net_src comp="341" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="404"><net_src comp="90" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="411"><net_src comp="94" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="418"><net_src comp="190" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="290" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="428"><net_src comp="307" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="433"><net_src comp="317" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="438"><net_src comp="327" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="443"><net_src comp="337" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="448"><net_src comp="344" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="391" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clu_addr | {}
	Port: can_frame | {10 11 }
 - Input state : 
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 : zext_ln27 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 : zext_ln205 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 : canbase | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 : clu_addr | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		Len_2 : 1
		icmp_ln219 : 1
		br_ln219 : 2
		add_ln221 : 1
		tmp : 2
		sub_ln221 : 2
		trunc_ln221_1 : 3
		zext_ln221 : 4
		sub_ln221_1 : 5
		trunc_ln221_2 : 2
		zext_ln221_1 : 3
		select_ln221 : 6
		shl_ln2 : 7
		sext_ln220 : 8
		add_ln220 : 9
		trunc_ln : 10
		sext_ln220_1 : 11
		clu_addr_addr : 12
		Len_3 : 2
		store_ln219 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty : 1
		add_ln222 : 2
		zext_ln222 : 3
		can_frame_addr : 4
		store_ln222 : 5
		add_ln223 : 2
		zext_ln223 : 3
		can_frame_addr_1 : 4
		store_ln223 : 5
		add_ln226 : 1
		store_ln219 : 2
	State 11
		zext_ln224 : 1
		can_frame_addr_2 : 2
		store_ln224 : 3
		zext_ln225 : 1
		can_frame_addr_3 : 2
		store_ln225 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln221_fu_196      |    0    |    39   |
|          |       add_ln220_fu_270      |    0    |    71   |
|          |         Len_3_fu_296        |    0    |    39   |
|    add   |       add_ln222_fu_348      |    0    |    14   |
|          |       add_ln223_fu_359      |    0    |    14   |
|          |       add_ln226_fu_370      |    0    |    71   |
|          |       add_ln224_fu_381      |    0    |    14   |
|          |       add_ln225_fu_391      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln221_fu_210      |    0    |    39   |
|          |      sub_ln221_1_fu_230     |    0    |    37   |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln221_fu_250     |    0    |    31   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln219_fu_190      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |   canbase_read_read_fu_98   |    0    |    0    |
|   read   | zext_ln205_read_read_fu_104 |    0    |    0    |
|          |  zext_ln27_read_read_fu_110 |    0    |    0    |
|          |       data_read_fu_123      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_116     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    zext_ln205_cast_fu_169   |    0    |    0    |
|          |    zext_ln27_cast_fu_173    |    0    |    0    |
|          |      zext_ln221_fu_226      |    0    |    0    |
|   zext   |     zext_ln221_1_fu_246     |    0    |    0    |
|          |      zext_ln222_fu_354      |    0    |    0    |
|          |      zext_ln223_fu_365      |    0    |    0    |
|          |      zext_ln224_fu_386      |    0    |    0    |
|          |      zext_ln225_fu_396      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_202         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln221_1_fu_216    |    0    |    0    |
|          |     trunc_ln221_2_fu_236    |    0    |    0    |
|partselect|       trunc_ln_fu_276       |    0    |    0    |
|          |      trunc_ln17_fu_307      |    0    |    0    |
|          |      trunc_ln18_fu_317      |    0    |    0    |
|          |      trunc_ln19_fu_327      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln2_fu_258       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln220_fu_266      |    0    |    0    |
|          |     sext_ln220_1_fu_286     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln225_fu_337     |    0    |    0    |
|          |         empty_fu_344        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   403   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     Len_reg_401     |   32   |
|   canIndex_reg_408  |   64   |
|clu_addr_addr_reg_419|   32   |
|    empty_reg_445    |    7   |
|  icmp_ln219_reg_415 |    1   |
|  trunc_ln17_reg_425 |    8   |
|  trunc_ln18_reg_430 |    8   |
|  trunc_ln19_reg_435 |    8   |
| trunc_ln225_reg_440 |    8   |
+---------------------+--------+
|        Total        |   168  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_135 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_135 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_135 |  p4  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   403  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   168  |   439  |
+-----------+--------+--------+--------+
