arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	cdb2fff     	success   	     	307                	381                  	209                 	187                   	8           	8            	13     	99    	74         	1           	0       	1364                 	2.22382       	-203.828            	-2.22382            	40            	1333             	15                                    	1197                       	14                               	2.52656            	-232.879 	-2.52656 	0       	0       	2.23746e+06           	1.24862e+06          	125932.                          	1967.68                             	159444.                     	2491.31                        	0.03           	0.01          	-1          	-1          	-1      	0.08     	0.17      	0.54                     	0.07                	1.54                 	47888      	8088        	34608      
