
---------- Begin Simulation Statistics ----------
final_tick                               1688048027000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55300                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701768                       # Number of bytes of host memory used
host_op_rate                                    55481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19998.32                       # Real time elapsed on the host
host_tick_rate                               84409492                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105898336                       # Number of instructions simulated
sim_ops                                    1109523699                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.688048                       # Number of seconds simulated
sim_ticks                                1688048027000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.713304                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144346728                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164566515                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13915994                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        230327954                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18573893                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18947538                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          373645                       # Number of indirect misses.
system.cpu0.branchPred.lookups              291937257                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863476                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811456                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9178058                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260702134                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35651716                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441361                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99536814                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050810182                       # Number of instructions committed
system.cpu0.commit.committedOps            1052624171                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2076768116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.506857                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.333294                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1603107194     77.19%     77.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    266674471     12.84%     90.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70790211      3.41%     93.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     70033479      3.37%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15694241      0.76%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6540532      0.31%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4358415      0.21%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3917857      0.19%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35651716      1.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2076768116                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858127                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015994027                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326228306                       # Number of loads committed
system.cpu0.commit.membars                    3625343                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625349      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583955467     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030355      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328039754     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127162159     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052624171                       # Class of committed instruction
system.cpu0.commit.refs                     455201941                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050810182                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052624171                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.209299                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.209299                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            322334709                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4752698                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141678157                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1181403881                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               963330021                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                793388926                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9188990                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13258749                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6244006                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  291937257                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210753515                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1133311364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3466442                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1216885061                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          401                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27853976                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086568                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         947247789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162920621                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.360840                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2094486652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.583932                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1253240122     59.84%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               614114372     29.32%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               119236761      5.69%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81649157      3.90%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14593907      0.70%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6733702      0.32%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1077039      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3736211      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  105381      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2094486652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1277877621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9281706                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               271445648                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.327448                       # Inst execution rate
system.cpu0.iew.exec_refs                   481470357                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 135632494                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              258467034                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            361039138                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4178348                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4986158                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           141723684                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1152125218                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            345837863                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7332047                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1104273589                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1655567                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12682175                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9188990                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16302167                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       133785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19452808                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39896                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11162                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4411079                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34810832                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12750049                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11162                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1650046                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7631660                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                493814405                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1095772575                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843712                       # average fanout of values written-back
system.cpu0.iew.wb_producers                416637369                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.324927                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1095855986                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1353269252                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696917878                       # number of integer regfile writes
system.cpu0.ipc                              0.311595                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.311595                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626885      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            613088972     55.15%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8040344      0.72%     56.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811562      0.16%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           350952392     31.57%     87.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          134085431     12.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1111605637                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4017108                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003614                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 471244     11.73%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3311142     82.43%     94.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               234720      5.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1111995807                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4321865698                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1095772524                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1251636308                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1139593874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1111605637                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12531344                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99501043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           150769                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7089983                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57811926                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2094486652                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.530729                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811505                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1296318970     61.89%     61.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          564926906     26.97%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          178852358      8.54%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35064200      1.67%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14948815      0.71%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2886065      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1041647      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             275580      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             172111      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2094486652                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.329622                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         40215765                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7027299                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           361039138                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          141723684                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1501                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3372364273                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3732182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              284792277                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670649896                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9327877                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               975173800                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14448762                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                45884                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1426226730                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1165818551                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          746622776                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                785987689                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14389839                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9188990                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39219211                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75972875                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1426226686                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124685                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4711                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21950852                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4666                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3193258327                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2322062471                       # The number of ROB writes
system.cpu0.timesIdled                       37143368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1468                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.454641                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9893655                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10586585                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1922258                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19462872                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            327681                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         640893                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          313212                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21323073                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4651                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1130749                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204626                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1380004                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22926539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55088154                       # Number of instructions committed
system.cpu1.commit.committedOps              56899528                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    336945375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168869                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818078                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    313629172     93.08%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11558093      3.43%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3793326      1.13%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3614962      1.07%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       898077      0.27%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       279425      0.08%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1665780      0.49%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       126536      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1380004      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    336945375                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502822                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52985178                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127687                       # Number of loads committed
system.cpu1.commit.membars                    3622523                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622523      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018928     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938885     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319051      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899528                       # Class of committed instruction
system.cpu1.commit.refs                      21257948                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55088154                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899528                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.187552                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.187552                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            293882450                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               798271                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8825368                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87872496                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13126010                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27977172                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1131341                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1170705                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4462009                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21323073                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13210206                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    324076543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                87088                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     103173282                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3845700                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062557                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14579577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10221336                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.302684                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         340578982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.823462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               280109128     82.24%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33200571      9.75%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16211779      4.76%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6411480      1.88%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1552667      0.46%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2494999      0.73%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  591195      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3972      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3191      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           340578982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         281854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1197578                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14842444                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.190703                       # Inst execution rate
system.cpu1.iew.exec_refs                    22686048                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5218281                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              248960903                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22656839                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712375                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1737970                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7097221                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79816910                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17467767                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           837500                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65003034                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1548903                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5815498                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1131341                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9334335                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38061                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          339714                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8577                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3420                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6529152                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1966960                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           694                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       212164                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985414                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37769045                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64480567                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844637                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31901118                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189170                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64498028                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81171736                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42908920                       # number of integer regfile writes
system.cpu1.ipc                              0.161615                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161615                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622622      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39366208     59.79%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19432844     29.52%     94.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3418716      5.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65840534                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2025428                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030763                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 375137     18.52%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1457439     71.96%     90.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               192850      9.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64243326                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         474436881                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64480555                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102734827                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71680746                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65840534                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136164                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22917381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           151429                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701900                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15266096                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    340578982                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193319                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652425                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          300153343     88.13%     88.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27003420      7.93%     96.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6920238      2.03%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2924783      0.86%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2510164      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             435331      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             472949      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             102748      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              56006      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      340578982                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193160                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16148316                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1957446                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22656839                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7097221                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       340860836                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3035227080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              270901055                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38002846                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11351062                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15574517                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1884194                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                50323                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103346233                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83985288                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56589451                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28220292                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10214767                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1131341                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24721943                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18586605                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103346221                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29834                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               594                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22780934                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           587                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   415391282                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163292118                       # The number of ROB writes
system.cpu1.timesIdled                           8545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6531940                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2423410                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10923235                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              37698                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1925780                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20121179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      40214631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       160280                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35264                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59615584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15898844                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    119213347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15934108                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17461108                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2904555                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17188771                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2659398                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2659396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17461108                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     60335135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               60335135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1473603776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1473603776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20121305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20121305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20121305                       # Request fanout histogram
system.membus.respLayer1.occupancy       107083486544                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57422853205                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    622030833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   703876837.711033                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     10290500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1391337000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1686181934500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1866092500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    179261315                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       179261315                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    179261315                       # number of overall hits
system.cpu0.icache.overall_hits::total      179261315                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31492200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31492200                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31492200                       # number of overall misses
system.cpu0.icache.overall_misses::total     31492200                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1181181621997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1181181621997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1181181621997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1181181621997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210753515                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210753515                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210753515                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210753515                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149427                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149427                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149427                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149427                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37507.116746                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37507.116746                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37507.116746                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37507.116746                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2312                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.842105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29664483                       # number of writebacks
system.cpu0.icache.writebacks::total         29664483                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1827683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1827683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1827683                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1827683                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29664517                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29664517                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29664517                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29664517                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1011188063999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1011188063999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1011188063999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1011188063999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.140755                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.140755                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.140755                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.140755                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34087.460922                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34087.460922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34087.460922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34087.460922                       # average overall mshr miss latency
system.cpu0.icache.replacements              29664483                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    179261315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      179261315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31492200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31492200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1181181621997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1181181621997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210753515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210753515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149427                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149427                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37507.116746                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37507.116746                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1827683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1827683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29664517                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29664517                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1011188063999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1011188063999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.140755                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.140755                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34087.460922                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34087.460922                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999966                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208925532                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29664483                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.042952                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999966                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        451171545                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       451171545                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    401516352                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       401516352                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    401516352                       # number of overall hits
system.cpu0.dcache.overall_hits::total      401516352                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     47044967                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      47044967                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     47044967                       # number of overall misses
system.cpu0.dcache.overall_misses::total     47044967                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1505892916513                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1505892916513                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1505892916513                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1505892916513                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    448561319                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    448561319                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    448561319                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    448561319                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104880                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104880                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104880                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104880                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32009.649757                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32009.649757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32009.649757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32009.649757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8138471                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       586952                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           143372                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7372                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.764717                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.619099                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     28141189                       # number of writebacks
system.cpu0.dcache.writebacks::total         28141189                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19651613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19651613                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19651613                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19651613                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     27393354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     27393354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     27393354                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     27393354                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 735522016734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 735522016734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 735522016734                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 735522016734                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.061069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.061069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061069                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26850.381911                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26850.381911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26850.381911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26850.381911                       # average overall mshr miss latency
system.cpu0.dcache.replacements              28141189                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    281750435                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      281750435                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39651793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39651793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1097694252000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1097694252000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321402228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321402228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.123371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.123371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27683.344660                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27683.344660                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15191582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15191582                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24460211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24460211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 619033783500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 619033783500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25307.785918                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25307.785918                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119765917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119765917                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7393174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7393174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 408198664513                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 408198664513                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127159091                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127159091                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058141                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058141                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55212.911872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55212.911872                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4460031                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4460031                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2933143                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2933143                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 116488233234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 116488233234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023067                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023067                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39714.474621                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39714.474621                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1777                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8275000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8275000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435873                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435873                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6026.948288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6026.948288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1177500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1177500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005397                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005397                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69264.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69264.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       717500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       717500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050842                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050842                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4570.063694                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4570.063694                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       560500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       560500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050842                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050842                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3570.063694                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3570.063694                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054096                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054096                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65439401500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65439401500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811456                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811456                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418095                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418095                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86404.618015                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86404.618015                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757360                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757360                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64682041500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64682041500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418095                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418095                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85404.618015                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85404.618015                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992291                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          430724870                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         28150463                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.300809                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992291                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999759                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        928908521                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       928908521                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20633633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            23085016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              240427                       # number of demand (read+write) hits
system.l2.demand_hits::total                 43968655                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20633633                       # number of overall hits
system.l2.overall_hits::.cpu0.data           23085016                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9579                       # number of overall hits
system.l2.overall_hits::.cpu1.data             240427                       # number of overall hits
system.l2.overall_hits::total                43968655                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           9030883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5055513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1537765                       # number of demand (read+write) misses
system.l2.demand_misses::total               15626125                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          9030883                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5055513                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1964                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1537765                       # number of overall misses
system.l2.overall_misses::total              15626125                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 747796240992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 503531681489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    184315999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159847374256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1411359612736                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 747796240992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 503531681489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    184315999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159847374256                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1411359612736                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29664516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        28140529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1778192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59594780                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29664516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       28140529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1778192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59594780                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.304434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.179652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.170146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.864791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262206                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.304434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.179652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.170146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.864791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262206                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82804.332754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99600.511657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93847.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103947.855658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90320.512138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82804.332754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99600.511657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93847.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103947.855658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90320.512138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             244260                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9003                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.130956                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4433776                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2904555                       # number of writebacks
system.l2.writebacks::total                   2904555                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          69032                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               74740                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         69032                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              74740                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      9030872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4986481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1532105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15551385                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      9030872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4986481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1532105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4634326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20185711                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 657486948494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 448963613206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    162594999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 144191924264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1250805080963                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 657486948494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 448963613206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    162594999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 144191924264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 443956006436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1694761087399                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.304433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.177199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.166941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.304433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.177199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.166941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72804.370220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90036.162417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84377.269850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94113.604658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80430.462043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72804.370220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90036.162417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84377.269850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94113.604658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95797.319057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83958.453948                       # average overall mshr miss latency
system.l2.replacements                       35904615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7794550                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7794550                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7794550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7794550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51642276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51642276                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51642276                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51642276                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4634326                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4634326                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 443956006436                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 443956006436                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95797.319057                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95797.319057                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.745763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2178.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6193.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       600500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       278000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       878500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.745763                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20016.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19965.909091                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        63000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       256500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       319500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19730.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19968.750000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2113103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           117022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2230125                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1582410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1113329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2695739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151276626070                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 114001472926                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  265278098996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3695513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4925864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.428198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.904887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95598.881497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102396.931119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98406.447730                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        34097                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            36711                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1548313                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1110715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2659028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133169384658                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102706235930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 235875620588                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.418971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.902763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86009.343497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92468.577385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88707.460240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20633633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20643212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      9030883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1964                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          9032847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 747796240992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    184315999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 747980556991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29664516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29676059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.304434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.170146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.304382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82804.332754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93847.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82806.733801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      9030872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      9032799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 657486948494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    162594999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 657649543493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.304433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.166941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.304380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72804.370220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84377.269850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72806.839109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20971913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       123405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21095318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3473103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3897539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 352255055419                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45845901330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 398100956749                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24445016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       547841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      24992857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.142078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.774743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101423.728412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108016.052668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102141.622380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        34935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37981                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3438168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3859558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 315794228548                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41485688334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 357279916882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.140649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.769183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91849.563066                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98449.627030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92570.163962                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          251                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             259                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3717487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       235498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3952985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          285                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           295                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.880702                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.877966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14810.705179                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29437.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15262.490347                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          195                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3808495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        59500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3867995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.673684                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.661017                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19835.911458                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19835.871795                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999943                       # Cycle average of tags in use
system.l2.tags.total_refs                   123522288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35904715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.440280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.652865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.263931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.457835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.547495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.072863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.588326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.188638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 988160587                       # Number of tag accesses
system.l2.tags.data_accesses                988160587                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     577975744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     319167424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        123328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      98057920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    292387840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1287712256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    577975744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       123328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     578099072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    185891520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       185891520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        9030871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4986991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1532155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4568560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20120504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2904555                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2904555                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        342392950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        189074848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            73060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58089532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    173210617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762841007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    342392950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        73060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342466010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110122175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110122175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110122175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       342392950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       189074848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           73060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58089532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    173210617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            872963181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2712372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   9030871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4781929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1510175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4564967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009106163250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166815                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166815                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38547414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2551037                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20120504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2904555                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20120504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2904555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 230635                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                192183                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            370313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            384756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            374680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            467845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3874653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6346167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2301944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            473384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            441259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            596421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           448971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           424063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           390611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           392635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           418244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2183923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            152488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            193946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            236040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           184548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           154496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           178932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 534933931236                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                99449345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            907868974986                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26894.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45644.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12473521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1601456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20120504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2904555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12709710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2368546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  765146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  611248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  477747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  370551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  316669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  285615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  261971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  243777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 263531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 458650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 255290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 162522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 136474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 103076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  70046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  26831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 151679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 169869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 169731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 169707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 176402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 170138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8527231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.637781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.958703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.543659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4750292     55.71%     55.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2447802     28.71%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       266202      3.12%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156867      1.84%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       248808      2.92%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       339009      3.98%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44947      0.53%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47241      0.55%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       226063      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8527231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.233043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.351663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    612.615815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166810    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166815                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           148814     89.21%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2171      1.30%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9720      5.83%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3912      2.35%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1469      0.88%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              452      0.27%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              175      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166815                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1272951616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14760640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173590464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1287712256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            185891520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       754.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1688047918000                       # Total gap between requests
system.mem_ctrls.avgGap                      73313.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    577975744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    306043456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       123328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96651200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    292157888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173590464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 342392950.174041450024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 181300206.572854816914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 73059.532683544909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57256190.851257100701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 173074393.220448344946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102835026.742992073298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      9030871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4986991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1532155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4568560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2904555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 285898770265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 242755064003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     81955830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80803178322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 298330006566                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 40919377420595                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31657.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48677.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42530.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52738.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65300.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14088002.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13504874460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7177988235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37814346780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7577357220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     133252722720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     729995901480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33477051840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       962800242735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.363063                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  80059864460                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  56367480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1551620682540                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          47379640560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          25182853410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104199317880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6581115000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     133252722720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     753405657840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13763572800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1083764880210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.022539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28557471012                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  56367480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1603123075988                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17439747419.540230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   83036507540.293915                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 619271379000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170790001500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1517258025500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13196918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13196918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13196918                       # number of overall hits
system.cpu1.icache.overall_hits::total       13196918                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13288                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13288                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13288                       # number of overall misses
system.cpu1.icache.overall_misses::total        13288                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    365297500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    365297500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    365297500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    365297500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13210206                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13210206                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13210206                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13210206                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001006                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27490.781156                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27490.781156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27490.781156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27490.781156                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11511                       # number of writebacks
system.cpu1.icache.writebacks::total            11511                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1745                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1745                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1745                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1745                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11543                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    311467000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    311467000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    311467000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    311467000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000874                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000874                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000874                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000874                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26983.193277                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26983.193277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26983.193277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26983.193277                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11511                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13196918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13196918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    365297500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    365297500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13210206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13210206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27490.781156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27490.781156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1745                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1745                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    311467000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    311467000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000874                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26983.193277                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26983.193277                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.127121                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13051822                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11511                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1133.856485                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359728500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.127121                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972723                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972723                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26431955                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26431955                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15774624                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15774624                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15774624                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15774624                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4501110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4501110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4501110                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4501110                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 459459090124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 459459090124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 459459090124                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 459459090124                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20275734                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20275734                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20275734                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20275734                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221995                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221995                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221995                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221995                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102076.841073                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102076.841073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102076.841073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102076.841073                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2054711                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       440267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36095                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5254                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.925087                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.796536                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1777947                       # number of writebacks
system.cpu1.dcache.writebacks::total          1777947                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3420957                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3420957                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3420957                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3420957                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1080153                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1080153                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1080153                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1080153                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104818286872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104818286872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104818286872                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104818286872                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053273                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053273                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053273                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053273                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97040.221961                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97040.221961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97040.221961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97040.221961                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1777947                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14266063                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14266063                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2691052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2691052                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 222044527000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 222044527000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16957115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16957115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158698                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82512.165131                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82512.165131                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2142902                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2142902                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  48450542000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  48450542000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88389.203685                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88389.203685                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1508561                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1508561                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1810058                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1810058                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 237414563124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 237414563124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.545425                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.545425                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131164.063872                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131164.063872                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1278055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1278055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56367744872                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56367744872                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160309                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160309                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105953.810170                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105953.810170                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7653000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7653000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.384783                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.384783                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43237.288136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43237.288136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102174                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102174                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71765.957447                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71765.957447                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       826000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       826000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7245.614035                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7245.614035                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       712000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       712000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.258503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6245.614035                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6245.614035                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103694                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103694                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707504                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707504                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62021656000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62021656000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390628                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390628                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87662.622402                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87662.622402                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707504                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707504                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61314152000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61314152000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390628                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390628                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86662.622402                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86662.622402                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.292609                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18665009                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1787567                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.441572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359740000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.292609                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915394                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915394                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45963259                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45963259                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1688048027000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54669766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10699105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51800568                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33000060                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8386625                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4944085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4944085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29676059                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     24993708                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          295                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88993514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     84432927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        34597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5343994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             178805032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3797055872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3602029568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1475456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227592512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7628153408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44310855                       # Total snoops (count)
system.tol2bus.snoopTraffic                 187112128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        103907996                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.155412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363233                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87794680     84.49%     84.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16078050     15.47%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35264      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103907996                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       119203453667                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42226627550                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44500506017                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2681960560                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          17345438                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1811488830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 450681                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714296                       # Number of bytes of host memory used
host_op_rate                                   452862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2799.02                       # Real time elapsed on the host
host_tick_rate                               44101431                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261465105                       # Number of instructions simulated
sim_ops                                    1267570279                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123441                       # Number of seconds simulated
sim_ticks                                123440803500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.563696                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12806492                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14460205                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           585339                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18279744                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1488755                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1504000                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15245                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25253628                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5634                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4451                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           525875                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20742915                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4958785                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2606704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12402417                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82184232                       # Number of instructions committed
system.cpu0.commit.committedOps              83483251                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    237619209                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.351332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.315102                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    210180940     88.45%     88.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11199962      4.71%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6058323      2.55%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2555640      1.08%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1486216      0.63%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       374210      0.16%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       622402      0.26%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       182731      0.08%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4958785      2.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    237619209                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2461473                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78356810                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18939117                       # Number of loads committed
system.cpu0.commit.membars                    1949386                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1949869      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60626096     72.62%     74.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     74.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18943256     22.69%     97.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1878212      2.25%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83483251                       # Class of committed instruction
system.cpu0.commit.refs                      20821846                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82184232                       # Number of Instructions Simulated
system.cpu0.committedOps                     83483251                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.975825                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.975825                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            185950929                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                59861                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12189130                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97836800                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13760021                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 37209756                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                526605                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               113077                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2057698                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25253628                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16249142                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    218021431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               136319                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     101203994                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          454                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1172268                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.103259                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20896730                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14295247                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.413811                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         239505009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.428363                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.842985                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               173255452     72.34%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39891595     16.66%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20876002      8.72%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3792330      1.58%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  291005      0.12%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  680343      0.28%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23335      0.01%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690809      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           239505009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1454                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     940                       # number of floating regfile writes
system.cpu0.idleCycles                        5060868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              555306                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22788977                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.381080                       # Inst execution rate
system.cpu0.iew.exec_refs                    24083297                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2078010                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8253101                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22059353                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701942                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           138151                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2205362                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95765435                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22005287                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           415387                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             93199186                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                139619                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             28738064                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                526605                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             28990221                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       291071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45642                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2791                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3120236                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       322633                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           410                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       328136                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        227170                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 72047833                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91898057                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739986                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 53314409                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.375760                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      92010747                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               120306064                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67337907                       # number of integer regfile writes
system.cpu0.ipc                              0.336041                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.336041                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1950341      2.08%      2.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67326440     71.92%     74.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28600      0.03%     74.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57112      0.06%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 49      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                570      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                64      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22171960     23.68%     97.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2078589      2.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            359      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93614572                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1577                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3107                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1520                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1717                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     497863                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005318                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 430328     86.44%     86.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    33      0.01%     86.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     74      0.01%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     86.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 60096     12.07%     98.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7285      1.46%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              92160517                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         427259558                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91896537                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        108046301                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  93052986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93614572                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2712449                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12282187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30648                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        105745                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5036177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    239505009                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.390867                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.958677                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          187446250     78.26%     78.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30374147     12.68%     90.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12969648      5.42%     96.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2904811      1.21%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3116210      1.30%     98.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             780356      0.33%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1403025      0.59%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             282570      0.12%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             227992      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      239505009                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.382779                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           875021                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          151260                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22059353                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2205362                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2143                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       244565877                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2315807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39197271                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60797399                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                614282                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14805141                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19321969                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               115814                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            125661812                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96731087                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70872823                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 37903114                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1716891                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                526605                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22871269                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10075429                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1531                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       125660281                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     124201609                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            696764                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6740924                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        696639                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   328541438                       # The number of ROB reads
system.cpu0.rob.rob_writes                  193724239                       # The number of ROB writes
system.cpu0.timesIdled                         175426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  396                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.879473                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13753543                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14969114                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           775804                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19091601                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1049708                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1051871                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2163                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25451454                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1049                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1041                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           695444                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18836065                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4288880                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2363482                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15772690                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73382537                       # Number of instructions committed
system.cpu1.commit.committedOps              74563329                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    177142848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.420922                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.408611                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    151507985     85.53%     85.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11041911      6.23%     91.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5570201      3.14%     94.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2598963      1.47%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1190689      0.67%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       319892      0.18%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       459418      0.26%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       164909      0.09%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4288880      2.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    177142848                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1678548                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69654876                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16369571                       # Number of loads committed
system.cpu1.commit.membars                    1771297                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1771297      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55048147     73.83%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16370612     21.96%     98.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1373097      1.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74563329                       # Class of committed instruction
system.cpu1.commit.refs                      17743709                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73382537                       # Number of Instructions Simulated
system.cpu1.committedOps                     74563329                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.453429                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.453429                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            126542523                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                80553                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12619761                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93767372                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10964504                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39655304                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                695778                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 8932                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1672688                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25451454                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15065935                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    163201338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75276                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98547009                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1552276                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.141366                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15553321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14803251                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.547365                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         179530797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.562809                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.961959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               116185930     64.72%     64.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37038194     20.63%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20654270     11.50%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3587804      2.00%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  215488      0.12%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  681712      0.38%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  511294      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  655654      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     451      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           179530797                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         508074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              737310                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21345322                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.476934                       # Inst execution rate
system.cpu1.iew.exec_refs                    20864745                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1405520                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10005846                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20235806                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            654272                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           450195                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1544982                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90237202                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19459225                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           504034                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85866631                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                203976                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14164184                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                695778                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14488953                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68762                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             625                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3866235                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       170844                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       378078                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        359232                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66553924                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85032165                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735678                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48962243                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472299                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85182379                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111442785                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62331188                       # number of integer regfile writes
system.cpu1.ipc                              0.407593                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.407593                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1771615      2.05%      2.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63576502     73.61%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 108      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19617037     22.71%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1405307      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86370665                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     538813                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006238                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 512211     95.06%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26497      4.92%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  105      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85137863                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         352885558                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85032165                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105911098                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87692559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86370665                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2544643                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15673873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74618                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        181161                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6849837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    179530797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.481091                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.043849                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          131994500     73.52%     73.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26645496     14.84%     88.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13091179      7.29%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2751288      1.53%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2456355      1.37%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             758258      0.42%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1373752      0.77%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             250027      0.14%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209942      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      179530797                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.479733                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           852668                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          165673                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20235806                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1544982                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    318                       # number of misc regfile reads
system.cpu1.numCycles                       180038871                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    66726603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28087491                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54013248                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                765140                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11895951                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7974133                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                68466                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119921367                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91687793                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67006747                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40029428                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1657000                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                695778                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11475803                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12993499                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119921367                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      87346346                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            729984                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4958948                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        729986                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   263188713                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183135230                       # The number of ROB writes
system.cpu1.timesIdled                           4769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3319584                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               875813                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4732089                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4543                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                822573                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5359729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10687282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       113606                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        31457                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3314870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2612232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6630556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2643689                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5272910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260213                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5067580                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              998                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1147                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5272910                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16044179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16044179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359495040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359495040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1491                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5359489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5359489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5359489                       # Request fanout histogram
system.membus.respLayer1.occupancy        27791146608                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12707311087                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   123440803500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   123440803500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 74                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    31295189.189189                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   31615769.856889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     72390500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   122282881500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1157922000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15989080                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15989080                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15989080                       # number of overall hits
system.cpu0.icache.overall_hits::total       15989080                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       260061                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        260061                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       260061                       # number of overall misses
system.cpu0.icache.overall_misses::total       260061                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6119719500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6119719500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6119719500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6119719500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16249141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16249141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16249141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16249141                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016005                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23531.861756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23531.861756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23531.861756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23531.861756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1740                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.428571                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226335                       # number of writebacks
system.cpu0.icache.writebacks::total           226335                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        33725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33725                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        33725                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33725                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226336                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226336                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226336                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226336                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5288527000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5288527000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5288527000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5288527000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013929                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013929                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013929                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013929                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23365.823378                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23365.823378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23365.823378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23365.823378                       # average overall mshr miss latency
system.cpu0.icache.replacements                226335                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15989080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15989080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       260061                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       260061                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6119719500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6119719500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16249141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16249141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23531.861756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23531.861756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        33725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33725                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226336                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226336                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5288527000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5288527000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23365.823378                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23365.823378                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999259                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16215715                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226369                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.633991                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999259                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32724619                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32724619                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16857551                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16857551                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16857551                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16857551                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4847268                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4847268                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4847268                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4847268                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 348471516437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 348471516437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 348471516437                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 348471516437                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21704819                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21704819                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21704819                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21704819                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.223327                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.223327                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.223327                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.223327                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71890.292931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71890.292931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71890.292931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71890.292931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21111179                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3652                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           362519                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             35                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.234683                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.342857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1916447                       # number of writebacks
system.cpu0.dcache.writebacks::total          1916447                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2937035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2937035                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2937035                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2937035                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1910233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1910233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1910233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1910233                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 167199571598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 167199571598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 167199571598                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 167199571598                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088010                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87528.365177                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87528.365177                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87528.365177                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87528.365177                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1916447                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16273801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16273801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4204728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4204728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 299786728500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 299786728500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20478529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20478529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.205324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.205324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71297.531850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71297.531850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2347432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2347432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1857296                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1857296                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 162513661000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 162513661000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87500.140527                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87500.140527                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       583750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        583750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       642540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       642540                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  48684787937                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  48684787937                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1226290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1226290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.523971                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.523971                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75769.271854                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75769.271854                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       589603                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       589603                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        52937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        52937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4685910598                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4685910598                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043168                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043168                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88518.627765                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88518.627765                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       652184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       652184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12452                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12452                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    212015500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    212015500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       664636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       664636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018735                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018735                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17026.622229                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17026.622229                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5443                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5443                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7009                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7009                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    172393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    172393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010546                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010546                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24596.019404                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24596.019404                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650944                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650944                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1044                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1044                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18282000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18282000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001601                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001601                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17511.494253                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17511.494253                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1044                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1044                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17238000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17238000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001601                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001601                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16511.494253                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16511.494253                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3726                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3726                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          725                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          725                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25741499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25741499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4451                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4451                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.162885                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.162885                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35505.515862                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35505.515862                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          725                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          725                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     25016499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     25016499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.162885                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.162885                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34505.515862                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34505.515862                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993366                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20084944                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1917432                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.474919                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993366                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999793                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47969188                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47969188                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              324143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 596                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              142247                       # number of demand (read+write) hits
system.l2.demand_hits::total                   663492                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196506                       # number of overall hits
system.l2.overall_hits::.cpu0.data             324143                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                596                       # number of overall hits
system.l2.overall_hits::.cpu1.data             142247                       # number of overall hits
system.l2.overall_hits::total                  663492                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1591147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1022173                       # number of demand (read+write) misses
system.l2.demand_misses::total                2647440                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29831                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1591147                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4289                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1022173                       # number of overall misses
system.l2.overall_misses::total               2647440                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2439110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 159898922246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    369124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96884887785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259592045031                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2439110500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 159898922246                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    369124500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96884887785                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259592045031                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1915290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1164420                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1915290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1164420                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.830760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.877994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877839                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799606                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.830760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.877994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877839                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799606                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81764.288827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100492.865993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86063.068314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94783.258592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98053.986127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81764.288827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100492.865993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86063.068314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94783.258592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98053.986127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             161775                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9021                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.933156                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2633518                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              260214                       # number of writebacks
system.l2.writebacks::total                    260214                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            811                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26202                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           811                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26202                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1565836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1021362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2621238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1565836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1021362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2741821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5363059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2139956502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 142760770287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    324808000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  86631739788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 231857274577                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2139956502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 142760770287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    324808000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  86631739788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 258053748461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 489911023038                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.817545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.865507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.877142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.817545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.865507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.877142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.619803                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71781.715484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91172.236612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76823.084201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84819.818818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88453.347074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71781.715484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91172.236612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76823.084201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84819.818818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94117.649716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91349.176475                       # average overall mshr miss latency
system.l2.replacements                        7958246                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       320611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           320611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       320611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       320611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2884252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2884252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2884252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2884252                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2741821                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2741821                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 258053748461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 258053748461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94117.649716                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94117.649716                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                181                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.952632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   821.917808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   282.407407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1465000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2175500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3640500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890244                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.952632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.493151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20143.518519                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20113.259669                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           284                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                285                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          393                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              451                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       630500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       630500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          677                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            736                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.580502                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.983051                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.612772                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1604.325700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1398.004435                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          393                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          451                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7921000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1153000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9074000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.580502                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.983051                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.612772                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20155.216285                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19879.310345                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20119.733925                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          39295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85438                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4531070500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3990318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8521389000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.881264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.928361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98196.270290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101547.741443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99737.692830                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1260                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          158                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1418                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          84020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4019124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3592120500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7611244500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.857200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89546.688056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91783.235813                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90588.484885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2439110500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    369124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2808235000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.877994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81764.288827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86063.068314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82304.660023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        34040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2139956502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    324808000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2464764502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.865507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71781.715484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76823.084201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72407.887838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       317926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       141871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1545004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       982878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2527882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 155367851746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92894569285                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 248262421031                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1862930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1124749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2987679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.829341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.873864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.846102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100561.455987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94512.817751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98209.655764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24051                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          653                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24704                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1520953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       982225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2503178                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 138741646287                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83039619288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 221781265575                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.816431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.873284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837834                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91220.206204                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84542.359732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88599.878065                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          167                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               167                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          436                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             436                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        11000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        11000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          603                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           603                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.723051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.723051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data    25.229358                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    25.229358                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          435                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          435                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8426500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8426500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.721393                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.721393                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19371.264368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19371.264368                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999470                       # Cycle average of tags in use
system.l2.tags.total_refs                     9229531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7958478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.159711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.055151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.310542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.552465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.040378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.840179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.200754                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.391487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.055507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.518762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60097006                       # Number of tag accesses
system.l2.tags.data_accesses                 60097006                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1907968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     100238272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        270592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      65367488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    175057088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          342841408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1907968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       270592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2178560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16653632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16653632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1566223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1021367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2735267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5356897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15456542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        812035155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2192079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        529545224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1418146051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2777375052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15456542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2192079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17648621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134911889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134911889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134911889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15456542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       812035155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2192079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       529545224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1418146051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2912286941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1557548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1018581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2732392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002768537750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15578                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15578                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8574575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             241529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5356897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260213                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5356897                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14336                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3867                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            326295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            312111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            271672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            279531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            363359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            472065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            442768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            385539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            397783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           308724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           253305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           247634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           283597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           318904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           348717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11705                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194499255715                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26712805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            294672274465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36405.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55155.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4269602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  233270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5356897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1084431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  771566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  516145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  410326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  332455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  277485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  235978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  209387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  186171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 390492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 191768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 113968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 101718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  90397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  69774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1096030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.934642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.788300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.409752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       518483     47.31%     47.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       199323     18.19%     65.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57351      5.23%     70.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35572      3.25%     73.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27983      2.55%     76.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22370      2.04%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18016      1.64%     80.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15890      1.45%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201042     18.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1096030                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     342.949865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.344799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2082.487704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        15430     99.05%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           52      0.33%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287           36      0.23%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           34      0.22%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            5      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-49151            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-57343            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-61439            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15578                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.454936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.431170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12157     78.04%     78.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              460      2.95%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2394     15.37%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              466      2.99%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               77      0.49%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15578                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              341923904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  917504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16405440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               342841408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16653632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2769.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2777.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123440775500                       # Total gap between requests
system.mem_ctrls.avgGap                      21975.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1907968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99683072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       270592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     65189184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    174873088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16405440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15456542.293164836243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 807537452.557168364525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2192079.055933883414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 528100775.040726304054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1416655457.852718830109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132901273.605206236243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1566223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1021367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2735267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    907867269                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77901697298                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    148991164                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44412111967                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 171301606767                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3003596255975                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30453.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49738.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35239.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43483.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62627.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11542837.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3753555120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1995077040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18165609420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          601192620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9744502560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54319066560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1658896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90237900120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.021652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3768548137                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4122040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115550215363                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4072056240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2164356810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19980276120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          736876080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9744502560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54654750390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1376215680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        92729033880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        751.202449                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3070688065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4122040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 116248075435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                440                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          221                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    151228407.239819                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   296991684.354724                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          221    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        63500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1027087500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            221                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90019325500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  33421478000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15060743                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15060743                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15060743                       # number of overall hits
system.cpu1.icache.overall_hits::total       15060743                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5192                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5192                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5192                       # number of overall misses
system.cpu1.icache.overall_misses::total         5192                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    408685000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    408685000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    408685000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    408685000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15065935                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15065935                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15065935                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15065935                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78714.368259                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78714.368259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78714.368259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78714.368259                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    19.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4885                       # number of writebacks
system.cpu1.icache.writebacks::total             4885                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          307                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4885                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4885                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    383574000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    383574000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    383574000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    383574000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000324                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000324                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000324                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000324                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78520.777892                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78520.777892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78520.777892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78520.777892                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4885                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15060743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15060743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    408685000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    408685000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15065935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15065935                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78714.368259                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78714.368259                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    383574000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    383574000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78520.777892                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78520.777892                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15222267                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4917                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3095.844417                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30136755                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30136755                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15243233                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15243233                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15243233                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15243233                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4202121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4202121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4202121                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4202121                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 289540579495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 289540579495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 289540579495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 289540579495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19445354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19445354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19445354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19445354                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216099                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216099                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216099                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216099                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68903.436977                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68903.436977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68903.436977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68903.436977                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5765195                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78522                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            146                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.421398                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.191781                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1164131                       # number of writebacks
system.cpu1.dcache.writebacks::total          1164131                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3044080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3044080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3044080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3044080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1158041                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1158041                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1158041                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1158041                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 100840200500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 100840200500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 100840200500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 100840200500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059554                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059554                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059554                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059554                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87078.264500                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87078.264500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87078.264500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87078.264500                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1164131                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15057057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15057057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3606026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3606026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 243147838500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 243147838500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18663083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18663083                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67428.198937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67428.198937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2487670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2487670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1118356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1118356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96801440000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96801440000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86556.910322                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86556.910322                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       186176                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        186176                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       596095                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       596095                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46392740995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46392740995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       782271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       782271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.762006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.762006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77827.764023                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77827.764023                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       556410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       556410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39685                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39685                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4038760500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4038760500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101770.454832                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101770.454832                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       582906                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       582906                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    209341500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    209341500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25828.685996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25828.685996                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7987                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7987                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    192681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    192681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013514                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013514                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24124.389633                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24124.389633                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       590403                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       590403                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          393                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          393                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3211000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3211000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       590796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       590796                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000665                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000665                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8170.483461                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8170.483461                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          393                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          393                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2823000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2823000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000665                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7183.206107                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7183.206107                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            513                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          528                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          528                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     21908500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     21908500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1041                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1041                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.507205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.507205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41493.371212                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41493.371212                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          528                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          528                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21380500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21380500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.507205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.507205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40493.371212                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40493.371212                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.811150                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17585903                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1166184                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.079870                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.811150                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994098                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994098                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42422562                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42422562                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 123440803500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3221773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       580825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2991187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7698032                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5046266                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             973                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1432                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2405                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231222                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2990551                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          603                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          603                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       679009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5752112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3495670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9941446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28971008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    245231296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       625280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149027264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423854848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13009238                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16861504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16322613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.170966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13563464     83.10%     83.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2727692     16.71%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31457      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16322613                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6627824516                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2877495112                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         339567875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1750343079                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7360933                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3018                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
