// Seed: 2153857772
module module_0 (
    input tri0 id_0,
    input uwire id_1
    , id_30,
    output tri id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    output supply0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wand id_11,
    input uwire id_12,
    input wand id_13,
    output uwire id_14,
    input tri id_15,
    output tri1 id_16,
    input wand id_17,
    output wire id_18,
    input wor id_19,
    input uwire id_20,
    input supply1 id_21,
    input wand id_22,
    input wor id_23,
    output supply0 id_24,
    input uwire id_25,
    input supply0 id_26,
    output tri id_27,
    output supply1 id_28
);
  wire id_31;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output wor id_11,
    input tri0 id_12,
    output uwire id_13,
    output wand id_14,
    input tri1 id_15
);
  logic [1 : 1] id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_13,
      id_12,
      id_1,
      id_5,
      id_8,
      id_11,
      id_2,
      id_7,
      id_9,
      id_14,
      id_10,
      id_0,
      id_14,
      id_12,
      id_13,
      id_7,
      id_5,
      id_9,
      id_12,
      id_7,
      id_3,
      id_6,
      id_4,
      id_0,
      id_1,
      id_5,
      id_11
  );
endmodule
