# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Multimedia_Unit_Project.srcs/sources_1/new/ALU_1.vhd" \
"../../../../Multimedia_Unit_Project.srcs/ALU_1_sim/new/ALU_1_tb.vhd" \

# Do not sort compile order
nosort
