
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -565.65

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -2.90

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -2.90

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.27    3.27 ^ core.CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_imm_a2[11] (net)
                  0.03    0.00    3.27 ^ core.CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ core.CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    3.89   library hold time
                                  3.89   data required time
-----------------------------------------------------------------------------
                                  3.89   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][30]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   306    0.76    6.95    5.14    8.14 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                  6.95    0.00    8.14 ^ _08100_/A (sky130_fd_sc_hd__inv_1)
   250    0.58    0.94    7.53   15.67 v _08100_/Y (sky130_fd_sc_hd__inv_1)
                                         _02587_ (net)
                  0.94    0.00   15.67 v _08697_/A (sky130_fd_sc_hd__nand3_1)
    15    0.06    0.62    0.82   16.49 ^ _08697_/Y (sky130_fd_sc_hd__nand3_1)
                                         _03160_ (net)
                  0.62    0.00   16.49 ^ _08700_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.17    0.21   16.70 v _08700_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00567_ (net)
                  0.17    0.00   16.70 v core.CPU_Xreg_value_a4[10][30]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 16.70   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[10][30]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.17   13.80   library setup time
                                 13.80   data required time
-----------------------------------------------------------------------------
                                 13.80   data required time
                                -16.70   data arrival time
-----------------------------------------------------------------------------
                                 -2.90   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][30]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   306    0.76    6.95    5.14    8.14 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                  6.95    0.00    8.14 ^ _08100_/A (sky130_fd_sc_hd__inv_1)
   250    0.58    0.94    7.53   15.67 v _08100_/Y (sky130_fd_sc_hd__inv_1)
                                         _02587_ (net)
                  0.94    0.00   15.67 v _08697_/A (sky130_fd_sc_hd__nand3_1)
    15    0.06    0.62    0.82   16.49 ^ _08697_/Y (sky130_fd_sc_hd__nand3_1)
                                         _03160_ (net)
                  0.62    0.00   16.49 ^ _08700_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.00    0.17    0.21   16.70 v _08700_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00567_ (net)
                  0.17    0.00   16.70 v core.CPU_Xreg_value_a4[10][30]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 16.70   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[10][30]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.17   13.80   library setup time
                                 13.80   data required time
-----------------------------------------------------------------------------
                                 13.80   data required time
                                -16.70   data arrival time
-----------------------------------------------------------------------------
                                 -2.90   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.89e-03   3.25e-04   1.03e-08   5.21e-03  69.7%
Combinational          9.23e-04   1.34e-03   8.45e-09   2.27e-03  30.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.81e-03   1.67e-03   1.88e-08   7.48e-03 100.0%
                          77.7%      22.3%       0.0%
