

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_1'
================================================================
* Date:           Tue Apr 23 20:37:55 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        10|          5|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     827|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     37|    1055|     739|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     182|
|Register         |        -|      -|    1202|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     39|    2257|    1748|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      5|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U50  |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U51  |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_64nseOg_U53  |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U52  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    |WebModel_mux_464_kbM_U54  |WebModel_mux_464_kbM  |        0|      0|    0|   17|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     37| 1055|  739|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |WebModel_mul_mul_mb6_U55  |WebModel_mul_mul_mb6  |  i0 * i1  |
    |WebModel_mul_mul_mb6_U56  |WebModel_mul_mul_mb6  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_53_fu_434_p2                 |     +    |      0|  0|   71|          64|           1|
    |indvar_flatten_next_fu_310_p2  |     +    |      0|  0|  135|         128|           1|
    |j_s_fu_321_p2                  |     +    |      0|  0|   71|           1|          64|
    |k_2_fu_356_p2                  |     +    |      0|  0|   71|          64|           1|
    |next_mul_fu_376_p2             |     +    |      0|  0|   71|          64|          64|
    |p_1_fu_281_p2                  |     +    |      0|  0|   22|          15|           1|
    |sum2_fu_381_p2                 |     +    |      0|  0|   71|          64|          64|
    |sum4_fu_425_p2                 |     +    |      0|  0|   23|          16|          16|
    |sum7_fu_366_p2                 |     +    |      0|  0|   23|          16|          16|
    |exitcond1_fu_316_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond3_fu_276_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_305_p2     |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_351_p2             |   icmp   |      0|  0|   29|          64|          64|
    |i_mid2_fu_340_p3               |  select  |      0|  0|   64|           1|           1|
    |j_cast_mid2_v_fu_327_p3        |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|    2|           2|           1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  827|         757|         616|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |C_address0                        |  15|          3|   15|         45|
    |C_d0                              |  15|          3|   32|         96|
    |ap_NS_fsm                         |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_238_p4        |   9|          2|   64|        128|
    |ap_phi_mux_phi_mul_phi_fu_249_p4  |   9|          2|   64|        128|
    |i_reg_211                         |   9|          2|   64|        128|
    |indvar_flatten_reg_189            |   9|          2|  128|        256|
    |j_reg_200                         |   9|          2|   64|        128|
    |k_reg_234                         |   9|          2|   64|        128|
    |p_reg_178                         |   9|          2|   15|         30|
    |phi_mul_reg_245                   |   9|          2|   64|        128|
    |sum1_reg_223                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         40|  608|       1275|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |A_load_reg_601                  |   32|   0|   32|          0|
    |ap_CS_fsm                       |   12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |bound_reg_503                   |  128|   0|  128|          0|
    |exitcond1_reg_516               |    1|   0|    1|          0|
    |exitcond_reg_557                |    1|   0|    1|          0|
    |exitcond_reg_557_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_mid2_reg_537                  |   64|   0|   64|          0|
    |i_reg_211                       |   64|   0|   64|          0|
    |indvar_flatten_next_reg_511     |  128|   0|  128|          0|
    |indvar_flatten_reg_189          |  128|   0|  128|          0|
    |inneridx_reg_547                |   16|   0|   16|          0|
    |j_cast_mid2_v_reg_521           |   64|   0|   64|          0|
    |j_reg_200                       |   64|   0|   64|          0|
    |k_2_reg_561                     |   64|   0|   64|          0|
    |k_reg_234                       |   64|   0|   64|          0|
    |next_mul_reg_571                |   64|   0|   64|          0|
    |outrowidx_reg_542               |   16|   0|   16|          0|
    |p_reg_178                       |   15|   0|   15|          0|
    |phi_mul_reg_245                 |   64|   0|   64|          0|
    |sum1_reg_223                    |   32|   0|   32|          0|
    |tmp_11_reg_611                  |   32|   0|   32|          0|
    |tmp_31_reg_606                  |   32|   0|   32|          0|
    |tmp_69_reg_493                  |   16|   0|   16|          0|
    |tmp_70_reg_498                  |   16|   0|   16|          0|
    |tmp_71_reg_527                  |   16|   0|   16|          0|
    |tmp_74_reg_576                  |    2|   0|    2|          0|
    |tmp_reg_470                     |   64|   0|   64|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1202|   0| 1202|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_done       | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|C_address0    | out |   15|  ap_memory |          C          |     array    |
|C_ce0         | out |    1|  ap_memory |          C          |     array    |
|C_we0         | out |    1|  ap_memory |          C          |     array    |
|C_d0          | out |   32|  ap_memory |          C          |     array    |
|A_address0    | out |   15|  ap_memory |          A          |     array    |
|A_ce0         | out |    1|  ap_memory |          A          |     array    |
|A_q0          |  in |   32|  ap_memory |          A          |     array    |
|B_0_address0  | out |   13|  ap_memory |         B_0         |     array    |
|B_0_ce0       | out |    1|  ap_memory |         B_0         |     array    |
|B_0_q0        |  in |   32|  ap_memory |         B_0         |     array    |
|B_1_address0  | out |   13|  ap_memory |         B_1         |     array    |
|B_1_ce0       | out |    1|  ap_memory |         B_1         |     array    |
|B_1_q0        |  in |   32|  ap_memory |         B_1         |     array    |
|B_2_address0  | out |   13|  ap_memory |         B_2         |     array    |
|B_2_ce0       | out |    1|  ap_memory |         B_2         |     array    |
|B_2_q0        |  in |   32|  ap_memory |         B_2         |     array    |
|B_3_address0  | out |   13|  ap_memory |         B_3         |     array    |
|B_3_ce0       | out |    1|  ap_memory |         B_3         |     array    |
|B_3_q0        |  in |   32|  ap_memory |         B_3         |     array    |
|d_address0    | out |   15|  ap_memory |          d          |     array    |
|d_ce0         | out |    1|  ap_memory |          d          |     array    |
|d_q0          |  in |   32|  ap_memory |          d          |     array    |
|outrows       |  in |   64|   ap_none  |       outrows       |    scalar    |
|outcols       |  in |   64|   ap_none  |       outcols       |    scalar    |
|innerdim      |  in |   64|   ap_none  |       innerdim      |    scalar    |
+--------------+-----+-----+------------+---------------------+--------------+

