=====
SETUP
-0.405
18.367
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/n82_s3
15.849
16.404
u_ppi/u_ppi_0/ff_port_c_4_s3
17.074
17.644
u_ppi/u_ppi_0/ff_port_c_4_s1
18.367
=====
SETUP
0.081
17.881
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/ff_port_c_7_s5
15.998
16.451
u_ppi/u_ppi_0/ff_port_c_3_s3
17.275
17.737
u_ppi/u_ppi_0/ff_port_c_3_s1
17.881
=====
SETUP
0.174
17.788
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/n82_s3
15.849
16.404
u_ppi/u_ppi_0/ff_port_c_1_s3
17.074
17.644
u_ppi/u_ppi_0/ff_port_c_1_s1
17.788
=====
SETUP
0.271
17.692
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_1_s7
14.671
15.124
w_sdram_d_1_s0
17.143
17.692
u_sdram/ff_wdata_1_s0
17.692
=====
SETUP
0.319
17.643
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/ff_port_c_7_s5
15.998
16.451
u_ppi/u_ppi_0/ff_port_c_6_s3
16.950
17.499
u_ppi/u_ppi_0/ff_port_c_6_s1
17.643
=====
SETUP
0.423
17.540
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/n82_s3
15.849
16.404
u_ppi/u_ppi_0/n82_s1
16.825
17.395
u_ppi/u_ppi_0/ff_port_c_0_s0
17.540
=====
SETUP
0.446
17.517
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/ff_port_c_7_s5
15.998
16.451
u_ppi/u_ppi_0/ff_port_c_2_s3
16.640
17.189
u_ppi/u_ppi_0/ff_port_c_2_s1
17.517
=====
SETUP
0.589
17.373
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/n82_s3
15.849
16.404
u_ppi/u_ppi_0/ff_port_c_5_s3
16.902
17.229
u_ppi/u_ppi_0/ff_port_c_5_s1
17.373
=====
SETUP
0.805
17.158
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_ppi/u_ppi_0/ff_port_c_7_s5
15.998
16.451
u_ppi/u_ppi_0/ff_port_c_7_s3
16.465
17.014
u_ppi/u_ppi_0/ff_port_c_7_s1
17.158
=====
SETUP
0.892
17.071
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_1_s7
14.671
15.124
u_ppi/u_ppi_0/ff_port_a_1_s0
17.071
=====
SETUP
1.054
16.909
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_z80/d_Z_2_s
15.086
15.603
w_sdram_d_2_s0
16.447
16.909
u_sdram/ff_wdata_2_s0
16.909
=====
SETUP
1.054
16.909
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_z80/d_Z_2_s
15.086
15.603
u_ppi/u_ppi_0/n72_s1
16.447
16.909
u_ppi/u_ppi_0/ff_port_c_2_s1
16.909
=====
SETUP
1.123
16.840
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_1_s7
14.671
15.124
u_ppi/u_ppi_0/n73_s1
16.469
16.840
u_ppi/u_ppi_0/ff_port_c_1_s1
16.840
=====
SETUP
1.175
16.788
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_0_s7
14.449
14.820
u_ppi/u_ppi_0/n71_s1
16.218
16.788
u_ppi/u_ppi_0/ff_port_c_3_s1
16.788
=====
SETUP
1.204
16.759
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_7_s10
14.009
14.564
u_z80/d_Z_7_s2
15.096
15.467
w_sdram_d_7_s0
16.297
16.759
u_sdram/ff_wdata_7_s0
16.759
=====
SETUP
1.212
16.751
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_6_s7
14.449
14.820
u_ppi/u_ppi_0/n68_s1
16.202
16.751
u_ppi/u_ppi_0/ff_port_c_6_s1
16.751
=====
SETUP
1.216
16.747
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_5_s7
14.449
14.820
u_ppi/u_ppi_0/n69_s1
16.198
16.747
u_ppi/u_ppi_0/ff_port_c_5_s1
16.747
=====
SETUP
1.238
16.725
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_7_s10
14.009
14.564
u_z80/d_Z_7_s2
15.096
15.467
u_ppi/u_ppi_0/n67_s1
16.176
16.725
u_ppi/u_ppi_0/ff_port_c_7_s1
16.725
=====
SETUP
1.251
16.712
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_7_s10
14.009
14.564
u_z80/d_Z_7_s2
15.096
15.467
u_ppi/u_ppi_0/ff_port_a_7_s0
16.712
=====
SETUP
1.265
16.698
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_z80/d_Z_2_s
15.086
15.603
u_ppi/u_ppi_0/ff_port_a_2_s0
16.698
=====
SETUP
1.275
16.687
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_5_s7
14.449
14.820
u_ppi/u_ppi_0/ff_port_a_5_s0
16.687
=====
SETUP
1.323
16.640
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_0_s7
14.449
14.820
u_ppi/u_ppi_0/n70_s1
16.178
16.640
u_ppi/u_ppi_0/ff_port_c_4_s1
16.640
=====
SETUP
1.269
16.716
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_2_s8
14.009
14.564
u_z80/d_Z_2_s
15.086
15.603
u_z80/ff_dinst_2_s0
16.716
=====
SETUP
1.273
16.712
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.343
d_7_s10
14.009
14.564
u_z80/d_Z_7_s2
15.096
15.467
u_z80/ff_dinst_7_s0
16.712
=====
SETUP
1.281
16.703
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/inte_ff2_s5
7.800
8.355
u_z80/u_cz80/u_mcode/tstates_Z_1_s28
9.616
10.069
u_z80/n279_s19
11.292
11.862
u_z80/n279_s11
11.863
12.234
u_z80/n279_s7
12.890
13.352
u_z80/n279_s24
13.355
13.726
d_1_s7
14.671
15.124
u_z80/ff_dinst_1_s0
16.703
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_address_4_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.211
5.944
5.733
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s5
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.944
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
