{
  "module_name": "bnx2x_reg.h",
  "hash_id": "0e862c4357ba6d239bd39a1a5f4b893daf5ceeb43fc76b99a10749e24634b4a6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnx2x/bnx2x_reg.h",
  "human_readable_source": " \n#ifndef BNX2X_REG_H\n#define BNX2X_REG_H\n\n#define ATC_ATC_INT_STS_REG_ADDRESS_ERROR\t\t\t (0x1<<0)\n#define ATC_ATC_INT_STS_REG_ATC_GPA_MULTIPLE_HITS\t\t (0x1<<2)\n#define ATC_ATC_INT_STS_REG_ATC_IREQ_LESS_THAN_STU\t\t (0x1<<5)\n#define ATC_ATC_INT_STS_REG_ATC_RCPL_TO_EMPTY_CNT\t\t (0x1<<3)\n#define ATC_ATC_INT_STS_REG_ATC_TCPL_ERROR\t\t\t (0x1<<4)\n#define ATC_ATC_INT_STS_REG_ATC_TCPL_TO_NOT_PEND\t\t (0x1<<1)\n \n#define ATC_REG_ATC_INIT_ARRAY\t\t\t\t\t 0x1100b8\n \n#define ATC_REG_ATC_INIT_DONE\t\t\t\t\t 0x1100bc\n \n#define ATC_REG_ATC_INT_STS_CLR\t\t\t\t\t 0x1101c0\n \n#define ATC_REG_ATC_PRTY_MASK\t\t\t\t\t 0x1101d8\n \n#define ATC_REG_ATC_PRTY_STS\t\t\t\t\t 0x1101cc\n \n#define ATC_REG_ATC_PRTY_STS_CLR\t\t\t\t 0x1101d0\n \n#define BRB1_REG_BRB1_INT_MASK\t\t\t\t\t 0x60128\n \n#define BRB1_REG_BRB1_INT_STS\t\t\t\t\t 0x6011c\n \n#define BRB1_REG_BRB1_PRTY_MASK \t\t\t\t 0x60138\n \n#define BRB1_REG_BRB1_PRTY_STS\t\t\t\t\t 0x6012c\n \n#define BRB1_REG_BRB1_PRTY_STS_CLR\t\t\t\t 0x60130\n \n#define BRB1_REG_FREE_LIST_PRS_CRDT\t\t\t\t 0x60200\n \n#define BRB1_REG_FULL_0_XOFF_THRESHOLD_0\t\t\t 0x601d0\n#define BRB1_REG_FULL_0_XOFF_THRESHOLD_1\t\t\t 0x60230\n \n#define BRB1_REG_FULL_0_XON_THRESHOLD_0\t\t\t\t 0x601d4\n#define BRB1_REG_FULL_0_XON_THRESHOLD_1\t\t\t\t 0x60234\n \n#define BRB1_REG_FULL_1_XOFF_THRESHOLD_0\t\t\t 0x601d8\n#define BRB1_REG_FULL_1_XOFF_THRESHOLD_1\t\t\t 0x60238\n \n#define BRB1_REG_FULL_1_XON_THRESHOLD_0\t\t\t\t 0x601dc\n#define BRB1_REG_FULL_1_XON_THRESHOLD_1\t\t\t\t 0x6023c\n \n#define BRB1_REG_FULL_LB_XOFF_THRESHOLD\t\t\t\t 0x601e0\n \n#define BRB1_REG_FULL_LB_XON_THRESHOLD\t\t\t\t 0x601e4\n \n#define BRB1_REG_HIGH_LLFC_HIGH_THRESHOLD_0\t\t\t 0x6014c\n \n#define BRB1_REG_HIGH_LLFC_LOW_THRESHOLD_0\t\t\t 0x6013c\n \n#define BRB1_REG_LB_GUARANTIED\t\t\t\t\t 0x601ec\n \n#define BRB1_REG_LB_GUARANTIED_HYST\t\t\t\t 0x60264\n \n#define BRB1_REG_LL_RAM\t\t\t\t\t\t 0x61000\n \n#define BRB1_REG_LOW_LLFC_HIGH_THRESHOLD_0\t\t\t 0x6016c\n \n#define BRB1_REG_LOW_LLFC_LOW_THRESHOLD_0\t\t\t 0x6015c\n \n#define BRB1_REG_MAC_0_CLASS_0_GUARANTIED\t\t\t 0x60244\n \n#define BRB1_REG_MAC_0_CLASS_0_GUARANTIED_HYST\t\t\t 0x60254\n \n#define BRB1_REG_MAC_0_CLASS_1_GUARANTIED\t\t\t 0x60248\n \n#define BRB1_REG_MAC_0_CLASS_1_GUARANTIED_HYST\t\t\t 0x60258\n \n#define BRB1_REG_MAC_1_CLASS_0_GUARANTIED\t\t\t 0x6024c\n \n#define BRB1_REG_MAC_1_CLASS_0_GUARANTIED_HYST\t\t\t 0x6025c\n \n#define BRB1_REG_MAC_1_CLASS_1_GUARANTIED\t\t\t 0x60250\n \n#define BRB1_REG_MAC_1_CLASS_1_GUARANTIED_HYST\t\t\t 0x60260\n \n#define BRB1_REG_MAC_GUARANTIED_0\t\t\t\t 0x601e8\n#define BRB1_REG_MAC_GUARANTIED_1\t\t\t\t 0x60240\n \n#define BRB1_REG_NUM_OF_FULL_BLOCKS\t\t\t\t 0x60090\n \n#define BRB1_REG_NUM_OF_FULL_CYCLES_0\t\t\t\t 0x600c8\n#define BRB1_REG_NUM_OF_FULL_CYCLES_1\t\t\t\t 0x600cc\n#define BRB1_REG_NUM_OF_FULL_CYCLES_4\t\t\t\t 0x600d8\n \n#define BRB1_REG_NUM_OF_PAUSE_CYCLES_0\t\t\t\t 0x600b8\n#define BRB1_REG_NUM_OF_PAUSE_CYCLES_1\t\t\t\t 0x600bc\n \n#define BRB1_REG_PAUSE_0_XOFF_THRESHOLD_0\t\t\t 0x601c0\n#define BRB1_REG_PAUSE_0_XOFF_THRESHOLD_1\t\t\t 0x60220\n \n#define BRB1_REG_PAUSE_0_XON_THRESHOLD_0\t\t\t 0x601c4\n#define BRB1_REG_PAUSE_0_XON_THRESHOLD_1\t\t\t 0x60224\n \n#define BRB1_REG_PAUSE_1_XOFF_THRESHOLD_0\t\t\t 0x601c8\n#define BRB1_REG_PAUSE_1_XOFF_THRESHOLD_1\t\t\t 0x60228\n \n#define BRB1_REG_PAUSE_1_XON_THRESHOLD_0\t\t\t 0x601cc\n#define BRB1_REG_PAUSE_1_XON_THRESHOLD_1\t\t\t 0x6022c\n \n#define BRB1_REG_PAUSE_HIGH_THRESHOLD_0 \t\t\t 0x60078\n#define BRB1_REG_PAUSE_HIGH_THRESHOLD_1 \t\t\t 0x6007c\n \n#define BRB1_REG_PAUSE_LOW_THRESHOLD_0\t\t\t\t 0x60068\n \n#define BRB1_REG_PER_CLASS_GUARANTY_MODE\t\t\t 0x60268\n \n#define BRB1_REG_PORT_NUM_OCC_BLOCKS_0\t\t\t\t 0x60094\n \n#define BRB1_REG_SOFT_RESET\t\t\t\t\t 0x600dc\n \n#define CCM_REG_CAM_OCCUP\t\t\t\t\t 0xd0188\n \n#define CCM_REG_CCM_CFC_IFEN\t\t\t\t\t 0xd003c\n \n#define CCM_REG_CCM_CQM_IFEN\t\t\t\t\t 0xd000c\n \n#define CCM_REG_CCM_CQM_USE_Q\t\t\t\t\t 0xd00c0\n \n#define CCM_REG_CCM_INT_MASK\t\t\t\t\t 0xd01e4\n \n#define CCM_REG_CCM_INT_STS\t\t\t\t\t 0xd01d8\n \n#define CCM_REG_CCM_PRTY_MASK\t\t\t\t\t 0xd01f4\n \n#define CCM_REG_CCM_PRTY_STS\t\t\t\t\t 0xd01e8\n \n#define CCM_REG_CCM_PRTY_STS_CLR\t\t\t\t 0xd01ec\n \n#define CCM_REG_CCM_REG0_SZ\t\t\t\t\t 0xd00c4\n \n#define CCM_REG_CCM_STORM0_IFEN \t\t\t\t 0xd0004\n \n#define CCM_REG_CCM_STORM1_IFEN \t\t\t\t 0xd0008\n \n#define CCM_REG_CDU_AG_RD_IFEN\t\t\t\t\t 0xd0030\n \n#define CCM_REG_CDU_AG_WR_IFEN\t\t\t\t\t 0xd002c\n \n#define CCM_REG_CDU_SM_RD_IFEN\t\t\t\t\t 0xd0038\n \n#define CCM_REG_CDU_SM_WR_IFEN\t\t\t\t\t 0xd0034\n \n#define CCM_REG_CFC_INIT_CRD\t\t\t\t\t 0xd0204\n \n#define CCM_REG_CNT_AUX1_Q\t\t\t\t\t 0xd00c8\n \n#define CCM_REG_CNT_AUX2_Q\t\t\t\t\t 0xd00cc\n \n#define CCM_REG_CQM_CCM_HDR_P\t\t\t\t\t 0xd008c\n \n#define CCM_REG_CQM_CCM_HDR_S\t\t\t\t\t 0xd0090\n \n#define CCM_REG_CQM_CCM_IFEN\t\t\t\t\t 0xd0014\n \n#define CCM_REG_CQM_INIT_CRD\t\t\t\t\t 0xd020c\n \n#define CCM_REG_CQM_P_WEIGHT\t\t\t\t\t 0xd00b8\n \n#define CCM_REG_CQM_S_WEIGHT\t\t\t\t\t 0xd00bc\n \n#define CCM_REG_CSDM_IFEN\t\t\t\t\t 0xd0018\n \n#define CCM_REG_CSDM_LENGTH_MIS \t\t\t\t 0xd0170\n \n#define CCM_REG_CSDM_WEIGHT\t\t\t\t\t 0xd00b4\n \n#define CCM_REG_ERR_CCM_HDR\t\t\t\t\t 0xd0094\n \n#define CCM_REG_ERR_EVNT_ID\t\t\t\t\t 0xd0098\n \n#define CCM_REG_FIC0_INIT_CRD\t\t\t\t\t 0xd0210\n \n#define CCM_REG_FIC1_INIT_CRD\t\t\t\t\t 0xd0214\n \n#define CCM_REG_GR_ARB_TYPE\t\t\t\t\t 0xd015c\n \n#define CCM_REG_GR_LD0_PR\t\t\t\t\t 0xd0164\n \n#define CCM_REG_GR_LD1_PR\t\t\t\t\t 0xd0168\n \n#define CCM_REG_INV_DONE_Q\t\t\t\t\t 0xd0108\n \n#define CCM_REG_N_SM_CTX_LD_0\t\t\t\t\t 0xd004c\n#define CCM_REG_N_SM_CTX_LD_1\t\t\t\t\t 0xd0050\n#define CCM_REG_N_SM_CTX_LD_2\t\t\t\t\t 0xd0054\n#define CCM_REG_N_SM_CTX_LD_3\t\t\t\t\t 0xd0058\n#define CCM_REG_N_SM_CTX_LD_4\t\t\t\t\t 0xd005c\n \n#define CCM_REG_PBF_IFEN\t\t\t\t\t 0xd0028\n \n#define CCM_REG_PBF_LENGTH_MIS\t\t\t\t\t 0xd0180\n \n#define CCM_REG_PBF_WEIGHT\t\t\t\t\t 0xd00ac\n#define CCM_REG_PHYS_QNUM1_0\t\t\t\t\t 0xd0134\n#define CCM_REG_PHYS_QNUM1_1\t\t\t\t\t 0xd0138\n#define CCM_REG_PHYS_QNUM2_0\t\t\t\t\t 0xd013c\n#define CCM_REG_PHYS_QNUM2_1\t\t\t\t\t 0xd0140\n#define CCM_REG_PHYS_QNUM3_0\t\t\t\t\t 0xd0144\n#define CCM_REG_PHYS_QNUM3_1\t\t\t\t\t 0xd0148\n#define CCM_REG_QOS_PHYS_QNUM0_0\t\t\t\t 0xd0114\n#define CCM_REG_QOS_PHYS_QNUM0_1\t\t\t\t 0xd0118\n#define CCM_REG_QOS_PHYS_QNUM1_0\t\t\t\t 0xd011c\n#define CCM_REG_QOS_PHYS_QNUM1_1\t\t\t\t 0xd0120\n#define CCM_REG_QOS_PHYS_QNUM2_0\t\t\t\t 0xd0124\n#define CCM_REG_QOS_PHYS_QNUM2_1\t\t\t\t 0xd0128\n#define CCM_REG_QOS_PHYS_QNUM3_0\t\t\t\t 0xd012c\n#define CCM_REG_QOS_PHYS_QNUM3_1\t\t\t\t 0xd0130\n \n#define CCM_REG_STORM_CCM_IFEN\t\t\t\t\t 0xd0010\n \n#define CCM_REG_STORM_LENGTH_MIS\t\t\t\t 0xd016c\n \n#define CCM_REG_STORM_WEIGHT\t\t\t\t\t 0xd009c\n \n#define CCM_REG_TSEM_IFEN\t\t\t\t\t 0xd001c\n \n#define CCM_REG_TSEM_LENGTH_MIS \t\t\t\t 0xd0174\n \n#define CCM_REG_TSEM_WEIGHT\t\t\t\t\t 0xd00a0\n \n#define CCM_REG_USEM_IFEN\t\t\t\t\t 0xd0024\n \n#define CCM_REG_USEM_LENGTH_MIS \t\t\t\t 0xd017c\n \n#define CCM_REG_USEM_WEIGHT\t\t\t\t\t 0xd00a8\n \n#define CCM_REG_XSEM_IFEN\t\t\t\t\t 0xd0020\n \n#define CCM_REG_XSEM_LENGTH_MIS \t\t\t\t 0xd0178\n \n#define CCM_REG_XSEM_WEIGHT\t\t\t\t\t 0xd00a4\n \n#define CCM_REG_XX_DESCR_TABLE\t\t\t\t\t 0xd0300\n#define CCM_REG_XX_DESCR_TABLE_SIZE\t\t\t\t 24\n \n#define CCM_REG_XX_FREE \t\t\t\t\t 0xd0184\n \n#define CCM_REG_XX_INIT_CRD\t\t\t\t\t 0xd0220\n \n#define CCM_REG_XX_MSG_NUM\t\t\t\t\t 0xd0224\n \n#define CCM_REG_XX_OVFL_EVNT_ID \t\t\t\t 0xd0044\n \n#define CCM_REG_XX_TABLE\t\t\t\t\t 0xd0280\n#define CDU_REG_CDU_CHK_MASK0\t\t\t\t\t 0x101000\n#define CDU_REG_CDU_CHK_MASK1\t\t\t\t\t 0x101004\n#define CDU_REG_CDU_CONTROL0\t\t\t\t\t 0x101008\n#define CDU_REG_CDU_DEBUG\t\t\t\t\t 0x101010\n#define CDU_REG_CDU_GLOBAL_PARAMS\t\t\t\t 0x101020\n \n#define CDU_REG_CDU_INT_MASK\t\t\t\t\t 0x10103c\n \n#define CDU_REG_CDU_INT_STS\t\t\t\t\t 0x101030\n \n#define CDU_REG_CDU_PRTY_MASK\t\t\t\t\t 0x10104c\n \n#define CDU_REG_CDU_PRTY_STS\t\t\t\t\t 0x101040\n \n#define CDU_REG_CDU_PRTY_STS_CLR\t\t\t\t 0x101044\n \n#define CDU_REG_ERROR_DATA\t\t\t\t\t 0x101014\n \n#define CDU_REG_L1TT\t\t\t\t\t\t 0x101800\n \n#define CDU_REG_MATT\t\t\t\t\t\t 0x101100\n \n#define CDU_REG_MF_MODE \t\t\t\t\t 0x101050\n \n#define CFC_REG_AC_INIT_DONE\t\t\t\t\t 0x104078\n \n#define CFC_REG_ACTIVITY_COUNTER\t\t\t\t 0x104400\n#define CFC_REG_ACTIVITY_COUNTER_SIZE\t\t\t\t 256\n \n#define CFC_REG_CAM_INIT_DONE\t\t\t\t\t 0x10407c\n \n#define CFC_REG_CFC_INT_MASK\t\t\t\t\t 0x104108\n \n#define CFC_REG_CFC_INT_STS\t\t\t\t\t 0x1040fc\n \n#define CFC_REG_CFC_INT_STS_CLR \t\t\t\t 0x104100\n \n#define CFC_REG_CFC_PRTY_MASK\t\t\t\t\t 0x104118\n \n#define CFC_REG_CFC_PRTY_STS\t\t\t\t\t 0x10410c\n \n#define CFC_REG_CFC_PRTY_STS_CLR\t\t\t\t 0x104110\n \n#define CFC_REG_CID_CAM \t\t\t\t\t 0x104800\n#define CFC_REG_CONTROL0\t\t\t\t\t 0x104028\n#define CFC_REG_DEBUG0\t\t\t\t\t\t 0x104050\n \n#define CFC_REG_DISABLE_ON_ERROR\t\t\t\t 0x104044\n \n#define CFC_REG_ERROR_VECTOR\t\t\t\t\t 0x10403c\n \n#define CFC_REG_INFO_RAM\t\t\t\t\t 0x105000\n#define CFC_REG_INFO_RAM_SIZE\t\t\t\t\t 1024\n#define CFC_REG_INIT_REG\t\t\t\t\t 0x10404c\n#define CFC_REG_INTERFACES\t\t\t\t\t 0x104058\n \n#define CFC_REG_LCREQ_WEIGHTS\t\t\t\t\t 0x104084\n \n#define CFC_REG_LINK_LIST\t\t\t\t\t 0x104c00\n#define CFC_REG_LINK_LIST_SIZE\t\t\t\t\t 256\n \n#define CFC_REG_LL_INIT_DONE\t\t\t\t\t 0x104074\n \n#define CFC_REG_NUM_LCIDS_ALLOC \t\t\t\t 0x104020\n \n#define CFC_REG_NUM_LCIDS_ARRIVING\t\t\t\t 0x104004\n#define CFC_REG_NUM_LCIDS_INSIDE_PF\t\t\t\t 0x104120\n \n#define CFC_REG_NUM_LCIDS_LEAVING\t\t\t\t 0x104018\n#define CFC_REG_WEAK_ENABLE_PF\t\t\t\t\t 0x104124\n \n#define CSDM_REG_AGG_INT_EVENT_0\t\t\t\t 0xc2038\n#define CSDM_REG_AGG_INT_EVENT_10\t\t\t\t 0xc2060\n#define CSDM_REG_AGG_INT_EVENT_11\t\t\t\t 0xc2064\n#define CSDM_REG_AGG_INT_EVENT_12\t\t\t\t 0xc2068\n#define CSDM_REG_AGG_INT_EVENT_13\t\t\t\t 0xc206c\n#define CSDM_REG_AGG_INT_EVENT_14\t\t\t\t 0xc2070\n#define CSDM_REG_AGG_INT_EVENT_15\t\t\t\t 0xc2074\n#define CSDM_REG_AGG_INT_EVENT_16\t\t\t\t 0xc2078\n#define CSDM_REG_AGG_INT_EVENT_2\t\t\t\t 0xc2040\n#define CSDM_REG_AGG_INT_EVENT_3\t\t\t\t 0xc2044\n#define CSDM_REG_AGG_INT_EVENT_4\t\t\t\t 0xc2048\n#define CSDM_REG_AGG_INT_EVENT_5\t\t\t\t 0xc204c\n#define CSDM_REG_AGG_INT_EVENT_6\t\t\t\t 0xc2050\n#define CSDM_REG_AGG_INT_EVENT_7\t\t\t\t 0xc2054\n#define CSDM_REG_AGG_INT_EVENT_8\t\t\t\t 0xc2058\n#define CSDM_REG_AGG_INT_EVENT_9\t\t\t\t 0xc205c\n \n#define CSDM_REG_AGG_INT_MODE_10\t\t\t\t 0xc21e0\n#define CSDM_REG_AGG_INT_MODE_11\t\t\t\t 0xc21e4\n#define CSDM_REG_AGG_INT_MODE_12\t\t\t\t 0xc21e8\n#define CSDM_REG_AGG_INT_MODE_13\t\t\t\t 0xc21ec\n#define CSDM_REG_AGG_INT_MODE_14\t\t\t\t 0xc21f0\n#define CSDM_REG_AGG_INT_MODE_15\t\t\t\t 0xc21f4\n#define CSDM_REG_AGG_INT_MODE_16\t\t\t\t 0xc21f8\n#define CSDM_REG_AGG_INT_MODE_6 \t\t\t\t 0xc21d0\n#define CSDM_REG_AGG_INT_MODE_7 \t\t\t\t 0xc21d4\n#define CSDM_REG_AGG_INT_MODE_8 \t\t\t\t 0xc21d8\n#define CSDM_REG_AGG_INT_MODE_9 \t\t\t\t 0xc21dc\n \n#define CSDM_REG_CFC_RSP_START_ADDR\t\t\t\t 0xc2008\n \n#define CSDM_REG_CMP_COUNTER_MAX0\t\t\t\t 0xc201c\n \n#define CSDM_REG_CMP_COUNTER_MAX1\t\t\t\t 0xc2020\n \n#define CSDM_REG_CMP_COUNTER_MAX2\t\t\t\t 0xc2024\n \n#define CSDM_REG_CMP_COUNTER_MAX3\t\t\t\t 0xc2028\n \n#define CSDM_REG_CMP_COUNTER_START_ADDR \t\t\t 0xc200c\n \n#define CSDM_REG_CSDM_INT_MASK_0\t\t\t\t 0xc229c\n#define CSDM_REG_CSDM_INT_MASK_1\t\t\t\t 0xc22ac\n \n#define CSDM_REG_CSDM_INT_STS_0 \t\t\t\t 0xc2290\n#define CSDM_REG_CSDM_INT_STS_1 \t\t\t\t 0xc22a0\n \n#define CSDM_REG_CSDM_PRTY_MASK \t\t\t\t 0xc22bc\n \n#define CSDM_REG_CSDM_PRTY_STS\t\t\t\t\t 0xc22b0\n \n#define CSDM_REG_CSDM_PRTY_STS_CLR\t\t\t\t 0xc22b4\n#define CSDM_REG_ENABLE_IN1\t\t\t\t\t 0xc2238\n#define CSDM_REG_ENABLE_IN2\t\t\t\t\t 0xc223c\n#define CSDM_REG_ENABLE_OUT1\t\t\t\t\t 0xc2240\n#define CSDM_REG_ENABLE_OUT2\t\t\t\t\t 0xc2244\n \n#define CSDM_REG_INIT_CREDIT_PXP_CTRL\t\t\t\t 0xc24bc\n \n#define CSDM_REG_NUM_OF_ACK_AFTER_PLACE \t\t\t 0xc227c\n \n#define CSDM_REG_NUM_OF_PKT_END_MSG\t\t\t\t 0xc2274\n \n#define CSDM_REG_NUM_OF_PXP_ASYNC_REQ\t\t\t\t 0xc2278\n \n#define CSDM_REG_NUM_OF_Q0_CMD\t\t\t\t\t 0xc2248\n \n#define CSDM_REG_NUM_OF_Q10_CMD \t\t\t\t 0xc226c\n \n#define CSDM_REG_NUM_OF_Q11_CMD \t\t\t\t 0xc2270\n \n#define CSDM_REG_NUM_OF_Q1_CMD\t\t\t\t\t 0xc224c\n \n#define CSDM_REG_NUM_OF_Q3_CMD\t\t\t\t\t 0xc2250\n \n#define CSDM_REG_NUM_OF_Q4_CMD\t\t\t\t\t 0xc2254\n \n#define CSDM_REG_NUM_OF_Q5_CMD\t\t\t\t\t 0xc2258\n \n#define CSDM_REG_NUM_OF_Q6_CMD\t\t\t\t\t 0xc225c\n \n#define CSDM_REG_NUM_OF_Q7_CMD\t\t\t\t\t 0xc2260\n \n#define CSDM_REG_NUM_OF_Q8_CMD\t\t\t\t\t 0xc2264\n \n#define CSDM_REG_NUM_OF_Q9_CMD\t\t\t\t\t 0xc2268\n \n#define CSDM_REG_Q_COUNTER_START_ADDR\t\t\t\t 0xc2010\n \n#define CSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY\t\t\t 0xc2548\n \n#define CSDM_REG_SYNC_PARSER_EMPTY\t\t\t\t 0xc2550\n \n#define CSDM_REG_SYNC_SYNC_EMPTY\t\t\t\t 0xc2558\n \n#define CSDM_REG_TIMER_TICK\t\t\t\t\t 0xc2000\n \n#define CSEM_REG_ARB_CYCLE_SIZE \t\t\t\t 0x200034\n \n#define CSEM_REG_ARB_ELEMENT0\t\t\t\t\t 0x200020\n \n#define CSEM_REG_ARB_ELEMENT1\t\t\t\t\t 0x200024\n \n#define CSEM_REG_ARB_ELEMENT2\t\t\t\t\t 0x200028\n \n#define CSEM_REG_ARB_ELEMENT3\t\t\t\t\t 0x20002c\n \n#define CSEM_REG_ARB_ELEMENT4\t\t\t\t\t 0x200030\n \n#define CSEM_REG_CSEM_INT_MASK_0\t\t\t\t 0x200110\n#define CSEM_REG_CSEM_INT_MASK_1\t\t\t\t 0x200120\n \n#define CSEM_REG_CSEM_INT_STS_0 \t\t\t\t 0x200104\n#define CSEM_REG_CSEM_INT_STS_1 \t\t\t\t 0x200114\n \n#define CSEM_REG_CSEM_PRTY_MASK_0\t\t\t\t 0x200130\n#define CSEM_REG_CSEM_PRTY_MASK_1\t\t\t\t 0x200140\n \n#define CSEM_REG_CSEM_PRTY_STS_0\t\t\t\t 0x200124\n#define CSEM_REG_CSEM_PRTY_STS_1\t\t\t\t 0x200134\n \n#define CSEM_REG_CSEM_PRTY_STS_CLR_0\t\t\t\t 0x200128\n#define CSEM_REG_CSEM_PRTY_STS_CLR_1\t\t\t\t 0x200138\n#define CSEM_REG_ENABLE_IN\t\t\t\t\t 0x2000a4\n#define CSEM_REG_ENABLE_OUT\t\t\t\t\t 0x2000a8\n \n#define CSEM_REG_FAST_MEMORY\t\t\t\t\t 0x220000\n \n#define CSEM_REG_FIC0_DISABLE\t\t\t\t\t 0x200224\n \n#define CSEM_REG_FIC1_DISABLE\t\t\t\t\t 0x200234\n \n#define CSEM_REG_INT_TABLE\t\t\t\t\t 0x200400\n \n#define CSEM_REG_MSG_NUM_FIC0\t\t\t\t\t 0x200000\n \n#define CSEM_REG_MSG_NUM_FIC1\t\t\t\t\t 0x200004\n \n#define CSEM_REG_MSG_NUM_FOC0\t\t\t\t\t 0x200008\n \n#define CSEM_REG_MSG_NUM_FOC1\t\t\t\t\t 0x20000c\n \n#define CSEM_REG_MSG_NUM_FOC2\t\t\t\t\t 0x200010\n \n#define CSEM_REG_MSG_NUM_FOC3\t\t\t\t\t 0x200014\n \n#define CSEM_REG_PAS_DISABLE\t\t\t\t\t 0x20024c\n \n#define CSEM_REG_PASSIVE_BUFFER \t\t\t\t 0x202000\n \n#define CSEM_REG_PRAM\t\t\t\t\t\t 0x240000\n \n#define CSEM_REG_SLEEP_THREADS_VALID\t\t\t\t 0x20026c\n \n#define CSEM_REG_SLOW_EXT_STORE_EMPTY\t\t\t\t 0x2002a0\n \n#define CSEM_REG_THREADS_LIST\t\t\t\t\t 0x2002e4\n \n#define CSEM_REG_TS_0_AS\t\t\t\t\t 0x200038\n \n#define CSEM_REG_TS_10_AS\t\t\t\t\t 0x200060\n \n#define CSEM_REG_TS_11_AS\t\t\t\t\t 0x200064\n \n#define CSEM_REG_TS_12_AS\t\t\t\t\t 0x200068\n \n#define CSEM_REG_TS_13_AS\t\t\t\t\t 0x20006c\n \n#define CSEM_REG_TS_14_AS\t\t\t\t\t 0x200070\n \n#define CSEM_REG_TS_15_AS\t\t\t\t\t 0x200074\n \n#define CSEM_REG_TS_16_AS\t\t\t\t\t 0x200078\n \n#define CSEM_REG_TS_17_AS\t\t\t\t\t 0x20007c\n \n#define CSEM_REG_TS_18_AS\t\t\t\t\t 0x200080\n \n#define CSEM_REG_TS_1_AS\t\t\t\t\t 0x20003c\n \n#define CSEM_REG_TS_2_AS\t\t\t\t\t 0x200040\n \n#define CSEM_REG_TS_3_AS\t\t\t\t\t 0x200044\n \n#define CSEM_REG_TS_4_AS\t\t\t\t\t 0x200048\n \n#define CSEM_REG_TS_5_AS\t\t\t\t\t 0x20004c\n \n#define CSEM_REG_TS_6_AS\t\t\t\t\t 0x200050\n \n#define CSEM_REG_TS_7_AS\t\t\t\t\t 0x200054\n \n#define CSEM_REG_TS_8_AS\t\t\t\t\t 0x200058\n \n#define CSEM_REG_TS_9_AS\t\t\t\t\t 0x20005c\n \n#define CSEM_REG_VFPF_ERR_NUM\t\t\t\t\t 0x200380\n \n#define DBG_REG_DBG_PRTY_MASK\t\t\t\t\t 0xc0a8\n \n#define DBG_REG_DBG_PRTY_STS\t\t\t\t\t 0xc09c\n \n#define DBG_REG_DBG_PRTY_STS_CLR\t\t\t\t 0xc0a0\n \n#define DMAE_REG_BACKWARD_COMP_EN\t\t\t\t 0x10207c\n \n#define DMAE_REG_CMD_MEM\t\t\t\t\t 0x102400\n#define DMAE_REG_CMD_MEM_SIZE\t\t\t\t\t 224\n \n#define DMAE_REG_CRC16C_INIT\t\t\t\t\t 0x10201c\n \n#define DMAE_REG_CRC16T10_INIT\t\t\t\t\t 0x102020\n \n#define DMAE_REG_DMAE_INT_MASK\t\t\t\t\t 0x102054\n \n#define DMAE_REG_DMAE_PRTY_MASK \t\t\t\t 0x102064\n \n#define DMAE_REG_DMAE_PRTY_STS\t\t\t\t\t 0x102058\n \n#define DMAE_REG_DMAE_PRTY_STS_CLR\t\t\t\t 0x10205c\n \n#define DMAE_REG_GO_C0\t\t\t\t\t\t 0x102080\n \n#define DMAE_REG_GO_C1\t\t\t\t\t\t 0x102084\n \n#define DMAE_REG_GO_C10 \t\t\t\t\t 0x102088\n \n#define DMAE_REG_GO_C11 \t\t\t\t\t 0x10208c\n \n#define DMAE_REG_GO_C12 \t\t\t\t\t 0x102090\n \n#define DMAE_REG_GO_C13 \t\t\t\t\t 0x102094\n \n#define DMAE_REG_GO_C14 \t\t\t\t\t 0x102098\n \n#define DMAE_REG_GO_C15 \t\t\t\t\t 0x10209c\n \n#define DMAE_REG_GO_C2\t\t\t\t\t\t 0x1020a0\n \n#define DMAE_REG_GO_C3\t\t\t\t\t\t 0x1020a4\n \n#define DMAE_REG_GO_C4\t\t\t\t\t\t 0x1020a8\n \n#define DMAE_REG_GO_C5\t\t\t\t\t\t 0x1020ac\n \n#define DMAE_REG_GO_C6\t\t\t\t\t\t 0x1020b0\n \n#define DMAE_REG_GO_C7\t\t\t\t\t\t 0x1020b4\n \n#define DMAE_REG_GO_C8\t\t\t\t\t\t 0x1020b8\n \n#define DMAE_REG_GO_C9\t\t\t\t\t\t 0x1020bc\n \n#define DMAE_REG_GRC_IFEN\t\t\t\t\t 0x102008\n \n#define DMAE_REG_PCI_IFEN\t\t\t\t\t 0x102004\n \n#define DMAE_REG_PXP_REQ_INIT_CRD\t\t\t\t 0x1020c0\n \n#define DORQ_REG_AGG_CMD0\t\t\t\t\t 0x170060\n \n#define DORQ_REG_AGG_CMD1\t\t\t\t\t 0x170064\n \n#define DORQ_REG_AGG_CMD2\t\t\t\t\t 0x170068\n \n#define DORQ_REG_AGG_CMD3\t\t\t\t\t 0x17006c\n \n#define DORQ_REG_CMHEAD_RX\t\t\t\t\t 0x170050\n \n#define DORQ_REG_DB_ADDR0\t\t\t\t\t 0x17008c\n \n#define DORQ_REG_DORQ_INT_MASK\t\t\t\t\t 0x170180\n \n#define DORQ_REG_DORQ_INT_STS\t\t\t\t\t 0x170174\n \n#define DORQ_REG_DORQ_INT_STS_CLR\t\t\t\t 0x170178\n \n#define DORQ_REG_DORQ_PRTY_MASK \t\t\t\t 0x170190\n \n#define DORQ_REG_DORQ_PRTY_STS\t\t\t\t\t 0x170184\n \n#define DORQ_REG_DORQ_PRTY_STS_CLR\t\t\t\t 0x170188\n \n#define DORQ_REG_DPM_CID_ADDR\t\t\t\t\t 0x170044\n \n#define DORQ_REG_DPM_CID_OFST\t\t\t\t\t 0x170030\n \n#define DORQ_REG_DQ_FIFO_AFULL_TH\t\t\t\t 0x17007c\n \n#define DORQ_REG_DQ_FIFO_FULL_TH\t\t\t\t 0x170078\n \n#define DORQ_REG_DQ_FILL_LVLF\t\t\t\t\t 0x1700a4\n \n#define DORQ_REG_DQ_FULL_ST\t\t\t\t\t 0x1700c0\n \n#define DORQ_REG_ERR_CMHEAD\t\t\t\t\t 0x170058\n#define DORQ_REG_IF_EN\t\t\t\t\t\t 0x170004\n#define DORQ_REG_MAX_RVFID_SIZE\t\t\t\t 0x1701ec\n#define DORQ_REG_MODE_ACT\t\t\t\t\t 0x170008\n \n#define DORQ_REG_NORM_CID_OFST\t\t\t\t\t 0x17002c\n \n#define DORQ_REG_NORM_CMHEAD_TX \t\t\t\t 0x17004c\n \n#define DORQ_REG_OUTST_REQ\t\t\t\t\t 0x17003c\n#define DORQ_REG_PF_USAGE_CNT\t\t\t\t\t 0x1701d0\n#define DORQ_REG_REGN\t\t\t\t\t\t 0x170038\n \n#define DORQ_REG_RSPA_CRD_CNT\t\t\t\t\t 0x1700ac\n \n#define DORQ_REG_RSPB_CRD_CNT\t\t\t\t\t 0x1700b0\n \n#define DORQ_REG_RSP_INIT_CRD\t\t\t\t\t 0x170048\n#define DORQ_REG_RSPB_CRD_CNT\t\t\t\t\t 0x1700b0\n#define DORQ_REG_VF_NORM_CID_BASE\t\t\t\t 0x1701a0\n#define DORQ_REG_VF_NORM_CID_OFST\t\t\t\t 0x1701f4\n#define DORQ_REG_VF_NORM_CID_WND_SIZE\t\t\t\t 0x1701a4\n#define DORQ_REG_VF_NORM_MAX_CID_COUNT\t\t\t\t 0x1701e4\n#define DORQ_REG_VF_NORM_VF_BASE\t\t\t\t 0x1701a8\n \n#define DORQ_REG_VF_TYPE_MASK_0\t\t\t\t\t 0x170218\n \n#define DORQ_REG_VF_TYPE_MAX_MCID_0\t\t\t\t 0x1702d8\n \n#define DORQ_REG_VF_TYPE_MIN_MCID_0\t\t\t\t 0x170298\n \n#define DORQ_REG_VF_TYPE_VALUE_0\t\t\t\t 0x170258\n#define DORQ_REG_VF_USAGE_CT_LIMIT\t\t\t\t 0x170340\n\n \n#define DORQ_REG_SHRT_ACT_CNT\t\t\t\t\t 0x170070\n \n#define DORQ_REG_SHRT_CMHEAD\t\t\t\t\t 0x170054\n#define HC_CONFIG_0_REG_ATTN_BIT_EN_0\t\t\t\t (0x1<<4)\n#define HC_CONFIG_0_REG_BLOCK_DISABLE_0\t\t\t\t (0x1<<0)\n#define HC_CONFIG_0_REG_INT_LINE_EN_0\t\t\t\t (0x1<<3)\n#define HC_CONFIG_0_REG_MSI_ATTN_EN_0\t\t\t\t (0x1<<7)\n#define HC_CONFIG_0_REG_MSI_MSIX_INT_EN_0\t\t\t (0x1<<2)\n#define HC_CONFIG_0_REG_SINGLE_ISR_EN_0\t\t\t\t (0x1<<1)\n#define HC_CONFIG_1_REG_BLOCK_DISABLE_1\t\t\t\t (0x1<<0)\n#define DORQ_REG_VF_USAGE_CNT\t\t\t\t\t 0x170320\n#define HC_REG_AGG_INT_0\t\t\t\t\t 0x108050\n#define HC_REG_AGG_INT_1\t\t\t\t\t 0x108054\n#define HC_REG_ATTN_BIT \t\t\t\t\t 0x108120\n#define HC_REG_ATTN_IDX \t\t\t\t\t 0x108100\n#define HC_REG_ATTN_MSG0_ADDR_L \t\t\t\t 0x108018\n#define HC_REG_ATTN_MSG1_ADDR_L \t\t\t\t 0x108020\n#define HC_REG_ATTN_NUM_P0\t\t\t\t\t 0x108038\n#define HC_REG_ATTN_NUM_P1\t\t\t\t\t 0x10803c\n#define HC_REG_COMMAND_REG\t\t\t\t\t 0x108180\n#define HC_REG_CONFIG_0 \t\t\t\t\t 0x108000\n#define HC_REG_CONFIG_1 \t\t\t\t\t 0x108004\n#define HC_REG_FUNC_NUM_P0\t\t\t\t\t 0x1080ac\n#define HC_REG_FUNC_NUM_P1\t\t\t\t\t 0x1080b0\n \n#define HC_REG_HC_PRTY_MASK\t\t\t\t\t 0x1080a0\n \n#define HC_REG_HC_PRTY_STS\t\t\t\t\t 0x108094\n \n#define HC_REG_HC_PRTY_STS_CLR\t\t\t\t\t 0x108098\n#define HC_REG_INT_MASK\t\t\t\t\t\t 0x108108\n#define HC_REG_LEADING_EDGE_0\t\t\t\t\t 0x108040\n#define HC_REG_LEADING_EDGE_1\t\t\t\t\t 0x108048\n#define HC_REG_MAIN_MEMORY\t\t\t\t\t 0x108800\n#define HC_REG_MAIN_MEMORY_SIZE\t\t\t\t\t 152\n#define HC_REG_P0_PROD_CONS\t\t\t\t\t 0x108200\n#define HC_REG_P1_PROD_CONS\t\t\t\t\t 0x108400\n#define HC_REG_PBA_COMMAND\t\t\t\t\t 0x108140\n#define HC_REG_PCI_CONFIG_0\t\t\t\t\t 0x108010\n#define HC_REG_PCI_CONFIG_1\t\t\t\t\t 0x108014\n#define HC_REG_STATISTIC_COUNTERS\t\t\t\t 0x109000\n#define HC_REG_TRAILING_EDGE_0\t\t\t\t\t 0x108044\n#define HC_REG_TRAILING_EDGE_1\t\t\t\t\t 0x10804c\n#define HC_REG_UC_RAM_ADDR_0\t\t\t\t\t 0x108028\n#define HC_REG_UC_RAM_ADDR_1\t\t\t\t\t 0x108030\n#define HC_REG_USTORM_ADDR_FOR_COALESCE \t\t\t 0x108068\n#define HC_REG_VQID_0\t\t\t\t\t\t 0x108008\n#define HC_REG_VQID_1\t\t\t\t\t\t 0x10800c\n#define IGU_BLOCK_CONFIGURATION_REG_BACKWARD_COMP_EN\t\t (0x1<<1)\n#define IGU_BLOCK_CONFIGURATION_REG_BLOCK_ENABLE\t\t (0x1<<0)\n#define IGU_REG_ATTENTION_ACK_BITS\t\t\t\t 0x130108\n \n#define IGU_REG_ATTN_FSM\t\t\t\t\t 0x130054\n#define IGU_REG_ATTN_MSG_ADDR_H\t\t\t\t 0x13011c\n#define IGU_REG_ATTN_MSG_ADDR_L\t\t\t\t 0x130120\n \n#define IGU_REG_ATTN_WRITE_DONE_PENDING\t\t\t 0x130030\n#define IGU_REG_BLOCK_CONFIGURATION\t\t\t\t 0x130000\n#define IGU_REG_COMMAND_REG_32LSB_DATA\t\t\t\t 0x130124\n#define IGU_REG_COMMAND_REG_CTRL\t\t\t\t 0x13012c\n \n#define IGU_REG_CSTORM_TYPE_0_SB_CLEANUP\t\t\t 0x130200\n \n#define IGU_REG_CTRL_FSM\t\t\t\t\t 0x130064\n \n#define IGU_REG_ERROR_HANDLING_DATA_VALID\t\t\t 0x130130\n \n#define IGU_REG_IGU_PRTY_MASK\t\t\t\t\t 0x1300a8\n \n#define IGU_REG_IGU_PRTY_STS\t\t\t\t\t 0x13009c\n \n#define IGU_REG_IGU_PRTY_STS_CLR\t\t\t\t 0x1300a0\n \n#define IGU_REG_INT_HANDLE_FSM\t\t\t\t\t 0x130050\n#define IGU_REG_LEADING_EDGE_LATCH\t\t\t\t 0x130134\n \n#define IGU_REG_MAPPING_MEMORY\t\t\t\t\t 0x131000\n#define IGU_REG_MAPPING_MEMORY_SIZE\t\t\t\t 136\n#define IGU_REG_PBA_STATUS_LSB\t\t\t\t\t 0x130138\n#define IGU_REG_PBA_STATUS_MSB\t\t\t\t\t 0x13013c\n#define IGU_REG_PCI_PF_MSI_EN\t\t\t\t\t 0x130140\n#define IGU_REG_PCI_PF_MSIX_EN\t\t\t\t\t 0x130144\n#define IGU_REG_PCI_PF_MSIX_FUNC_MASK\t\t\t\t 0x130148\n \n#define IGU_REG_PENDING_BITS_STATUS\t\t\t\t 0x130300\n#define IGU_REG_PF_CONFIGURATION\t\t\t\t 0x130154\n \n#define IGU_REG_PROD_CONS_MEMORY\t\t\t\t 0x132000\n \n#define IGU_REG_PXP_ARB_FSM\t\t\t\t\t 0x130068\n \n#define IGU_REG_RESET_MEMORIES\t\t\t\t\t 0x130158\n \n#define IGU_REG_SB_CTRL_FSM\t\t\t\t\t 0x13004c\n#define IGU_REG_SB_INT_BEFORE_MASK_LSB\t\t\t\t 0x13015c\n#define IGU_REG_SB_INT_BEFORE_MASK_MSB\t\t\t\t 0x130160\n#define IGU_REG_SB_MASK_LSB\t\t\t\t\t 0x130164\n#define IGU_REG_SB_MASK_MSB\t\t\t\t\t 0x130168\n \n#define IGU_REG_SILENT_DROP\t\t\t\t\t 0x13016c\n \n#define IGU_REG_STATISTIC_NUM_MESSAGE_SENT\t\t\t 0x130800\n \n#define IGU_REG_TIMER_MASKING_VALUE\t\t\t\t 0x13003c\n#define IGU_REG_TRAILING_EDGE_LATCH\t\t\t\t 0x130104\n#define IGU_REG_VF_CONFIGURATION\t\t\t\t 0x130170\n \n#define IGU_REG_WRITE_DONE_PENDING\t\t\t\t 0x130480\n#define MCP_A_REG_MCPR_SCRATCH\t\t\t\t\t 0x3a0000\n#define MCP_REG_MCPR_ACCESS_LOCK\t\t\t\t 0x8009c\n#define MCP_REG_MCPR_CPU_PROGRAM_COUNTER\t\t\t 0x8501c\n#define MCP_REG_MCPR_GP_INPUTS\t\t\t\t\t 0x800c0\n#define MCP_REG_MCPR_GP_OENABLE\t\t\t\t\t 0x800c8\n#define MCP_REG_MCPR_GP_OUTPUTS\t\t\t\t\t 0x800c4\n#define MCP_REG_MCPR_IMC_COMMAND\t\t\t\t 0x85900\n#define MCP_REG_MCPR_IMC_DATAREG0\t\t\t\t 0x85920\n#define MCP_REG_MCPR_IMC_SLAVE_CONTROL\t\t\t\t 0x85904\n#define MCP_REG_MCPR_CPU_PROGRAM_COUNTER\t\t\t 0x8501c\n#define MCP_REG_MCPR_NVM_ACCESS_ENABLE\t\t\t\t 0x86424\n#define MCP_REG_MCPR_NVM_ADDR\t\t\t\t\t 0x8640c\n#define MCP_REG_MCPR_NVM_CFG4\t\t\t\t\t 0x8642c\n#define MCP_REG_MCPR_NVM_COMMAND\t\t\t\t 0x86400\n#define MCP_REG_MCPR_NVM_READ\t\t\t\t\t 0x86410\n#define MCP_REG_MCPR_NVM_SW_ARB \t\t\t\t 0x86420\n#define MCP_REG_MCPR_NVM_WRITE\t\t\t\t\t 0x86408\n#define MCP_REG_MCPR_SCRATCH\t\t\t\t\t 0xa0000\n#define MISC_AEU_GENERAL_MASK_REG_AEU_NIG_CLOSE_MASK\t\t (0x1<<1)\n#define MISC_AEU_GENERAL_MASK_REG_AEU_PXP_CLOSE_MASK\t\t (0x1<<0)\n \n#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_0\t\t\t 0xa42c\n#define MISC_REG_AEU_AFTER_INVERT_1_FUNC_1\t\t\t 0xa430\n \n#define MISC_REG_AEU_AFTER_INVERT_1_MCP \t\t\t 0xa434\n \n#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_0\t\t\t 0xa438\n#define MISC_REG_AEU_AFTER_INVERT_2_FUNC_1\t\t\t 0xa43c\n \n#define MISC_REG_AEU_AFTER_INVERT_2_MCP \t\t\t 0xa440\n \n#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_0\t\t\t 0xa444\n#define MISC_REG_AEU_AFTER_INVERT_3_FUNC_1\t\t\t 0xa448\n \n#define MISC_REG_AEU_AFTER_INVERT_3_MCP \t\t\t 0xa44c\n \n#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_0\t\t\t 0xa450\n#define MISC_REG_AEU_AFTER_INVERT_4_FUNC_1\t\t\t 0xa454\n \n#define MISC_REG_AEU_AFTER_INVERT_4_MCP \t\t\t 0xa458\n \n#define MISC_REG_AEU_AFTER_INVERT_5_FUNC_0\t\t\t 0xa700\n \n#define MISC_REG_AEU_CLR_LATCH_SIGNAL\t\t\t\t 0xa45c\n \n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0\t\t\t 0xa06c\n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_1\t\t\t 0xa07c\n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_2\t\t\t 0xa08c\n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_3\t\t\t 0xa09c\n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_5\t\t\t 0xa0bc\n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_6\t\t\t 0xa0cc\n#define MISC_REG_AEU_ENABLE1_FUNC_0_OUT_7\t\t\t 0xa0dc\n \n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0\t\t\t 0xa10c\n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_1\t\t\t 0xa11c\n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_2\t\t\t 0xa12c\n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_3\t\t\t 0xa13c\n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_5\t\t\t 0xa15c\n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_6\t\t\t 0xa16c\n#define MISC_REG_AEU_ENABLE1_FUNC_1_OUT_7\t\t\t 0xa17c\n \n#define MISC_REG_AEU_ENABLE1_NIG_0\t\t\t\t 0xa0ec\n#define MISC_REG_AEU_ENABLE1_NIG_1\t\t\t\t 0xa18c\n \n#define MISC_REG_AEU_ENABLE1_PXP_0\t\t\t\t 0xa0fc\n#define MISC_REG_AEU_ENABLE1_PXP_1\t\t\t\t 0xa19c\n \n#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_0\t\t\t 0xa070\n#define MISC_REG_AEU_ENABLE2_FUNC_0_OUT_1\t\t\t 0xa080\n \n#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_0\t\t\t 0xa110\n#define MISC_REG_AEU_ENABLE2_FUNC_1_OUT_1\t\t\t 0xa120\n \n#define MISC_REG_AEU_ENABLE2_NIG_0\t\t\t\t 0xa0f0\n#define MISC_REG_AEU_ENABLE2_NIG_1\t\t\t\t 0xa190\n \n#define MISC_REG_AEU_ENABLE2_PXP_0\t\t\t\t 0xa100\n#define MISC_REG_AEU_ENABLE2_PXP_1\t\t\t\t 0xa1a0\n \n#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_0\t\t\t 0xa074\n#define MISC_REG_AEU_ENABLE3_FUNC_0_OUT_1\t\t\t 0xa084\n \n#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_0\t\t\t 0xa114\n#define MISC_REG_AEU_ENABLE3_FUNC_1_OUT_1\t\t\t 0xa124\n \n#define MISC_REG_AEU_ENABLE3_NIG_0\t\t\t\t 0xa0f4\n#define MISC_REG_AEU_ENABLE3_NIG_1\t\t\t\t 0xa194\n \n#define MISC_REG_AEU_ENABLE3_PXP_0\t\t\t\t 0xa104\n#define MISC_REG_AEU_ENABLE3_PXP_1\t\t\t\t 0xa1a4\n \n#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_0\t\t\t 0xa078\n#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_2\t\t\t 0xa098\n#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_4\t\t\t 0xa0b8\n#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_5\t\t\t 0xa0c8\n#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_6\t\t\t 0xa0d8\n#define MISC_REG_AEU_ENABLE4_FUNC_0_OUT_7\t\t\t 0xa0e8\n \n#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_0\t\t\t 0xa118\n#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_2\t\t\t 0xa138\n#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_4\t\t\t 0xa158\n#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_5\t\t\t 0xa168\n#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_6\t\t\t 0xa178\n#define MISC_REG_AEU_ENABLE4_FUNC_1_OUT_7\t\t\t 0xa188\n \n#define MISC_REG_AEU_ENABLE4_NIG_0\t\t\t\t 0xa0f8\n#define MISC_REG_AEU_ENABLE4_NIG_1\t\t\t\t 0xa198\n \n#define MISC_REG_AEU_ENABLE4_PXP_0\t\t\t\t 0xa108\n#define MISC_REG_AEU_ENABLE4_PXP_1\t\t\t\t 0xa1a8\n \n#define MISC_REG_AEU_ENABLE5_FUNC_0_OUT_0\t\t\t 0xa688\n \n#define MISC_REG_AEU_ENABLE5_FUNC_1_OUT_0\t\t\t 0xa6b0\n \n#define MISC_REG_AEU_GENERAL_ATTN_0\t\t\t\t 0xa000\n#define MISC_REG_AEU_GENERAL_ATTN_1\t\t\t\t 0xa004\n#define MISC_REG_AEU_GENERAL_ATTN_10\t\t\t\t 0xa028\n#define MISC_REG_AEU_GENERAL_ATTN_11\t\t\t\t 0xa02c\n#define MISC_REG_AEU_GENERAL_ATTN_12\t\t\t\t 0xa030\n#define MISC_REG_AEU_GENERAL_ATTN_2\t\t\t\t 0xa008\n#define MISC_REG_AEU_GENERAL_ATTN_3\t\t\t\t 0xa00c\n#define MISC_REG_AEU_GENERAL_ATTN_4\t\t\t\t 0xa010\n#define MISC_REG_AEU_GENERAL_ATTN_5\t\t\t\t 0xa014\n#define MISC_REG_AEU_GENERAL_ATTN_6\t\t\t\t 0xa018\n#define MISC_REG_AEU_GENERAL_ATTN_7\t\t\t\t 0xa01c\n#define MISC_REG_AEU_GENERAL_ATTN_8\t\t\t\t 0xa020\n#define MISC_REG_AEU_GENERAL_ATTN_9\t\t\t\t 0xa024\n#define MISC_REG_AEU_GENERAL_MASK\t\t\t\t 0xa61c\n \n#define MISC_REG_AEU_INVERTER_1_FUNC_0\t\t\t\t 0xa22c\n#define MISC_REG_AEU_INVERTER_1_FUNC_1\t\t\t\t 0xa23c\n \n#define MISC_REG_AEU_INVERTER_2_FUNC_0\t\t\t\t 0xa230\n#define MISC_REG_AEU_INVERTER_2_FUNC_1\t\t\t\t 0xa240\n \n#define MISC_REG_AEU_MASK_ATTN_FUNC_0\t\t\t\t 0xa060\n#define MISC_REG_AEU_MASK_ATTN_FUNC_1\t\t\t\t 0xa064\n \n#define MISC_REG_AEU_SYS_KILL_OCCURRED\t\t\t\t 0xa610\n \n#define MISC_REG_AEU_SYS_KILL_STATUS_0\t\t\t\t 0xa600\n#define MISC_REG_AEU_SYS_KILL_STATUS_1\t\t\t\t 0xa604\n#define MISC_REG_AEU_SYS_KILL_STATUS_2\t\t\t\t 0xa608\n#define MISC_REG_AEU_SYS_KILL_STATUS_3\t\t\t\t 0xa60c\n \n#define MISC_REG_BOND_ID\t\t\t\t\t 0xa400\n \n#define MISC_REG_CHIP_NUM\t\t\t\t\t 0xa408\n \n#define MISC_REG_CHIP_REV\t\t\t\t\t 0xa40c\n \n#define MISC_REG_CHIP_TYPE\t\t\t\t\t 0xac60\n#define MISC_REG_CHIP_TYPE_57811_MASK\t\t\t\t (1<<1)\n#define MISC_REG_CPMU_LP_DR_ENABLE\t\t\t\t 0xa858\n \n#define MISC_REG_CPMU_LP_FW_ENABLE_P0\t\t\t\t 0xa84c\n \n#define MISC_REG_CPMU_LP_IDLE_THR_P0\t\t\t\t 0xa8a0\n \n#define MISC_REG_CPMU_LP_MASK_ENT_P0\t\t\t\t 0xa880\n \n#define MISC_REG_CPMU_LP_MASK_EXT_P0\t\t\t\t 0xa888\n \n#define MISC_REG_CPMU_LP_SM_ENT_CNT_P0\t\t\t\t 0xa8b8\n \n#define MISC_REG_CPMU_LP_SM_ENT_CNT_P1\t\t\t\t 0xa8bc\n \n#define MISC_REG_DRIVER_CONTROL_1\t\t\t\t 0xa510\n#define MISC_REG_DRIVER_CONTROL_7\t\t\t\t 0xa3c8\n \n#define MISC_REG_E1HMF_MODE\t\t\t\t\t 0xa5f8\n \n#define MISC_REG_FOUR_PORT_PATH_SWAP\t\t\t\t 0xa75c\n \n#define MISC_REG_FOUR_PORT_PATH_SWAP_OVWR\t\t\t 0xa738\n \n#define MISC_REG_FOUR_PORT_PORT_SWAP\t\t\t\t 0xa754\n \n#define MISC_REG_FOUR_PORT_PORT_SWAP_OVWR\t\t\t 0xa734\n \n#define MISC_REG_GENERIC_CR_0\t\t\t\t\t 0xa460\n#define MISC_REG_GENERIC_CR_1\t\t\t\t\t 0xa464\n \n#define MISC_REG_GENERIC_POR_1\t\t\t\t\t 0xa474\n \n#define MISC_REG_GEN_PURP_HWG\t\t\t\t\t 0xa9a0\n \n#define MISC_REG_GPIO\t\t\t\t\t\t 0xa490\n \n#define MISC_REG_GPIO_EVENT_EN\t\t\t\t\t 0xa2bc\n \n#define MISC_REG_GPIO_INT\t\t\t\t\t 0xa494\n \n#define MISC_REG_GRC_RSV_ATTN\t\t\t\t\t 0xa3c0\n \n#define MISC_REG_GRC_TIMEOUT_ATTN\t\t\t\t 0xa3c4\n \n#define MISC_REG_GRC_TIMEOUT_EN \t\t\t\t 0xa280\n \n#define MISC_REG_LCPLL_CTRL_1\t\t\t\t\t 0xa2a4\n#define MISC_REG_LCPLL_CTRL_REG_2\t\t\t\t 0xa2a8\n \n#define MISC_REG_LCPLL_E40_PWRDWN\t\t\t\t 0xaa74\n \n#define MISC_REG_LCPLL_E40_RESETB_ANA\t\t\t\t 0xaa78\n \n#define MISC_REG_LCPLL_E40_RESETB_DIG\t\t\t\t 0xaa7c\n \n#define MISC_REG_MISC_INT_MASK\t\t\t\t\t 0xa388\n \n#define MISC_REG_MISC_PRTY_MASK \t\t\t\t 0xa398\n \n#define MISC_REG_MISC_PRTY_STS\t\t\t\t\t 0xa38c\n \n#define MISC_REG_MISC_PRTY_STS_CLR\t\t\t\t 0xa390\n#define MISC_REG_NIG_WOL_P0\t\t\t\t\t 0xa270\n#define MISC_REG_NIG_WOL_P1\t\t\t\t\t 0xa274\n \n#define MISC_REG_PCIE_HOT_RESET \t\t\t\t 0xa618\n \n#define MISC_REG_PLL_STORM_CTRL_1\t\t\t\t 0xa294\n#define MISC_REG_PLL_STORM_CTRL_2\t\t\t\t 0xa298\n#define MISC_REG_PLL_STORM_CTRL_3\t\t\t\t 0xa29c\n#define MISC_REG_PLL_STORM_CTRL_4\t\t\t\t 0xa2a0\n \n#define MISC_REG_PORT4MODE_EN\t\t\t\t\t 0xa750\n \n#define MISC_REG_PORT4MODE_EN_OVWR\t\t\t\t 0xa720\n \n#define MISC_REG_RESET_REG_1\t\t\t\t\t 0xa580\n#define MISC_REG_RESET_REG_2\t\t\t\t\t 0xa590\n \n#define MISC_REG_SHARED_MEM_ADDR\t\t\t\t 0xa2b4\n \n#define MISC_REG_SPIO\t\t\t\t\t\t 0xa4fc\n \n#define MISC_REG_SPIO_EVENT_EN\t\t\t\t\t 0xa2b8\n \n#define MISC_REG_SPIO_INT\t\t\t\t\t 0xa500\n \n#define MISC_REG_SW_TIMER_RELOAD_VAL_4\t\t\t\t 0xa2fc\n \n#define MISC_REG_SW_TIMER_VAL\t\t\t\t\t 0xa5c0\n \n#define MISC_REG_TWO_PORT_PATH_SWAP\t\t\t\t 0xa758\n \n#define MISC_REG_TWO_PORT_PATH_SWAP_OVWR\t\t\t 0xa72c\n \n#define MISC_REG_UNPREPARED\t\t\t\t\t 0xa424\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_BRCST\t (0x1<<0)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_MLCST\t (0x1<<1)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_NO_VLAN\t (0x1<<4)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_UNCST\t (0x1<<2)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_VLAN\t (0x1<<3)\n \n#define MISC_REG_WC0_CTRL_PHY_ADDR\t\t\t\t 0xa9cc\n#define MISC_REG_WC0_RESET\t\t\t\t\t 0xac30\n \n#define MISC_REG_XMAC_CORE_PORT_MODE\t\t\t\t 0xa964\n \n#define MISC_REG_XMAC_PHY_PORT_MODE\t\t\t\t 0xa960\n \n#define MSTAT_REG_RX_STAT_GR64_LO\t\t\t\t 0x200\n \n#define MSTAT_REG_TX_STAT_GTXPOK_LO\t\t\t\t 0\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_BRCST\t (0x1<<0)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_MLCST\t (0x1<<1)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_NO_VLAN\t (0x1<<4)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_UNCST\t (0x1<<2)\n#define NIG_LLH0_BRB1_DRV_MASK_REG_LLH0_BRB1_DRV_MASK_VLAN\t (0x1<<3)\n#define NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN\t\t\t (0x1<<0)\n#define NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN\t\t\t (0x1<<0)\n#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_EMAC0_MISC_MI_INT\t (0x1<<0)\n#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_SERDES0_LINK_STATUS\t (0x1<<9)\n#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK10G \t (0x1<<15)\n#define NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK_STATUS\t (0xf<<18)\n \n#define NIG_REG_BMAC0_IN_EN\t\t\t\t\t 0x100ac\n \n#define NIG_REG_BMAC0_OUT_EN\t\t\t\t\t 0x100e0\n \n#define NIG_REG_BMAC0_PAUSE_OUT_EN\t\t\t\t 0x10110\n \n#define NIG_REG_BMAC0_REGS_OUT_EN\t\t\t\t 0x100e8\n \n#define NIG_REG_BRB0_OUT_EN\t\t\t\t\t 0x100f8\n \n#define NIG_REG_BRB0_PAUSE_IN_EN\t\t\t\t 0x100c4\n \n#define NIG_REG_BRB1_OUT_EN\t\t\t\t\t 0x100fc\n \n#define NIG_REG_BRB1_PAUSE_IN_EN\t\t\t\t 0x100c8\n \n#define NIG_REG_BRB_LB_OUT_EN\t\t\t\t\t 0x10100\n \n#define NIG_REG_DEBUG_PACKET_LB \t\t\t\t 0x10800\n \n#define NIG_REG_EGRESS_DEBUG_IN_EN\t\t\t\t 0x100dc\n \n#define NIG_REG_EGRESS_DRAIN0_MODE\t\t\t\t 0x10060\n \n#define NIG_REG_EGRESS_EMAC0_OUT_EN\t\t\t\t 0x10120\n \n#define NIG_REG_EGRESS_EMAC0_PORT\t\t\t\t 0x10058\n \n#define NIG_REG_EGRESS_PBF0_IN_EN\t\t\t\t 0x100cc\n \n#define NIG_REG_EGRESS_PBF1_IN_EN\t\t\t\t 0x100d0\n \n#define NIG_REG_EGRESS_UMP0_IN_EN\t\t\t\t 0x100d4\n \n#define NIG_REG_EMAC0_IN_EN\t\t\t\t\t 0x100a4\n \n#define NIG_REG_EMAC0_PAUSE_OUT_EN\t\t\t\t 0x10118\n \n#define NIG_REG_EMAC0_STATUS_MISC_MI_INT\t\t\t 0x10494\n \n#define NIG_REG_INGRESS_BMAC0_MEM\t\t\t\t 0x10c00\n \n#define NIG_REG_INGRESS_BMAC1_MEM\t\t\t\t 0x11000\n \n#define NIG_REG_INGRESS_EOP_LB_EMPTY\t\t\t\t 0x104e0\n \n#define NIG_REG_INGRESS_EOP_LB_FIFO\t\t\t\t 0x104e4\n \n#define NIG_REG_LATCH_BC_0\t\t\t\t\t 0x16210\n \n#define NIG_REG_LATCH_STATUS_0\t\t\t\t\t 0x18000\n \n#define NIG_REG_LED_10G_P0\t\t\t\t\t 0x10320\n \n#define NIG_REG_LED_10G_P1\t\t\t\t\t 0x10324\n \n#define NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0\t\t\t 0x10318\n \n#define NIG_REG_LED_CONTROL_BLINK_RATE_P0\t\t\t 0x10310\n \n#define NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0\t\t\t 0x10308\n \n#define NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0 \t\t 0x102f8\n \n#define NIG_REG_LED_CONTROL_TRAFFIC_P0\t\t\t\t 0x10300\n \n#define NIG_REG_LED_MODE_P0\t\t\t\t\t 0x102f0\n \n#define NIG_REG_LLFC_EGRESS_SRC_ENABLE_0\t\t\t 0x16070\n#define NIG_REG_LLFC_EGRESS_SRC_ENABLE_1\t\t\t 0x16074\n \n#define NIG_REG_LLFC_ENABLE_0\t\t\t\t\t 0x16208\n#define NIG_REG_LLFC_ENABLE_1\t\t\t\t\t 0x1620c\n \n#define NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0\t\t\t 0x16058\n#define NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1\t\t\t 0x1605c\n \n#define NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0\t\t\t 0x16060\n#define NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1\t\t\t 0x16064\n \n#define NIG_REG_LLFC_OUT_EN_0\t\t\t\t\t 0x160c8\n#define NIG_REG_LLFC_OUT_EN_1\t\t\t\t\t 0x160cc\n#define NIG_REG_LLH0_ACPI_PAT_0_CRC\t\t\t\t 0x1015c\n#define NIG_REG_LLH0_ACPI_PAT_6_LEN\t\t\t\t 0x10154\n#define NIG_REG_LLH0_BRB1_DRV_MASK\t\t\t\t 0x10244\n#define NIG_REG_LLH0_BRB1_DRV_MASK_MF\t\t\t\t 0x16048\n \n#define NIG_REG_LLH0_BRB1_NOT_MCP\t\t\t\t 0x1025c\n \n#define NIG_REG_LLH0_CLS_TYPE\t\t\t\t\t 0x16080\n \n#define NIG_REG_LLH0_CM_HEADER\t\t\t\t\t 0x1007c\n#define NIG_REG_LLH0_DEST_IP_0_1\t\t\t\t 0x101dc\n#define NIG_REG_LLH0_DEST_MAC_0_0\t\t\t\t 0x101c0\n \n#define NIG_REG_LLH0_DEST_TCP_0 \t\t\t\t 0x10220\n \n#define NIG_REG_LLH0_DEST_UDP_0 \t\t\t\t 0x10214\n#define NIG_REG_LLH0_ERROR_MASK \t\t\t\t 0x1008c\n \n#define NIG_REG_LLH0_EVENT_ID\t\t\t\t\t 0x10084\n#define NIG_REG_LLH0_FUNC_EN\t\t\t\t\t 0x160fc\n#define NIG_REG_LLH0_FUNC_MEM\t\t\t\t\t 0x16180\n#define NIG_REG_LLH0_FUNC_MEM_ENABLE\t\t\t\t 0x16140\n#define NIG_REG_LLH0_FUNC_VLAN_ID\t\t\t\t 0x16100\n \n#define NIG_REG_LLH0_IPV4_IPV6_0\t\t\t\t 0x10208\n \n#define NIG_REG_LLH0_T_BIT\t\t\t\t\t 0x10074\n \n#define NIG_REG_LLH0_VLAN_ID_0\t\t\t\t\t 0x1022c\n \n#define NIG_REG_LLH0_XCM_INIT_CREDIT\t\t\t\t 0x10554\n#define NIG_REG_LLH0_XCM_MASK\t\t\t\t\t 0x10130\n#define NIG_REG_LLH1_BRB1_DRV_MASK\t\t\t\t 0x10248\n \n#define NIG_REG_LLH1_BRB1_NOT_MCP\t\t\t\t 0x102dc\n \n#define NIG_REG_LLH1_CLS_TYPE\t\t\t\t\t 0x16084\n \n#define NIG_REG_LLH1_CM_HEADER\t\t\t\t\t 0x10080\n#define NIG_REG_LLH1_ERROR_MASK \t\t\t\t 0x10090\n \n#define NIG_REG_LLH1_EVENT_ID\t\t\t\t\t 0x10088\n#define NIG_REG_LLH1_FUNC_EN\t\t\t\t\t 0x16104\n#define NIG_REG_LLH1_FUNC_MEM\t\t\t\t\t 0x161c0\n#define NIG_REG_LLH1_FUNC_MEM_ENABLE\t\t\t\t 0x16160\n#define NIG_REG_LLH1_FUNC_MEM_SIZE\t\t\t\t 16\n \n#define NIG_REG_LLH1_MF_MODE\t\t\t\t\t 0x18614\n \n#define NIG_REG_LLH1_XCM_INIT_CREDIT\t\t\t\t 0x10564\n#define NIG_REG_LLH1_XCM_MASK\t\t\t\t\t 0x10134\n \n#define NIG_REG_LLH_E1HOV_MODE\t\t\t\t\t 0x160d8\n \n#define NIG_REG_LLH_E1HOV_TYPE_1\t\t\t\t 0x16028\n \n#define NIG_REG_LLH_MF_MODE\t\t\t\t\t 0x16024\n#define NIG_REG_MASK_INTERRUPT_PORT0\t\t\t\t 0x10330\n#define NIG_REG_MASK_INTERRUPT_PORT1\t\t\t\t 0x10334\n \n#define NIG_REG_NIG_EMAC0_EN\t\t\t\t\t 0x1003c\n \n#define NIG_REG_NIG_EMAC1_EN\t\t\t\t\t 0x10040\n \n#define NIG_REG_NIG_INGRESS_EMAC0_NO_CRC\t\t\t 0x10044\n \n#define NIG_REG_NIG_INT_STS_0\t\t\t\t\t 0x103b0\n#define NIG_REG_NIG_INT_STS_1\t\t\t\t\t 0x103c0\n \n#define NIG_REG_NIG_INT_STS_CLR_0\t\t\t\t 0x103b4\n \n#define NIG_REG_NIG_PRTY_MASK\t\t\t\t\t 0x103dc\n \n#define NIG_REG_NIG_PRTY_MASK_0\t\t\t\t\t 0x183c8\n#define NIG_REG_NIG_PRTY_MASK_1\t\t\t\t\t 0x183d8\n \n#define NIG_REG_NIG_PRTY_STS\t\t\t\t\t 0x103d0\n \n#define NIG_REG_NIG_PRTY_STS_0\t\t\t\t\t 0x183bc\n#define NIG_REG_NIG_PRTY_STS_1\t\t\t\t\t 0x183cc\n \n#define NIG_REG_NIG_PRTY_STS_CLR\t\t\t\t 0x103d4\n \n#define NIG_REG_NIG_PRTY_STS_CLR_0\t\t\t\t 0x183c0\n#define NIG_REG_NIG_PRTY_STS_CLR_1\t\t\t\t 0x183d0\n#define MCPR_IMC_COMMAND_ENABLE\t\t\t\t\t (1L<<31)\n#define MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT\t\t\t 16\n#define MCPR_IMC_COMMAND_OPERATION_BITSHIFT\t\t\t 28\n#define MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT\t\t 8\n \n#define NIG_REG_P0_HDRS_AFTER_BASIC\t\t\t\t 0x18038\n \n#define NIG_REG_P0_HWPFC_ENABLE\t\t\t\t 0x18078\n#define NIG_REG_P0_LLH_FUNC_MEM2\t\t\t\t 0x18480\n#define NIG_REG_P0_LLH_FUNC_MEM2_ENABLE\t\t\t 0x18440\n \n#define NIG_REG_P0_LLH_PTP_HOST_BUF_SEQID\t\t\t 0x1875c\n \n#define NIG_REG_P0_LLH_PTP_HOST_BUF_TS_LSB\t\t\t 0x18754\n \n#define NIG_REG_P0_LLH_PTP_HOST_BUF_TS_MSB\t\t\t 0x18758\n \n#define NIG_REG_P0_LLH_PTP_PARAM_MASK\t\t\t\t 0x187a0\n \n#define NIG_REG_P0_LLH_PTP_RULE_MASK\t\t\t\t 0x187a4\n \n#define NIG_REG_P0_LLH_PTP_TO_HOST\t\t\t\t 0x187ac\n \n#define NIG_REG_P0_MAC_IN_EN\t\t\t\t\t 0x185ac\n \n#define NIG_REG_P0_MAC_OUT_EN\t\t\t\t\t 0x185b0\n \n#define NIG_REG_P0_MAC_PAUSE_OUT_EN\t\t\t\t 0x185b4\n \n#define NIG_REG_P0_PKT_PRIORITY_TO_COS\t\t\t\t 0x18054\n \n#define NIG_REG_P0_PTP_EN\t\t\t\t\t 0x18788\n \n#define NIG_REG_P0_RX_COS0_PRIORITY_MASK\t\t\t 0x18058\n \n#define NIG_REG_P0_RX_COS1_PRIORITY_MASK\t\t\t 0x1805c\n \n#define NIG_REG_P0_RX_COS2_PRIORITY_MASK\t\t\t 0x186b0\n \n#define NIG_REG_P0_RX_COS3_PRIORITY_MASK\t\t\t 0x186b4\n \n#define NIG_REG_P0_RX_COS4_PRIORITY_MASK\t\t\t 0x186b8\n \n#define NIG_REG_P0_RX_COS5_PRIORITY_MASK\t\t\t 0x186bc\n \n \n#define NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP\t\t\t 0x180f0\n \n#define NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_LSB\t\t 0x18688\n \n#define NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_MSB\t\t 0x1868c\n \n#define NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT\t\t\t 0x180e8\n \n#define NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ\t\t 0x180ec\n \n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0\t\t\t 0x1810c\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1\t\t\t 0x18110\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_2\t\t\t 0x18114\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_3\t\t\t 0x18118\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_4\t\t\t 0x1811c\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_5\t\t\t 0x186a0\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_6\t\t\t 0x186a4\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_7\t\t\t 0x186a8\n#define NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_8\t\t\t 0x186ac\n \n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0\t\t\t 0x180f8\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1\t\t\t 0x180fc\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2\t\t\t 0x18100\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3\t\t\t 0x18104\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4\t\t\t 0x18108\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5\t\t\t 0x18690\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_6\t\t\t 0x18694\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_7\t\t\t 0x18698\n#define NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_8\t\t\t 0x1869c\n \n#define NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS\t\t\t 0x180f4\n \n#define NIG_REG_P0_TX_ARB_PRIORITY_CLIENT\t\t\t 0x180e4\n \n#define NIG_REG_P1_HDRS_AFTER_BASIC\t\t\t\t 0x1818c\n#define NIG_REG_P1_LLH_FUNC_MEM2\t\t\t\t 0x184c0\n#define NIG_REG_P1_LLH_FUNC_MEM2_ENABLE\t\t\t 0x18460a\n \n#define NIG_REG_P1_LLH_PTP_HOST_BUF_SEQID\t\t\t 0x18774\n \n#define NIG_REG_P1_LLH_PTP_HOST_BUF_TS_LSB\t\t\t 0x1876c\n \n#define NIG_REG_P1_LLH_PTP_HOST_BUF_TS_MSB\t\t\t 0x18770\n \n#define NIG_REG_P1_LLH_PTP_PARAM_MASK\t\t\t\t 0x187c8\n \n#define NIG_REG_P1_LLH_PTP_RULE_MASK\t\t\t\t 0x187cc\n \n#define NIG_REG_P1_LLH_PTP_TO_HOST\t\t\t\t 0x187d4\n \n#define NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB\t\t\t 0x18680\n \n#define NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB\t\t\t 0x18684\n \n#define NIG_REG_P0_TX_MNG_HOST_ENABLE\t\t\t\t 0x182f4\n#define NIG_REG_P1_HWPFC_ENABLE\t\t\t\t\t 0x181d0\n#define NIG_REG_P1_MAC_IN_EN\t\t\t\t\t 0x185c0\n \n#define NIG_REG_P1_MAC_OUT_EN\t\t\t\t\t 0x185c4\n \n#define NIG_REG_P1_MAC_PAUSE_OUT_EN\t\t\t\t 0x185c8\n \n#define NIG_REG_P1_PKT_PRIORITY_TO_COS\t\t\t\t 0x181a8\n \n#define NIG_REG_P1_PTP_EN\t\t\t\t\t 0x187b0\n \n#define NIG_REG_P1_RX_COS0_PRIORITY_MASK\t\t\t 0x181ac\n \n#define NIG_REG_P1_RX_COS1_PRIORITY_MASK\t\t\t 0x181b0\n \n#define NIG_REG_P1_RX_COS2_PRIORITY_MASK\t\t\t 0x186f8\n \n#define NIG_REG_P1_RX_MACFIFO_EMPTY\t\t\t\t 0x1858c\n \n#define NIG_REG_P1_TLLH_FIFO_EMPTY\t\t\t\t 0x18338\n \n#define NIG_REG_P0_TLLH_PTP_BUF_SEQID\t\t\t\t 0x187e0\n \n#define NIG_REG_P0_TLLH_PTP_BUF_TS_LSB\t\t\t\t 0x187d8\n \n#define NIG_REG_P0_TLLH_PTP_BUF_TS_MSB\t\t\t\t 0x187dc\n \n#define NIG_REG_P0_TLLH_PTP_PARAM_MASK\t\t\t\t 0x187f0\n \n#define NIG_REG_P0_TLLH_PTP_RULE_MASK\t\t\t\t 0x187f4\n \n#define NIG_REG_P1_TLLH_PTP_BUF_SEQID\t\t\t\t 0x187ec\n \n#define NIG_REG_P1_TLLH_PTP_BUF_TS_LSB\t\t\t\t 0x187e4\n \n#define NIG_REG_P1_TLLH_PTP_BUF_TS_MSB\t\t\t\t 0x187e8\n \n#define NIG_REG_P1_TLLH_PTP_PARAM_MASK\t\t\t\t 0x187f8\n \n#define NIG_REG_P1_TLLH_PTP_RULE_MASK\t\t\t\t 0x187fc\n \n#define NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_LSB\t\t 0x186e8\n \n#define NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_MSB\t\t 0x186ec\n \n#define NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT\t\t\t 0x18234\n \n#define NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ\t\t\t 0x18238\n#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_0\t\t\t 0x18258\n#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_1\t\t\t 0x1825c\n#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_2\t\t\t 0x18260\n#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_3\t\t\t 0x18264\n#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_4\t\t\t 0x18268\n#define NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_5\t\t\t 0x186f4\n \n#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0\t\t\t 0x18244\n#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1\t\t\t 0x18248\n#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2\t\t\t 0x1824c\n#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_3\t\t\t 0x18250\n#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_4\t\t\t 0x18254\n#define NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_5\t\t\t 0x186f0\n \n#define NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS\t\t\t 0x18240\n \n#define NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB\t\t\t 0x186e0\n \n#define NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_MSB\t\t\t 0x186e4\n \n#define NIG_REG_P1_TX_MACFIFO_EMPTY\t\t\t\t 0x18594\n \n#define NIG_REG_P1_TX_MNG_HOST_ENABLE\t\t\t\t 0x182f8\n \n#define NIG_REG_P1_TX_MNG_HOST_FIFO_EMPTY\t\t\t 0x182b8\n \n \n#define NIG_REG_PAUSE_ENABLE_0\t\t\t\t\t 0x160c0\n#define NIG_REG_PAUSE_ENABLE_1\t\t\t\t\t 0x160c4\n \n#define NIG_REG_PBF_LB_IN_EN\t\t\t\t\t 0x100b4\n \n#define NIG_REG_PORT_SWAP\t\t\t\t\t 0x10394\n \n#define NIG_REG_PPP_ENABLE_0\t\t\t\t\t 0x160b0\n#define NIG_REG_PPP_ENABLE_1\t\t\t\t\t 0x160b4\n \n#define NIG_REG_PRS_EOP_OUT_EN\t\t\t\t\t 0x10104\n \n#define NIG_REG_PRS_REQ_IN_EN\t\t\t\t\t 0x100b8\n \n#define NIG_REG_SERDES0_CTRL_MD_DEVAD\t\t\t\t 0x10370\n \n#define NIG_REG_SERDES0_CTRL_MD_ST\t\t\t\t 0x1036c\n \n#define NIG_REG_SERDES0_CTRL_PHY_ADDR\t\t\t\t 0x10374\n \n#define NIG_REG_SERDES0_STATUS_LINK_STATUS\t\t\t 0x10578\n \n#define NIG_REG_STAT0_BRB_DISCARD\t\t\t\t 0x105f0\n \n#define NIG_REG_STAT0_BRB_TRUNCATE\t\t\t\t 0x105f8\n \n#define NIG_REG_STAT0_EGRESS_MAC_PKT0\t\t\t\t 0x10750\n \n#define NIG_REG_STAT0_EGRESS_MAC_PKT1\t\t\t\t 0x10760\n \n#define NIG_REG_STAT1_BRB_DISCARD\t\t\t\t 0x10628\n \n#define NIG_REG_STAT1_EGRESS_MAC_PKT0\t\t\t\t 0x107a0\n \n#define NIG_REG_STAT1_EGRESS_MAC_PKT1\t\t\t\t 0x107b0\n \n#define NIG_REG_STAT2_BRB_OCTET \t\t\t\t 0x107e0\n#define NIG_REG_STATUS_INTERRUPT_PORT0\t\t\t\t 0x10328\n#define NIG_REG_STATUS_INTERRUPT_PORT1\t\t\t\t 0x1032c\n \n#define NIG_REG_STRAP_OVERRIDE\t\t\t\t\t 0x10398\n \n#define NIG_REG_TIMESYNC_GEN_REG\t\t\t\t 0x18800\n \n#define NIG_REG_XCM0_OUT_EN\t\t\t\t\t 0x100f0\n \n#define NIG_REG_XCM1_OUT_EN\t\t\t\t\t 0x100f4\n \n#define NIG_REG_XGXS0_CTRL_EXTREMOTEMDIOST\t\t\t 0x10348\n \n#define NIG_REG_XGXS0_CTRL_MD_DEVAD\t\t\t\t 0x1033c\n \n#define NIG_REG_XGXS0_CTRL_MD_ST\t\t\t\t 0x10338\n \n#define NIG_REG_XGXS0_CTRL_PHY_ADDR\t\t\t\t 0x10340\n \n#define NIG_REG_XGXS0_STATUS_LINK10G\t\t\t\t 0x10680\n \n#define NIG_REG_XGXS0_STATUS_LINK_STATUS\t\t\t 0x10684\n \n#define NIG_REG_XGXS_LANE_SEL_P0\t\t\t\t 0x102e8\n \n#define NIG_REG_XGXS_SERDES0_MODE_SEL\t\t\t\t 0x102e0\n#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_EMAC0_MISC_MI_INT  (0x1<<0)\n#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_SERDES0_LINK_STATUS (0x1<<9)\n#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK10G\t (0x1<<15)\n#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS  (0xf<<18)\n#define NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS_SIZE 18\n \n#define PBF_REG_COS0_UPPER_BOUND\t\t\t\t 0x15c05c\n \n#define PBF_REG_COS0_UPPER_BOUND_P0\t\t\t\t 0x15c2cc\n \n#define PBF_REG_COS0_UPPER_BOUND_P1\t\t\t\t 0x15c2e4\n \n#define PBF_REG_COS0_WEIGHT\t\t\t\t\t 0x15c054\n \n#define PBF_REG_COS0_WEIGHT_P0\t\t\t\t\t 0x15c2a8\n \n#define PBF_REG_COS0_WEIGHT_P1\t\t\t\t\t 0x15c2c0\n \n#define PBF_REG_COS1_UPPER_BOUND\t\t\t\t 0x15c060\n \n#define PBF_REG_COS1_WEIGHT\t\t\t\t\t 0x15c058\n \n#define PBF_REG_COS1_WEIGHT_P0\t\t\t\t\t 0x15c2ac\n \n#define PBF_REG_COS1_WEIGHT_P1\t\t\t\t\t 0x15c2c4\n \n#define PBF_REG_COS2_WEIGHT_P0\t\t\t\t\t 0x15c2b0\n \n#define PBF_REG_COS2_WEIGHT_P1\t\t\t\t\t 0x15c2c8\n \n#define PBF_REG_COS3_WEIGHT_P0\t\t\t\t\t 0x15c2b4\n \n#define PBF_REG_COS4_WEIGHT_P0\t\t\t\t\t 0x15c2b8\n \n#define PBF_REG_COS5_WEIGHT_P0\t\t\t\t\t 0x15c2bc\n \n#define PBF_REG_CREDIT_LB_Q\t\t\t\t\t 0x140338\n \n#define PBF_REG_CREDIT_Q0\t\t\t\t\t 0x14033c\n \n#define PBF_REG_CREDIT_Q1\t\t\t\t\t 0x140340\n \n#define PBF_REG_DISABLE_NEW_TASK_PROC_P0\t\t\t 0x14005c\n \n#define PBF_REG_DISABLE_NEW_TASK_PROC_P1\t\t\t 0x140060\n \n#define PBF_REG_DISABLE_NEW_TASK_PROC_P4\t\t\t 0x14006c\n#define PBF_REG_DISABLE_PF\t\t\t\t\t 0x1402e8\n#define PBF_REG_DISABLE_VF\t\t\t\t\t 0x1402ec\n \n#define PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P0\t\t\t 0x15c288\n \n#define PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P1\t\t\t 0x15c28c\n \n#define PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0\t\t\t 0x15c278\n \n#define PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1\t\t\t 0x15c27c\n \n#define PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0\t\t 0x15c280\n \n#define PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1\t\t 0x15c284\n \n#define PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P0\t\t\t 0x15c2a0\n \n#define PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P1\t\t\t 0x15c2a4\n \n#define PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0\t\t\t 0x15c270\n \n#define PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1\t\t\t 0x15c274\n \n#define PBF_REG_ETS_ENABLED\t\t\t\t\t 0x15c050\n \n#define PBF_REG_HDRS_AFTER_BASIC\t\t\t\t 0x15c0a8\n \n#define PBF_REG_HDRS_AFTER_TAG_0\t\t\t\t 0x15c0b8\n \n#define PBF_REG_HIGH_PRIORITY_COS_NUM\t\t\t\t 0x15c04c\n#define PBF_REG_IF_ENABLE_REG\t\t\t\t\t 0x140044\n \n#define PBF_REG_INIT\t\t\t\t\t\t 0x140000\n \n#define PBF_REG_INIT_CRD_LB_Q\t\t\t\t\t 0x15c248\n \n#define PBF_REG_INIT_CRD_Q0\t\t\t\t\t 0x15c230\n \n#define PBF_REG_INIT_CRD_Q1\t\t\t\t\t 0x15c234\n \n#define PBF_REG_INIT_P0 \t\t\t\t\t 0x140004\n \n#define PBF_REG_INIT_P1 \t\t\t\t\t 0x140008\n \n#define PBF_REG_INIT_P4 \t\t\t\t\t 0x14000c\n \n#define PBF_REG_INTERNAL_CRD_FREED_CNT_LB_Q\t\t\t 0x140354\n \n#define PBF_REG_INTERNAL_CRD_FREED_CNT_Q0\t\t\t 0x140358\n \n#define PBF_REG_INTERNAL_CRD_FREED_CNT_Q1\t\t\t 0x14035c\n \n#define PBF_REG_MAC_IF0_ENABLE\t\t\t\t\t 0x140030\n \n#define PBF_REG_MAC_IF1_ENABLE\t\t\t\t\t 0x140034\n \n#define PBF_REG_MAC_LB_ENABLE\t\t\t\t\t 0x140040\n \n#define PBF_REG_MUST_HAVE_HDRS\t\t\t\t\t 0x15c0c4\n \n#define PBF_REG_NUM_STRICT_ARB_SLOTS\t\t\t\t 0x15c064\n \n#define PBF_REG_P0_ARB_THRSH\t\t\t\t\t 0x1400e4\n \n#define PBF_REG_P0_CREDIT\t\t\t\t\t 0x140200\n \n#define PBF_REG_P0_INIT_CRD\t\t\t\t\t 0x1400d0\n \n#define PBF_REG_P0_INTERNAL_CRD_FREED_CNT\t\t\t 0x140308\n \n#define PBF_REG_P0_PAUSE_ENABLE\t\t\t\t\t 0x140014\n \n#define PBF_REG_P0_TASK_CNT\t\t\t\t\t 0x140204\n \n#define PBF_REG_P0_TQ_LINES_FREED_CNT\t\t\t\t 0x1402f0\n \n#define PBF_REG_P0_TQ_OCCUPANCY\t\t\t\t\t 0x1402fc\n \n#define PBF_REG_P1_CREDIT\t\t\t\t\t 0x140208\n \n#define PBF_REG_P1_INIT_CRD\t\t\t\t\t 0x1400d4\n \n#define PBF_REG_P1_INTERNAL_CRD_FREED_CNT\t\t\t 0x14030c\n \n#define PBF_REG_P1_TASK_CNT\t\t\t\t\t 0x14020c\n \n#define PBF_REG_P1_TQ_LINES_FREED_CNT\t\t\t\t 0x1402f4\n \n#define PBF_REG_P1_TQ_OCCUPANCY\t\t\t\t\t 0x140300\n \n#define PBF_REG_P4_CREDIT\t\t\t\t\t 0x140210\n \n#define PBF_REG_P4_INIT_CRD\t\t\t\t\t 0x1400e0\n \n#define PBF_REG_P4_INTERNAL_CRD_FREED_CNT\t\t\t 0x140310\n \n#define PBF_REG_P4_TASK_CNT\t\t\t\t\t 0x140214\n \n#define PBF_REG_P4_TQ_LINES_FREED_CNT\t\t\t\t 0x1402f8\n \n#define PBF_REG_P4_TQ_OCCUPANCY\t\t\t\t\t 0x140304\n \n#define PBF_REG_PBF_INT_MASK\t\t\t\t\t 0x1401d4\n \n#define PBF_REG_PBF_INT_STS\t\t\t\t\t 0x1401c8\n \n#define PBF_REG_PBF_PRTY_MASK\t\t\t\t\t 0x1401e4\n \n#define PBF_REG_PBF_PRTY_STS\t\t\t\t\t 0x1401d8\n \n#define PBF_REG_PBF_PRTY_STS_CLR\t\t\t\t 0x1401dc\n \n#define PBF_REG_TAG_ETHERTYPE_0\t\t\t\t\t 0x15c090\n \n#define PBF_REG_TAG_LEN_0\t\t\t\t\t 0x15c09c\n \n#define PBF_REG_TQ_LINES_FREED_CNT_LB_Q\t\t\t\t 0x14038c\n \n#define PBF_REG_TQ_LINES_FREED_CNT_Q0\t\t\t\t 0x140390\n \n#define PBF_REG_TQ_LINES_FREED_CNT_Q1\t\t\t\t 0x140394\n \n#define PBF_REG_TQ_OCCUPANCY_LB_Q\t\t\t\t 0x1403a8\n \n#define PBF_REG_TQ_OCCUPANCY_Q0\t\t\t\t\t 0x1403ac\n \n#define PBF_REG_TQ_OCCUPANCY_Q1\t\t\t\t\t 0x1403b0\n \n#define PBF_REG_VLAN_TYPE_0\t\t\t\t\t 0x15c06c\n \n#define PB_REG_PB_INT_MASK\t\t\t\t\t 0x28\n \n#define PB_REG_PB_INT_STS\t\t\t\t\t 0x1c\n \n#define PB_REG_PB_PRTY_MASK\t\t\t\t\t 0x38\n \n#define PB_REG_PB_PRTY_STS\t\t\t\t\t 0x2c\n \n#define PB_REG_PB_PRTY_STS_CLR\t\t\t\t\t 0x30\n#define PGLUE_B_PGLUE_B_INT_STS_REG_ADDRESS_ERROR\t\t (0x1<<0)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_CSSNOOP_FIFO_OVERFLOW\t (0x1<<8)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_INCORRECT_RCV_BEHAVIOR\t (0x1<<1)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_TCPL_ERROR_ATTN\t\t (0x1<<6)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_TCPL_IN_TWO_RCBS_ATTN\t (0x1<<7)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_VF_GRC_SPACE_VIOLATION_ATTN  (0x1<<4)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_VF_LENGTH_VIOLATION_ATTN\t (0x1<<3)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_VF_MSIX_BAR_VIOLATION_ATTN\t (0x1<<5)\n#define PGLUE_B_PGLUE_B_INT_STS_REG_WAS_ERROR_ATTN\t\t (0x1<<2)\n \n#define PGLUE_B_REG_CFG_SPACE_A_REQUEST\t\t\t 0x9010\n \n#define PGLUE_B_REG_CFG_SPACE_B_REQUEST\t\t\t 0x9014\n \n#define PGLUE_B_REG_CSDM_INB_INT_A_PF_ENABLE\t\t\t 0x9194\n \n#define PGLUE_B_REG_CSDM_INB_INT_B_VF\t\t\t\t 0x916c\n \n#define PGLUE_B_REG_CSDM_INB_INT_B_VF_ENABLE\t\t\t 0x919c\n \n#define PGLUE_B_REG_CSDM_START_OFFSET_A\t\t\t 0x9100\n \n#define PGLUE_B_REG_CSDM_START_OFFSET_B\t\t\t 0x9108\n \n#define PGLUE_B_REG_CSDM_VF_SHIFT_B\t\t\t\t 0x9110\n \n#define PGLUE_B_REG_CSDM_ZONE_A_SIZE_PF\t\t\t 0x91ac\n \n#define PGLUE_B_REG_FLR_REQUEST_PF_7_0\t\t\t\t 0x9028\n \n#define PGLUE_B_REG_FLR_REQUEST_PF_7_0_CLR\t\t\t 0x9418\n \n#define PGLUE_B_REG_FLR_REQUEST_VF_127_96\t\t\t 0x9024\n \n#define PGLUE_B_REG_FLR_REQUEST_VF_31_0\t\t\t 0x9018\n \n#define PGLUE_B_REG_FLR_REQUEST_VF_63_32\t\t\t 0x901c\n \n#define PGLUE_B_REG_FLR_REQUEST_VF_95_64\t\t\t 0x9020\n \n#define PGLUE_B_REG_INCORRECT_RCV_DETAILS\t\t\t 0x9068\n#define PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER\t\t 0x942c\n#define PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_READ\t\t 0x9430\n#define PGLUE_B_REG_INTERNAL_PFID_ENABLE_TARGET_WRITE\t\t 0x9434\n#define PGLUE_B_REG_INTERNAL_VFID_ENABLE\t\t\t 0x9438\n \n#define PGLUE_B_REG_LATCHED_ERRORS_CLR\t\t\t\t 0x943c\n\n \n#define PGLUE_B_REG_PGLUE_B_INT_STS\t\t\t\t 0x9298\n \n#define PGLUE_B_REG_PGLUE_B_INT_STS_CLR\t\t\t 0x929c\n \n#define PGLUE_B_REG_PGLUE_B_PRTY_MASK\t\t\t\t 0x92b4\n \n#define PGLUE_B_REG_PGLUE_B_PRTY_STS\t\t\t\t 0x92a8\n \n#define PGLUE_B_REG_PGLUE_B_PRTY_STS_CLR\t\t\t 0x92ac\n \n#define PGLUE_B_REG_RX_ERR_DETAILS\t\t\t\t 0x9080\n \n#define PGLUE_B_REG_RX_TCPL_ERR_DETAILS\t\t\t 0x9084\n \n#define PGLUE_B_REG_SHADOW_BME_PF_7_0_CLR\t\t\t 0x9458\n \n#define PGLUE_B_REG_SR_IOV_DISABLED_REQUEST\t\t\t 0x9030\n \n#define PGLUE_B_REG_TAGS_63_32\t\t\t\t\t 0x9244\n \n#define PGLUE_B_REG_TSDM_INB_INT_A_PF_ENABLE\t\t\t 0x9170\n \n#define PGLUE_B_REG_TSDM_START_OFFSET_A\t\t\t 0x90c4\n \n#define PGLUE_B_REG_TSDM_START_OFFSET_B\t\t\t 0x90cc\n \n#define PGLUE_B_REG_TSDM_VF_SHIFT_B\t\t\t\t 0x90d4\n \n#define PGLUE_B_REG_TSDM_ZONE_A_SIZE_PF\t\t\t 0x91a0\n \n#define PGLUE_B_REG_TX_ERR_RD_ADD_31_0\t\t\t\t 0x9098\n \n#define PGLUE_B_REG_TX_ERR_RD_ADD_63_32\t\t\t 0x909c\n \n#define PGLUE_B_REG_TX_ERR_RD_DETAILS\t\t\t\t 0x90a0\n \n#define PGLUE_B_REG_TX_ERR_RD_DETAILS2\t\t\t\t 0x90a4\n \n#define PGLUE_B_REG_TX_ERR_WR_ADD_31_0\t\t\t\t 0x9088\n \n#define PGLUE_B_REG_TX_ERR_WR_ADD_63_32\t\t\t 0x908c\n \n#define PGLUE_B_REG_TX_ERR_WR_DETAILS\t\t\t\t 0x9090\n \n#define PGLUE_B_REG_TX_ERR_WR_DETAILS2\t\t\t\t 0x9094\n \n#define PGLUE_B_REG_USDM_INB_INT_A_0\t\t\t\t 0x9128\n#define PGLUE_B_REG_USDM_INB_INT_A_1\t\t\t\t 0x912c\n#define PGLUE_B_REG_USDM_INB_INT_A_2\t\t\t\t 0x9130\n#define PGLUE_B_REG_USDM_INB_INT_A_3\t\t\t\t 0x9134\n#define PGLUE_B_REG_USDM_INB_INT_A_4\t\t\t\t 0x9138\n#define PGLUE_B_REG_USDM_INB_INT_A_5\t\t\t\t 0x913c\n#define PGLUE_B_REG_USDM_INB_INT_A_6\t\t\t\t 0x9140\n \n#define PGLUE_B_REG_USDM_INB_INT_A_PF_ENABLE\t\t\t 0x917c\n \n#define PGLUE_B_REG_USDM_INB_INT_A_VF_ENABLE\t\t\t 0x9180\n \n#define PGLUE_B_REG_USDM_INB_INT_B_VF_ENABLE\t\t\t 0x9184\n \n#define PGLUE_B_REG_USDM_START_OFFSET_A\t\t\t 0x90d8\n \n#define PGLUE_B_REG_USDM_START_OFFSET_B\t\t\t 0x90e0\n \n#define PGLUE_B_REG_USDM_VF_SHIFT_B\t\t\t\t 0x90e8\n \n#define PGLUE_B_REG_USDM_ZONE_A_SIZE_PF\t\t\t 0x91a4\n \n#define PGLUE_B_REG_VF_GRC_SPACE_VIOLATION_DETAILS\t\t 0x9234\n \n#define PGLUE_B_REG_VF_LENGTH_VIOLATION_DETAILS\t\t 0x9230\n \n#define PGLUE_B_REG_WAS_ERROR_PF_7_0\t\t\t\t 0x907c\n \n#define PGLUE_B_REG_WAS_ERROR_PF_7_0_CLR\t\t\t 0x9470\n \n#define PGLUE_B_REG_WAS_ERROR_VF_127_96\t\t\t 0x9078\n \n#define PGLUE_B_REG_WAS_ERROR_VF_127_96_CLR\t\t\t 0x9474\n \n#define PGLUE_B_REG_WAS_ERROR_VF_31_0\t\t\t\t 0x906c\n \n#define PGLUE_B_REG_WAS_ERROR_VF_31_0_CLR\t\t\t 0x9478\n \n#define PGLUE_B_REG_WAS_ERROR_VF_63_32\t\t\t\t 0x9070\n \n#define PGLUE_B_REG_WAS_ERROR_VF_63_32_CLR\t\t\t 0x947c\n \n#define PGLUE_B_REG_WAS_ERROR_VF_95_64\t\t\t\t 0x9074\n \n#define PGLUE_B_REG_WAS_ERROR_VF_95_64_CLR\t\t\t 0x9480\n \n#define PGLUE_B_REG_XSDM_INB_INT_A_PF_ENABLE\t\t\t 0x9188\n \n#define PGLUE_B_REG_XSDM_START_OFFSET_A\t\t\t 0x90ec\n \n#define PGLUE_B_REG_XSDM_START_OFFSET_B\t\t\t 0x90f4\n \n#define PGLUE_B_REG_XSDM_VF_SHIFT_B\t\t\t\t 0x90fc\n \n#define PGLUE_B_REG_XSDM_ZONE_A_SIZE_PF\t\t\t 0x91a8\n#define PRS_REG_A_PRSU_20\t\t\t\t\t 0x40134\n \n#define PRS_REG_CFC_LD_CURRENT_CREDIT\t\t\t\t 0x40164\n \n#define PRS_REG_CFC_SEARCH_CURRENT_CREDIT\t\t\t 0x40168\n \n#define PRS_REG_CFC_SEARCH_INITIAL_CREDIT\t\t\t 0x4011c\n \n#define PRS_REG_CID_PORT_0\t\t\t\t\t 0x400fc\n \n#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_0\t\t\t 0x400dc\n#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_1\t\t\t 0x400e0\n#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_2\t\t\t 0x400e4\n#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_3\t\t\t 0x400e8\n#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_4\t\t\t 0x400ec\n#define PRS_REG_CM_HDR_FLUSH_LOAD_TYPE_5\t\t\t 0x400f0\n \n#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_0\t\t\t 0x400bc\n#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_1\t\t\t 0x400c0\n#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_2\t\t\t 0x400c4\n#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_3\t\t\t 0x400c8\n#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_4\t\t\t 0x400cc\n#define PRS_REG_CM_HDR_FLUSH_NO_LOAD_TYPE_5\t\t\t 0x400d0\n \n#define PRS_REG_CM_HDR_LOOPBACK_TYPE_1\t\t\t\t 0x4009c\n#define PRS_REG_CM_HDR_LOOPBACK_TYPE_2\t\t\t\t 0x400a0\n#define PRS_REG_CM_HDR_LOOPBACK_TYPE_3\t\t\t\t 0x400a4\n#define PRS_REG_CM_HDR_LOOPBACK_TYPE_4\t\t\t\t 0x400a8\n \n#define PRS_REG_CM_HDR_TYPE_0\t\t\t\t\t 0x40078\n#define PRS_REG_CM_HDR_TYPE_1\t\t\t\t\t 0x4007c\n#define PRS_REG_CM_HDR_TYPE_2\t\t\t\t\t 0x40080\n#define PRS_REG_CM_HDR_TYPE_3\t\t\t\t\t 0x40084\n#define PRS_REG_CM_HDR_TYPE_4\t\t\t\t\t 0x40088\n \n#define PRS_REG_CM_NO_MATCH_HDR \t\t\t\t 0x400b8\n \n#define PRS_REG_E1HOV_MODE\t\t\t\t\t 0x401c8\n \n#define PRS_REG_EVENT_ID_1\t\t\t\t\t 0x40054\n#define PRS_REG_EVENT_ID_2\t\t\t\t\t 0x40058\n#define PRS_REG_EVENT_ID_3\t\t\t\t\t 0x4005c\n \n#define PRS_REG_FCOE_TYPE\t\t\t\t\t 0x401d0\n \n#define PRS_REG_FLUSH_REGIONS_TYPE_0\t\t\t\t 0x40004\n#define PRS_REG_FLUSH_REGIONS_TYPE_1\t\t\t\t 0x40008\n#define PRS_REG_FLUSH_REGIONS_TYPE_2\t\t\t\t 0x4000c\n#define PRS_REG_FLUSH_REGIONS_TYPE_3\t\t\t\t 0x40010\n#define PRS_REG_FLUSH_REGIONS_TYPE_4\t\t\t\t 0x40014\n#define PRS_REG_FLUSH_REGIONS_TYPE_5\t\t\t\t 0x40018\n#define PRS_REG_FLUSH_REGIONS_TYPE_6\t\t\t\t 0x4001c\n#define PRS_REG_FLUSH_REGIONS_TYPE_7\t\t\t\t 0x40020\n \n#define PRS_REG_HDRS_AFTER_BASIC\t\t\t\t 0x40238\n \n#define PRS_REG_HDRS_AFTER_BASIC_PORT_0\t\t\t\t 0x40270\n#define PRS_REG_HDRS_AFTER_BASIC_PORT_1\t\t\t\t 0x40290\n \n#define PRS_REG_HDRS_AFTER_TAG_0\t\t\t\t 0x40248\n \n#define PRS_REG_HDRS_AFTER_TAG_0_PORT_0\t\t\t\t 0x40280\n#define PRS_REG_HDRS_AFTER_TAG_0_PORT_1\t\t\t\t 0x402a0\n \n#define PRS_REG_INC_VALUE\t\t\t\t\t 0x40048\n \n#define PRS_REG_MUST_HAVE_HDRS\t\t\t\t\t 0x40254\n \n#define PRS_REG_MUST_HAVE_HDRS_PORT_0\t\t\t\t 0x4028c\n#define PRS_REG_MUST_HAVE_HDRS_PORT_1\t\t\t\t 0x402ac\n#define PRS_REG_NIC_MODE\t\t\t\t\t 0x40138\n \n#define PRS_REG_NO_MATCH_EVENT_ID\t\t\t\t 0x40070\n \n#define PRS_REG_NUM_OF_CFC_FLUSH_MESSAGES\t\t\t 0x40128\n \n#define PRS_REG_NUM_OF_DEAD_CYCLES\t\t\t\t 0x40130\n \n#define PRS_REG_NUM_OF_PACKETS\t\t\t\t\t 0x40124\n \n#define PRS_REG_NUM_OF_TRANSPARENT_FLUSH_MESSAGES\t\t 0x4012c\n \n#define PRS_REG_PACKET_REGIONS_TYPE_0\t\t\t\t 0x40028\n#define PRS_REG_PACKET_REGIONS_TYPE_1\t\t\t\t 0x4002c\n#define PRS_REG_PACKET_REGIONS_TYPE_2\t\t\t\t 0x40030\n#define PRS_REG_PACKET_REGIONS_TYPE_3\t\t\t\t 0x40034\n#define PRS_REG_PACKET_REGIONS_TYPE_4\t\t\t\t 0x40038\n#define PRS_REG_PACKET_REGIONS_TYPE_5\t\t\t\t 0x4003c\n#define PRS_REG_PACKET_REGIONS_TYPE_6\t\t\t\t 0x40040\n#define PRS_REG_PACKET_REGIONS_TYPE_7\t\t\t\t 0x40044\n \n#define PRS_REG_PENDING_BRB_CAC0_RQ\t\t\t\t 0x40174\n \n#define PRS_REG_PENDING_BRB_PRS_RQ\t\t\t\t 0x40170\n \n#define PRS_REG_PRS_INT_STS\t\t\t\t\t 0x40188\n \n#define PRS_REG_PRS_PRTY_MASK\t\t\t\t\t 0x401a4\n \n#define PRS_REG_PRS_PRTY_STS\t\t\t\t\t 0x40198\n \n#define PRS_REG_PRS_PRTY_STS_CLR\t\t\t\t 0x4019c\n \n#define PRS_REG_PURE_REGIONS\t\t\t\t\t 0x40024\n \n#define PRS_REG_SERIAL_NUM_STATUS_LSB\t\t\t\t 0x40154\n \n#define PRS_REG_SERIAL_NUM_STATUS_MSB\t\t\t\t 0x40158\n \n#define PRS_REG_SRC_CURRENT_CREDIT\t\t\t\t 0x4016c\n \n#define PRS_REG_TAG_ETHERTYPE_0\t\t\t\t\t 0x401d4\n \n#define PRS_REG_TAG_LEN_0\t\t\t\t\t 0x4022c\n \n#define PRS_REG_TCM_CURRENT_CREDIT\t\t\t\t 0x40160\n \n#define PRS_REG_TSDM_CURRENT_CREDIT\t\t\t\t 0x4015c\n \n#define PRS_REG_VLAN_TYPE_0\t\t\t\t\t 0x401a8\n#define PXP2_PXP2_INT_MASK_0_REG_PGL_CPL_AFT\t\t\t (0x1<<19)\n#define PXP2_PXP2_INT_MASK_0_REG_PGL_CPL_OF\t\t\t (0x1<<20)\n#define PXP2_PXP2_INT_MASK_0_REG_PGL_PCIE_ATTN\t\t\t (0x1<<22)\n#define PXP2_PXP2_INT_MASK_0_REG_PGL_READ_BLOCKED\t\t (0x1<<23)\n#define PXP2_PXP2_INT_MASK_0_REG_PGL_WRITE_BLOCKED\t\t (0x1<<24)\n#define PXP2_PXP2_INT_STS_0_REG_WR_PGLUE_EOP_ERROR\t\t (0x1<<7)\n#define PXP2_PXP2_INT_STS_CLR_0_REG_WR_PGLUE_EOP_ERROR\t\t (0x1<<7)\n \n#define PXP2_REG_HST_DATA_FIFO_STATUS\t\t\t\t 0x12047c\n \n#define PXP2_REG_HST_HEADER_FIFO_STATUS\t\t\t\t 0x120478\n#define PXP2_REG_PGL_ADDR_88_F0\t\t\t\t\t 0x120534\n \n#define PXP2_REG_PGL_ADDR_88_F1\t\t\t\t\t 0x120544\n#define PXP2_REG_PGL_ADDR_8C_F0\t\t\t\t\t 0x120538\n \n#define PXP2_REG_PGL_ADDR_8C_F1\t\t\t\t\t 0x120548\n#define PXP2_REG_PGL_ADDR_90_F0\t\t\t\t\t 0x12053c\n \n#define PXP2_REG_PGL_ADDR_90_F1\t\t\t\t\t 0x12054c\n#define PXP2_REG_PGL_ADDR_94_F0\t\t\t\t\t 0x120540\n \n#define PXP2_REG_PGL_ADDR_94_F1\t\t\t\t\t 0x120550\n#define PXP2_REG_PGL_CONTROL0\t\t\t\t\t 0x120490\n#define PXP2_REG_PGL_CONTROL1\t\t\t\t\t 0x120514\n#define PXP2_REG_PGL_DEBUG\t\t\t\t\t 0x120520\n \n#define PXP2_REG_PGL_EXP_ROM2\t\t\t\t\t 0x120808\n \n#define PXP2_REG_PGL_INT_CSDM_0 \t\t\t\t 0x1204f4\n#define PXP2_REG_PGL_INT_CSDM_1 \t\t\t\t 0x1204f8\n#define PXP2_REG_PGL_INT_CSDM_2 \t\t\t\t 0x1204fc\n#define PXP2_REG_PGL_INT_CSDM_3 \t\t\t\t 0x120500\n#define PXP2_REG_PGL_INT_CSDM_4 \t\t\t\t 0x120504\n#define PXP2_REG_PGL_INT_CSDM_5 \t\t\t\t 0x120508\n#define PXP2_REG_PGL_INT_CSDM_6 \t\t\t\t 0x12050c\n#define PXP2_REG_PGL_INT_CSDM_7 \t\t\t\t 0x120510\n \n#define PXP2_REG_PGL_INT_TSDM_0 \t\t\t\t 0x120494\n#define PXP2_REG_PGL_INT_TSDM_1 \t\t\t\t 0x120498\n#define PXP2_REG_PGL_INT_TSDM_2 \t\t\t\t 0x12049c\n#define PXP2_REG_PGL_INT_TSDM_3 \t\t\t\t 0x1204a0\n#define PXP2_REG_PGL_INT_TSDM_4 \t\t\t\t 0x1204a4\n#define PXP2_REG_PGL_INT_TSDM_5 \t\t\t\t 0x1204a8\n#define PXP2_REG_PGL_INT_TSDM_6 \t\t\t\t 0x1204ac\n#define PXP2_REG_PGL_INT_TSDM_7 \t\t\t\t 0x1204b0\n \n#define PXP2_REG_PGL_INT_USDM_0 \t\t\t\t 0x1204b4\n#define PXP2_REG_PGL_INT_USDM_1 \t\t\t\t 0x1204b8\n#define PXP2_REG_PGL_INT_USDM_2 \t\t\t\t 0x1204bc\n#define PXP2_REG_PGL_INT_USDM_3 \t\t\t\t 0x1204c0\n#define PXP2_REG_PGL_INT_USDM_4 \t\t\t\t 0x1204c4\n#define PXP2_REG_PGL_INT_USDM_5 \t\t\t\t 0x1204c8\n#define PXP2_REG_PGL_INT_USDM_6 \t\t\t\t 0x1204cc\n#define PXP2_REG_PGL_INT_USDM_7 \t\t\t\t 0x1204d0\n \n#define PXP2_REG_PGL_INT_XSDM_0 \t\t\t\t 0x1204d4\n#define PXP2_REG_PGL_INT_XSDM_1 \t\t\t\t 0x1204d8\n#define PXP2_REG_PGL_INT_XSDM_2 \t\t\t\t 0x1204dc\n#define PXP2_REG_PGL_INT_XSDM_3 \t\t\t\t 0x1204e0\n#define PXP2_REG_PGL_INT_XSDM_4 \t\t\t\t 0x1204e4\n#define PXP2_REG_PGL_INT_XSDM_5 \t\t\t\t 0x1204e8\n#define PXP2_REG_PGL_INT_XSDM_6 \t\t\t\t 0x1204ec\n#define PXP2_REG_PGL_INT_XSDM_7 \t\t\t\t 0x1204f0\n \n#define PXP2_REG_PGL_PRETEND_FUNC_F0\t\t\t\t 0x120674\n#define PXP2_REG_PGL_PRETEND_FUNC_F1\t\t\t\t 0x120678\n#define PXP2_REG_PGL_PRETEND_FUNC_F2\t\t\t\t 0x12067c\n#define PXP2_REG_PGL_PRETEND_FUNC_F3\t\t\t\t 0x120680\n#define PXP2_REG_PGL_PRETEND_FUNC_F4\t\t\t\t 0x120684\n#define PXP2_REG_PGL_PRETEND_FUNC_F5\t\t\t\t 0x120688\n#define PXP2_REG_PGL_PRETEND_FUNC_F6\t\t\t\t 0x12068c\n#define PXP2_REG_PGL_PRETEND_FUNC_F7\t\t\t\t 0x120690\n \n#define PXP2_REG_PGL_READ_BLOCKED\t\t\t\t 0x120568\n#define PXP2_REG_PGL_TAGS_LIMIT \t\t\t\t 0x1205a8\n \n#define PXP2_REG_PGL_TXW_CDTS\t\t\t\t\t 0x12052c\n \n#define PXP2_REG_PGL_WRITE_BLOCKED\t\t\t\t 0x120564\n#define PXP2_REG_PSWRQ_BW_ADD1\t\t\t\t\t 0x1201c0\n#define PXP2_REG_PSWRQ_BW_ADD10 \t\t\t\t 0x1201e4\n#define PXP2_REG_PSWRQ_BW_ADD11 \t\t\t\t 0x1201e8\n#define PXP2_REG_PSWRQ_BW_ADD2\t\t\t\t\t 0x1201c4\n#define PXP2_REG_PSWRQ_BW_ADD28 \t\t\t\t 0x120228\n#define PXP2_REG_PSWRQ_BW_ADD3\t\t\t\t\t 0x1201c8\n#define PXP2_REG_PSWRQ_BW_ADD6\t\t\t\t\t 0x1201d4\n#define PXP2_REG_PSWRQ_BW_ADD7\t\t\t\t\t 0x1201d8\n#define PXP2_REG_PSWRQ_BW_ADD8\t\t\t\t\t 0x1201dc\n#define PXP2_REG_PSWRQ_BW_ADD9\t\t\t\t\t 0x1201e0\n#define PXP2_REG_PSWRQ_BW_CREDIT\t\t\t\t 0x12032c\n#define PXP2_REG_PSWRQ_BW_L1\t\t\t\t\t 0x1202b0\n#define PXP2_REG_PSWRQ_BW_L10\t\t\t\t\t 0x1202d4\n#define PXP2_REG_PSWRQ_BW_L11\t\t\t\t\t 0x1202d8\n#define PXP2_REG_PSWRQ_BW_L2\t\t\t\t\t 0x1202b4\n#define PXP2_REG_PSWRQ_BW_L28\t\t\t\t\t 0x120318\n#define PXP2_REG_PSWRQ_BW_L3\t\t\t\t\t 0x1202b8\n#define PXP2_REG_PSWRQ_BW_L6\t\t\t\t\t 0x1202c4\n#define PXP2_REG_PSWRQ_BW_L7\t\t\t\t\t 0x1202c8\n#define PXP2_REG_PSWRQ_BW_L8\t\t\t\t\t 0x1202cc\n#define PXP2_REG_PSWRQ_BW_L9\t\t\t\t\t 0x1202d0\n#define PXP2_REG_PSWRQ_BW_RD\t\t\t\t\t 0x120324\n#define PXP2_REG_PSWRQ_BW_UB1\t\t\t\t\t 0x120238\n#define PXP2_REG_PSWRQ_BW_UB10\t\t\t\t\t 0x12025c\n#define PXP2_REG_PSWRQ_BW_UB11\t\t\t\t\t 0x120260\n#define PXP2_REG_PSWRQ_BW_UB2\t\t\t\t\t 0x12023c\n#define PXP2_REG_PSWRQ_BW_UB28\t\t\t\t\t 0x1202a0\n#define PXP2_REG_PSWRQ_BW_UB3\t\t\t\t\t 0x120240\n#define PXP2_REG_PSWRQ_BW_UB6\t\t\t\t\t 0x12024c\n#define PXP2_REG_PSWRQ_BW_UB7\t\t\t\t\t 0x120250\n#define PXP2_REG_PSWRQ_BW_UB8\t\t\t\t\t 0x120254\n#define PXP2_REG_PSWRQ_BW_UB9\t\t\t\t\t 0x120258\n#define PXP2_REG_PSWRQ_BW_WR\t\t\t\t\t 0x120328\n#define PXP2_REG_PSWRQ_CDU0_L2P \t\t\t\t 0x120000\n#define PXP2_REG_PSWRQ_QM0_L2P\t\t\t\t\t 0x120038\n#define PXP2_REG_PSWRQ_SRC0_L2P \t\t\t\t 0x120054\n#define PXP2_REG_PSWRQ_TM0_L2P\t\t\t\t\t 0x12001c\n#define PXP2_REG_PSWRQ_TSDM0_L2P\t\t\t\t 0x1200e0\n \n#define PXP2_REG_PXP2_INT_MASK_0\t\t\t\t 0x120578\n \n#define PXP2_REG_PXP2_INT_STS_0 \t\t\t\t 0x12056c\n#define PXP2_REG_PXP2_INT_STS_1 \t\t\t\t 0x120608\n \n#define PXP2_REG_PXP2_INT_STS_CLR_0\t\t\t\t 0x120570\n \n#define PXP2_REG_PXP2_PRTY_MASK_0\t\t\t\t 0x120588\n#define PXP2_REG_PXP2_PRTY_MASK_1\t\t\t\t 0x120598\n \n#define PXP2_REG_PXP2_PRTY_STS_0\t\t\t\t 0x12057c\n#define PXP2_REG_PXP2_PRTY_STS_1\t\t\t\t 0x12058c\n \n#define PXP2_REG_PXP2_PRTY_STS_CLR_0\t\t\t\t 0x120580\n#define PXP2_REG_PXP2_PRTY_STS_CLR_1\t\t\t\t 0x120590\n \n#define PXP2_REG_RD_ALMOST_FULL_0\t\t\t\t 0x120424\n \n#define PXP2_REG_RD_BLK_CNT\t\t\t\t\t 0x120418\n \n#define PXP2_REG_RD_BLK_NUM_CFG \t\t\t\t 0x12040c\n \n#define PXP2_REG_RD_CDURD_SWAP_MODE\t\t\t\t 0x120404\n \n#define PXP2_REG_RD_DISABLE_INPUTS\t\t\t\t 0x120374\n \n#define PXP2_REG_RD_INIT_DONE\t\t\t\t\t 0x120370\n \n#define PXP2_REG_RD_MAX_BLKS_VQ10\t\t\t\t 0x1203a0\n \n#define PXP2_REG_RD_MAX_BLKS_VQ11\t\t\t\t 0x1203a4\n \n#define PXP2_REG_RD_MAX_BLKS_VQ17\t\t\t\t 0x1203bc\n \n#define PXP2_REG_RD_MAX_BLKS_VQ18\t\t\t\t 0x1203c0\n \n#define PXP2_REG_RD_MAX_BLKS_VQ19\t\t\t\t 0x1203c4\n \n#define PXP2_REG_RD_MAX_BLKS_VQ22\t\t\t\t 0x1203d0\n \n#define PXP2_REG_RD_MAX_BLKS_VQ25\t\t\t\t 0x1203dc\n \n#define PXP2_REG_RD_MAX_BLKS_VQ6\t\t\t\t 0x120390\n \n#define PXP2_REG_RD_MAX_BLKS_VQ9\t\t\t\t 0x12039c\n \n#define PXP2_REG_RD_PBF_SWAP_MODE\t\t\t\t 0x1203f4\n \n#define PXP2_REG_RD_PORT_IS_IDLE_0\t\t\t\t 0x12041c\n#define PXP2_REG_RD_PORT_IS_IDLE_1\t\t\t\t 0x120420\n \n#define PXP2_REG_RD_QM_SWAP_MODE\t\t\t\t 0x1203f8\n \n#define PXP2_REG_RD_SR_CNT\t\t\t\t\t 0x120414\n \n#define PXP2_REG_RD_SRC_SWAP_MODE\t\t\t\t 0x120400\n \n#define PXP2_REG_RD_SR_NUM_CFG\t\t\t\t\t 0x120408\n \n#define PXP2_REG_RD_START_INIT\t\t\t\t\t 0x12036c\n \n#define PXP2_REG_RD_TM_SWAP_MODE\t\t\t\t 0x1203fc\n \n#define PXP2_REG_RQ_BW_RD_ADD0\t\t\t\t\t 0x1201bc\n \n#define PXP2_REG_RQ_BW_RD_ADD12 \t\t\t\t 0x1201ec\n \n#define PXP2_REG_RQ_BW_RD_ADD13 \t\t\t\t 0x1201f0\n \n#define PXP2_REG_RQ_BW_RD_ADD14 \t\t\t\t 0x1201f4\n \n#define PXP2_REG_RQ_BW_RD_ADD15 \t\t\t\t 0x1201f8\n \n#define PXP2_REG_RQ_BW_RD_ADD16 \t\t\t\t 0x1201fc\n \n#define PXP2_REG_RQ_BW_RD_ADD17 \t\t\t\t 0x120200\n \n#define PXP2_REG_RQ_BW_RD_ADD18 \t\t\t\t 0x120204\n \n#define PXP2_REG_RQ_BW_RD_ADD19 \t\t\t\t 0x120208\n \n#define PXP2_REG_RQ_BW_RD_ADD20 \t\t\t\t 0x12020c\n \n#define PXP2_REG_RQ_BW_RD_ADD22 \t\t\t\t 0x120210\n \n#define PXP2_REG_RQ_BW_RD_ADD23 \t\t\t\t 0x120214\n \n#define PXP2_REG_RQ_BW_RD_ADD24 \t\t\t\t 0x120218\n \n#define PXP2_REG_RQ_BW_RD_ADD25 \t\t\t\t 0x12021c\n \n#define PXP2_REG_RQ_BW_RD_ADD26 \t\t\t\t 0x120220\n \n#define PXP2_REG_RQ_BW_RD_ADD27 \t\t\t\t 0x120224\n \n#define PXP2_REG_RQ_BW_RD_ADD4\t\t\t\t\t 0x1201cc\n \n#define PXP2_REG_RQ_BW_RD_ADD5\t\t\t\t\t 0x1201d0\n \n#define PXP2_REG_RQ_BW_RD_L0\t\t\t\t\t 0x1202ac\n \n#define PXP2_REG_RQ_BW_RD_L12\t\t\t\t\t 0x1202dc\n \n#define PXP2_REG_RQ_BW_RD_L13\t\t\t\t\t 0x1202e0\n \n#define PXP2_REG_RQ_BW_RD_L14\t\t\t\t\t 0x1202e4\n \n#define PXP2_REG_RQ_BW_RD_L15\t\t\t\t\t 0x1202e8\n \n#define PXP2_REG_RQ_BW_RD_L16\t\t\t\t\t 0x1202ec\n \n#define PXP2_REG_RQ_BW_RD_L17\t\t\t\t\t 0x1202f0\n \n#define PXP2_REG_RQ_BW_RD_L18\t\t\t\t\t 0x1202f4\n \n#define PXP2_REG_RQ_BW_RD_L19\t\t\t\t\t 0x1202f8\n \n#define PXP2_REG_RQ_BW_RD_L20\t\t\t\t\t 0x1202fc\n \n#define PXP2_REG_RQ_BW_RD_L22\t\t\t\t\t 0x120300\n \n#define PXP2_REG_RQ_BW_RD_L23\t\t\t\t\t 0x120304\n \n#define PXP2_REG_RQ_BW_RD_L24\t\t\t\t\t 0x120308\n \n#define PXP2_REG_RQ_BW_RD_L25\t\t\t\t\t 0x12030c\n \n#define PXP2_REG_RQ_BW_RD_L26\t\t\t\t\t 0x120310\n \n#define PXP2_REG_RQ_BW_RD_L27\t\t\t\t\t 0x120314\n \n#define PXP2_REG_RQ_BW_RD_L4\t\t\t\t\t 0x1202bc\n \n#define PXP2_REG_RQ_BW_RD_L5\t\t\t\t\t 0x1202c0\n \n#define PXP2_REG_RQ_BW_RD_UBOUND0\t\t\t\t 0x120234\n \n#define PXP2_REG_RQ_BW_RD_UBOUND12\t\t\t\t 0x120264\n \n#define PXP2_REG_RQ_BW_RD_UBOUND13\t\t\t\t 0x120268\n \n#define PXP2_REG_RQ_BW_RD_UBOUND14\t\t\t\t 0x12026c\n \n#define PXP2_REG_RQ_BW_RD_UBOUND15\t\t\t\t 0x120270\n \n#define PXP2_REG_RQ_BW_RD_UBOUND16\t\t\t\t 0x120274\n \n#define PXP2_REG_RQ_BW_RD_UBOUND17\t\t\t\t 0x120278\n \n#define PXP2_REG_RQ_BW_RD_UBOUND18\t\t\t\t 0x12027c\n \n#define PXP2_REG_RQ_BW_RD_UBOUND19\t\t\t\t 0x120280\n \n#define PXP2_REG_RQ_BW_RD_UBOUND20\t\t\t\t 0x120284\n \n#define PXP2_REG_RQ_BW_RD_UBOUND22\t\t\t\t 0x120288\n \n#define PXP2_REG_RQ_BW_RD_UBOUND23\t\t\t\t 0x12028c\n \n#define PXP2_REG_RQ_BW_RD_UBOUND24\t\t\t\t 0x120290\n \n#define PXP2_REG_RQ_BW_RD_UBOUND25\t\t\t\t 0x120294\n \n#define PXP2_REG_RQ_BW_RD_UBOUND26\t\t\t\t 0x120298\n \n#define PXP2_REG_RQ_BW_RD_UBOUND27\t\t\t\t 0x12029c\n \n#define PXP2_REG_RQ_BW_RD_UBOUND4\t\t\t\t 0x120244\n \n#define PXP2_REG_RQ_BW_RD_UBOUND5\t\t\t\t 0x120248\n \n#define PXP2_REG_RQ_BW_WR_ADD29 \t\t\t\t 0x12022c\n \n#define PXP2_REG_RQ_BW_WR_ADD30 \t\t\t\t 0x120230\n \n#define PXP2_REG_RQ_BW_WR_L29\t\t\t\t\t 0x12031c\n \n#define PXP2_REG_RQ_BW_WR_L30\t\t\t\t\t 0x120320\n \n#define PXP2_REG_RQ_BW_WR_UBOUND29\t\t\t\t 0x1202a4\n \n#define PXP2_REG_RQ_BW_WR_UBOUND30\t\t\t\t 0x1202a8\n \n#define PXP2_REG_RQ_CDU0_EFIRST_MEM_ADDR\t\t\t 0x120008\n \n#define PXP2_REG_RQ_CDU_ENDIAN_M\t\t\t\t 0x1201a0\n#define PXP2_REG_RQ_CDU_FIRST_ILT\t\t\t\t 0x12061c\n#define PXP2_REG_RQ_CDU_LAST_ILT\t\t\t\t 0x120620\n \n#define PXP2_REG_RQ_CDU_P_SIZE\t\t\t\t\t 0x120018\n \n#define PXP2_REG_RQ_CFG_DONE\t\t\t\t\t 0x1201b4\n \n#define PXP2_REG_RQ_DBG_ENDIAN_M\t\t\t\t 0x1201a4\n \n#define PXP2_REG_RQ_DISABLE_INPUTS\t\t\t\t 0x120330\n \n#define PXP2_REG_RQ_DRAM_ALIGN\t\t\t\t\t 0x1205b0\n \n#define PXP2_REG_RQ_DRAM_ALIGN_RD\t\t\t\t 0x12092c\n \n#define PXP2_REG_RQ_DRAM_ALIGN_SEL\t\t\t\t 0x120930\n \n#define PXP2_REG_RQ_ELT_DISABLE \t\t\t\t 0x12066c\n \n#define PXP2_REG_RQ_HC_ENDIAN_M \t\t\t\t 0x1201a8\n \n#define PXP2_REG_RQ_ILT_MODE\t\t\t\t\t 0x1205b4\n \n#define PXP2_REG_RQ_ONCHIP_AT\t\t\t\t\t 0x122000\n \n#define PXP2_REG_RQ_ONCHIP_AT_B0\t\t\t\t 0x128000\n \n#define PXP2_REG_RQ_PDR_LIMIT\t\t\t\t\t 0x12033c\n \n#define PXP2_REG_RQ_QM_ENDIAN_M \t\t\t\t 0x120194\n#define PXP2_REG_RQ_QM_FIRST_ILT\t\t\t\t 0x120634\n#define PXP2_REG_RQ_QM_LAST_ILT \t\t\t\t 0x120638\n \n#define PXP2_REG_RQ_QM_P_SIZE\t\t\t\t\t 0x120050\n \n#define PXP2_REG_RQ_RBC_DONE\t\t\t\t\t 0x1201b0\n \n#define PXP2_REG_RQ_RD_MBS0\t\t\t\t\t 0x120160\n \n#define PXP2_REG_RQ_RD_MBS1\t\t\t\t\t 0x120168\n \n#define PXP2_REG_RQ_SRC_ENDIAN_M\t\t\t\t 0x12019c\n#define PXP2_REG_RQ_SRC_FIRST_ILT\t\t\t\t 0x12063c\n#define PXP2_REG_RQ_SRC_LAST_ILT\t\t\t\t 0x120640\n \n#define PXP2_REG_RQ_SRC_P_SIZE\t\t\t\t\t 0x12006c\n \n#define PXP2_REG_RQ_TM_ENDIAN_M \t\t\t\t 0x120198\n#define PXP2_REG_RQ_TM_FIRST_ILT\t\t\t\t 0x120644\n#define PXP2_REG_RQ_TM_LAST_ILT \t\t\t\t 0x120648\n \n#define PXP2_REG_RQ_TM_P_SIZE\t\t\t\t\t 0x120034\n \n#define PXP2_REG_RQ_UFIFO_NUM_OF_ENTRY\t\t\t\t 0x12080c\n \n#define PXP2_REG_RQ_USDM0_EFIRST_MEM_ADDR\t\t\t 0x120094\n \n#define PXP2_REG_RQ_VQ0_ENTRY_CNT\t\t\t\t 0x120810\n \n#define PXP2_REG_RQ_VQ10_ENTRY_CNT\t\t\t\t 0x120818\n \n#define PXP2_REG_RQ_VQ11_ENTRY_CNT\t\t\t\t 0x120820\n \n#define PXP2_REG_RQ_VQ12_ENTRY_CNT\t\t\t\t 0x120828\n \n#define PXP2_REG_RQ_VQ13_ENTRY_CNT\t\t\t\t 0x120830\n \n#define PXP2_REG_RQ_VQ14_ENTRY_CNT\t\t\t\t 0x120838\n \n#define PXP2_REG_RQ_VQ15_ENTRY_CNT\t\t\t\t 0x120840\n \n#define PXP2_REG_RQ_VQ16_ENTRY_CNT\t\t\t\t 0x120848\n \n#define PXP2_REG_RQ_VQ17_ENTRY_CNT\t\t\t\t 0x120850\n \n#define PXP2_REG_RQ_VQ18_ENTRY_CNT\t\t\t\t 0x120858\n \n#define PXP2_REG_RQ_VQ19_ENTRY_CNT\t\t\t\t 0x120860\n \n#define PXP2_REG_RQ_VQ1_ENTRY_CNT\t\t\t\t 0x120868\n \n#define PXP2_REG_RQ_VQ20_ENTRY_CNT\t\t\t\t 0x120870\n \n#define PXP2_REG_RQ_VQ21_ENTRY_CNT\t\t\t\t 0x120878\n \n#define PXP2_REG_RQ_VQ22_ENTRY_CNT\t\t\t\t 0x120880\n \n#define PXP2_REG_RQ_VQ23_ENTRY_CNT\t\t\t\t 0x120888\n \n#define PXP2_REG_RQ_VQ24_ENTRY_CNT\t\t\t\t 0x120890\n \n#define PXP2_REG_RQ_VQ25_ENTRY_CNT\t\t\t\t 0x120898\n \n#define PXP2_REG_RQ_VQ26_ENTRY_CNT\t\t\t\t 0x1208a0\n \n#define PXP2_REG_RQ_VQ27_ENTRY_CNT\t\t\t\t 0x1208a8\n \n#define PXP2_REG_RQ_VQ28_ENTRY_CNT\t\t\t\t 0x1208b0\n \n#define PXP2_REG_RQ_VQ29_ENTRY_CNT\t\t\t\t 0x1208b8\n \n#define PXP2_REG_RQ_VQ2_ENTRY_CNT\t\t\t\t 0x1208c0\n \n#define PXP2_REG_RQ_VQ30_ENTRY_CNT\t\t\t\t 0x1208c8\n \n#define PXP2_REG_RQ_VQ31_ENTRY_CNT\t\t\t\t 0x1208d0\n \n#define PXP2_REG_RQ_VQ3_ENTRY_CNT\t\t\t\t 0x1208d8\n \n#define PXP2_REG_RQ_VQ4_ENTRY_CNT\t\t\t\t 0x1208e0\n \n#define PXP2_REG_RQ_VQ5_ENTRY_CNT\t\t\t\t 0x1208e8\n \n#define PXP2_REG_RQ_VQ6_ENTRY_CNT\t\t\t\t 0x1208f0\n \n#define PXP2_REG_RQ_VQ7_ENTRY_CNT\t\t\t\t 0x1208f8\n \n#define PXP2_REG_RQ_VQ8_ENTRY_CNT\t\t\t\t 0x120900\n \n#define PXP2_REG_RQ_VQ9_ENTRY_CNT\t\t\t\t 0x120908\n \n#define PXP2_REG_RQ_WR_MBS0\t\t\t\t\t 0x12015c\n \n#define PXP2_REG_RQ_WR_MBS1\t\t\t\t\t 0x120164\n \n#define PXP2_REG_WR_CDU_MPS\t\t\t\t\t 0x1205f0\n \n#define PXP2_REG_WR_CSDM_MPS\t\t\t\t\t 0x1205d0\n \n#define PXP2_REG_WR_DBG_MPS\t\t\t\t\t 0x1205e8\n \n#define PXP2_REG_WR_DMAE_MPS\t\t\t\t\t 0x1205ec\n \n#define PXP2_REG_WR_DMAE_TH\t\t\t\t\t 0x120368\n \n#define PXP2_REG_WR_HC_MPS\t\t\t\t\t 0x1205c8\n \n#define PXP2_REG_WR_QM_MPS\t\t\t\t\t 0x1205dc\n \n#define PXP2_REG_WR_REV_MODE\t\t\t\t\t 0x120670\n \n#define PXP2_REG_WR_SRC_MPS\t\t\t\t\t 0x1205e4\n \n#define PXP2_REG_WR_TM_MPS\t\t\t\t\t 0x1205e0\n \n#define PXP2_REG_WR_TSDM_MPS\t\t\t\t\t 0x1205d4\n \n#define PXP2_REG_WR_USDMDP_TH\t\t\t\t\t 0x120348\n \n#define PXP2_REG_WR_USDM_MPS\t\t\t\t\t 0x1205cc\n \n#define PXP2_REG_WR_XSDM_MPS\t\t\t\t\t 0x1205d8\n \n#define PXP_REG_HST_ARB_IS_IDLE \t\t\t\t 0x103004\n \n#define PXP_REG_HST_CLIENTS_WAITING_TO_ARB\t\t\t 0x103008\n \n#define PXP_REG_HST_DISCARD_DOORBELLS\t\t\t\t 0x1030a4\n \n#define PXP_REG_HST_DISCARD_DOORBELLS_STATUS\t\t\t 0x1030a0\n \n#define PXP_REG_HST_DISCARD_INTERNAL_WRITES\t\t\t 0x1030a8\n \n#define PXP_REG_HST_DISCARD_INTERNAL_WRITES_STATUS\t\t 0x10309c\n \n#define PXP_REG_HST_INBOUND_INT \t\t\t\t 0x103800\n \n#define PXP_REG_HST_ZONE_PERMISSION_TABLE\t\t\t 0x103400\n \n#define PXP_REG_PXP_INT_MASK_0\t\t\t\t\t 0x103074\n#define PXP_REG_PXP_INT_MASK_1\t\t\t\t\t 0x103084\n \n#define PXP_REG_PXP_INT_STS_0\t\t\t\t\t 0x103068\n#define PXP_REG_PXP_INT_STS_1\t\t\t\t\t 0x103078\n \n#define PXP_REG_PXP_INT_STS_CLR_0\t\t\t\t 0x10306c\n#define PXP_REG_PXP_INT_STS_CLR_1\t\t\t\t 0x10307c\n \n#define PXP_REG_PXP_PRTY_MASK\t\t\t\t\t 0x103094\n \n#define PXP_REG_PXP_PRTY_STS\t\t\t\t\t 0x103088\n \n#define PXP_REG_PXP_PRTY_STS_CLR\t\t\t\t 0x10308c\n \n#define QM_REG_ACTCTRINITVAL_0\t\t\t\t\t 0x168040\n#define QM_REG_ACTCTRINITVAL_1\t\t\t\t\t 0x168044\n#define QM_REG_ACTCTRINITVAL_2\t\t\t\t\t 0x168048\n#define QM_REG_ACTCTRINITVAL_3\t\t\t\t\t 0x16804c\n \n#define QM_REG_BASEADDR \t\t\t\t\t 0x168900\n \n#define QM_REG_BASEADDR_EXT_A\t\t\t\t\t 0x16e100\n \n#define QM_REG_BYTECRDCOST\t\t\t\t\t 0x168234\n \n#define QM_REG_BYTECRDINITVAL\t\t\t\t\t 0x168238\n \n#define QM_REG_BYTECRDPORT_LSB\t\t\t\t\t 0x168228\n \n#define QM_REG_BYTECRDPORT_LSB_EXT_A\t\t\t\t 0x16e520\n \n#define QM_REG_BYTECRDPORT_MSB\t\t\t\t\t 0x168224\n \n#define QM_REG_BYTECRDPORT_MSB_EXT_A\t\t\t\t 0x16e51c\n \n#define QM_REG_BYTECREDITAFULLTHR\t\t\t\t 0x168094\n \n#define QM_REG_CMINITCRD_0\t\t\t\t\t 0x1680cc\n#define QM_REG_BYTECRDCMDQ_0\t\t\t\t\t 0x16e6e8\n#define QM_REG_CMINITCRD_1\t\t\t\t\t 0x1680d0\n#define QM_REG_CMINITCRD_2\t\t\t\t\t 0x1680d4\n#define QM_REG_CMINITCRD_3\t\t\t\t\t 0x1680d8\n#define QM_REG_CMINITCRD_4\t\t\t\t\t 0x1680dc\n#define QM_REG_CMINITCRD_5\t\t\t\t\t 0x1680e0\n#define QM_REG_CMINITCRD_6\t\t\t\t\t 0x1680e4\n#define QM_REG_CMINITCRD_7\t\t\t\t\t 0x1680e8\n \n#define QM_REG_CMINTEN\t\t\t\t\t\t 0x1680ec\n \n#define QM_REG_CMINTVOQMASK_0\t\t\t\t\t 0x1681f4\n#define QM_REG_CMINTVOQMASK_1\t\t\t\t\t 0x1681f8\n#define QM_REG_CMINTVOQMASK_2\t\t\t\t\t 0x1681fc\n#define QM_REG_CMINTVOQMASK_3\t\t\t\t\t 0x168200\n#define QM_REG_CMINTVOQMASK_4\t\t\t\t\t 0x168204\n#define QM_REG_CMINTVOQMASK_5\t\t\t\t\t 0x168208\n#define QM_REG_CMINTVOQMASK_6\t\t\t\t\t 0x16820c\n#define QM_REG_CMINTVOQMASK_7\t\t\t\t\t 0x168210\n \n#define QM_REG_CONNNUM_0\t\t\t\t\t 0x168020\n \n#define QM_REG_CQM_WRC_FIFOLVL\t\t\t\t\t 0x168018\n \n#define QM_REG_CTXREG_0 \t\t\t\t\t 0x168030\n#define QM_REG_CTXREG_1 \t\t\t\t\t 0x168034\n#define QM_REG_CTXREG_2 \t\t\t\t\t 0x168038\n#define QM_REG_CTXREG_3 \t\t\t\t\t 0x16803c\n \n#define QM_REG_ENBYPVOQMASK\t\t\t\t\t 0x16823c\n \n#define QM_REG_ENBYTECRD_LSB\t\t\t\t\t 0x168220\n \n#define QM_REG_ENBYTECRD_LSB_EXT_A\t\t\t\t 0x16e518\n \n#define QM_REG_ENBYTECRD_MSB\t\t\t\t\t 0x16821c\n \n#define QM_REG_ENBYTECRD_MSB_EXT_A\t\t\t\t 0x16e514\n \n#define QM_REG_ENSEC\t\t\t\t\t\t 0x1680f0\n \n#define QM_REG_FUNCNUMSEL_LSB\t\t\t\t\t 0x168230\n \n#define QM_REG_FUNCNUMSEL_MSB\t\t\t\t\t 0x16822c\n \n#define QM_REG_HWAEMPTYMASK_LSB \t\t\t\t 0x168218\n \n#define QM_REG_HWAEMPTYMASK_LSB_EXT_A\t\t\t\t 0x16e510\n \n#define QM_REG_HWAEMPTYMASK_MSB \t\t\t\t 0x168214\n \n#define QM_REG_HWAEMPTYMASK_MSB_EXT_A\t\t\t\t 0x16e50c\n \n#define QM_REG_OUTLDREQ \t\t\t\t\t 0x168804\n \n#define QM_REG_OVFERROR \t\t\t\t\t 0x16805c\n \n#define QM_REG_OVFQNUM\t\t\t\t\t\t 0x168058\n \n#define QM_REG_PAUSESTATE0\t\t\t\t\t 0x168410\n \n#define QM_REG_PAUSESTATE1\t\t\t\t\t 0x168414\n \n#define QM_REG_PAUSESTATE2\t\t\t\t\t 0x16e684\n \n#define QM_REG_PAUSESTATE3\t\t\t\t\t 0x16e688\n \n#define QM_REG_PAUSESTATE4\t\t\t\t\t 0x16e68c\n \n#define QM_REG_PAUSESTATE5\t\t\t\t\t 0x16e690\n \n#define QM_REG_PAUSESTATE6\t\t\t\t\t 0x16e694\n \n#define QM_REG_PAUSESTATE7\t\t\t\t\t 0x16e698\n \n#define QM_REG_PCIREQAT \t\t\t\t\t 0x168054\n#define QM_REG_PF_EN\t\t\t\t\t\t 0x16e70c\n \n#define QM_REG_PF_USG_CNT_0\t\t\t\t\t 0x16e040\n \n#define QM_REG_PORT0BYTECRD\t\t\t\t\t 0x168300\n \n#define QM_REG_PORT1BYTECRD\t\t\t\t\t 0x168304\n \n#define QM_REG_PQ2PCIFUNC_0\t\t\t\t\t 0x16e6bc\n#define QM_REG_PQ2PCIFUNC_1\t\t\t\t\t 0x16e6c0\n#define QM_REG_PQ2PCIFUNC_2\t\t\t\t\t 0x16e6c4\n#define QM_REG_PQ2PCIFUNC_3\t\t\t\t\t 0x16e6c8\n#define QM_REG_PQ2PCIFUNC_4\t\t\t\t\t 0x16e6cc\n#define QM_REG_PQ2PCIFUNC_5\t\t\t\t\t 0x16e6d0\n#define QM_REG_PQ2PCIFUNC_6\t\t\t\t\t 0x16e6d4\n#define QM_REG_PQ2PCIFUNC_7\t\t\t\t\t 0x16e6d8\n \n#define QM_REG_PTRTBL\t\t\t\t\t\t 0x168a00\n \n#define QM_REG_PTRTBL_EXT_A\t\t\t\t\t 0x16e200\n \n#define QM_REG_QM_INT_MASK\t\t\t\t\t 0x168444\n \n#define QM_REG_QM_INT_STS\t\t\t\t\t 0x168438\n \n#define QM_REG_QM_PRTY_MASK\t\t\t\t\t 0x168454\n \n#define QM_REG_QM_PRTY_STS\t\t\t\t\t 0x168448\n \n#define QM_REG_QM_PRTY_STS_CLR\t\t\t\t\t 0x16844c\n \n#define QM_REG_QSTATUS_HIGH\t\t\t\t\t 0x16802c\n \n#define QM_REG_QSTATUS_HIGH_EXT_A\t\t\t\t 0x16e408\n \n#define QM_REG_QSTATUS_LOW\t\t\t\t\t 0x168028\n \n#define QM_REG_QSTATUS_LOW_EXT_A\t\t\t\t 0x16e404\n \n#define QM_REG_QTASKCTR_0\t\t\t\t\t 0x168308\n \n#define QM_REG_QTASKCTR_EXT_A_0 \t\t\t\t 0x16e584\n \n#define QM_REG_QVOQIDX_0\t\t\t\t\t 0x1680f4\n#define QM_REG_QVOQIDX_10\t\t\t\t\t 0x16811c\n#define QM_REG_QVOQIDX_100\t\t\t\t\t 0x16e49c\n#define QM_REG_QVOQIDX_101\t\t\t\t\t 0x16e4a0\n#define QM_REG_QVOQIDX_102\t\t\t\t\t 0x16e4a4\n#define QM_REG_QVOQIDX_103\t\t\t\t\t 0x16e4a8\n#define QM_REG_QVOQIDX_104\t\t\t\t\t 0x16e4ac\n#define QM_REG_QVOQIDX_105\t\t\t\t\t 0x16e4b0\n#define QM_REG_QVOQIDX_106\t\t\t\t\t 0x16e4b4\n#define QM_REG_QVOQIDX_107\t\t\t\t\t 0x16e4b8\n#define QM_REG_QVOQIDX_108\t\t\t\t\t 0x16e4bc\n#define QM_REG_QVOQIDX_109\t\t\t\t\t 0x16e4c0\n#define QM_REG_QVOQIDX_11\t\t\t\t\t 0x168120\n#define QM_REG_QVOQIDX_110\t\t\t\t\t 0x16e4c4\n#define QM_REG_QVOQIDX_111\t\t\t\t\t 0x16e4c8\n#define QM_REG_QVOQIDX_112\t\t\t\t\t 0x16e4cc\n#define QM_REG_QVOQIDX_113\t\t\t\t\t 0x16e4d0\n#define QM_REG_QVOQIDX_114\t\t\t\t\t 0x16e4d4\n#define QM_REG_QVOQIDX_115\t\t\t\t\t 0x16e4d8\n#define QM_REG_QVOQIDX_116\t\t\t\t\t 0x16e4dc\n#define QM_REG_QVOQIDX_117\t\t\t\t\t 0x16e4e0\n#define QM_REG_QVOQIDX_118\t\t\t\t\t 0x16e4e4\n#define QM_REG_QVOQIDX_119\t\t\t\t\t 0x16e4e8\n#define QM_REG_QVOQIDX_12\t\t\t\t\t 0x168124\n#define QM_REG_QVOQIDX_120\t\t\t\t\t 0x16e4ec\n#define QM_REG_QVOQIDX_121\t\t\t\t\t 0x16e4f0\n#define QM_REG_QVOQIDX_122\t\t\t\t\t 0x16e4f4\n#define QM_REG_QVOQIDX_123\t\t\t\t\t 0x16e4f8\n#define QM_REG_QVOQIDX_124\t\t\t\t\t 0x16e4fc\n#define QM_REG_QVOQIDX_125\t\t\t\t\t 0x16e500\n#define QM_REG_QVOQIDX_126\t\t\t\t\t 0x16e504\n#define QM_REG_QVOQIDX_127\t\t\t\t\t 0x16e508\n#define QM_REG_QVOQIDX_13\t\t\t\t\t 0x168128\n#define QM_REG_QVOQIDX_14\t\t\t\t\t 0x16812c\n#define QM_REG_QVOQIDX_15\t\t\t\t\t 0x168130\n#define QM_REG_QVOQIDX_16\t\t\t\t\t 0x168134\n#define QM_REG_QVOQIDX_17\t\t\t\t\t 0x168138\n#define QM_REG_QVOQIDX_21\t\t\t\t\t 0x168148\n#define QM_REG_QVOQIDX_22\t\t\t\t\t 0x16814c\n#define QM_REG_QVOQIDX_23\t\t\t\t\t 0x168150\n#define QM_REG_QVOQIDX_24\t\t\t\t\t 0x168154\n#define QM_REG_QVOQIDX_25\t\t\t\t\t 0x168158\n#define QM_REG_QVOQIDX_26\t\t\t\t\t 0x16815c\n#define QM_REG_QVOQIDX_27\t\t\t\t\t 0x168160\n#define QM_REG_QVOQIDX_28\t\t\t\t\t 0x168164\n#define QM_REG_QVOQIDX_29\t\t\t\t\t 0x168168\n#define QM_REG_QVOQIDX_30\t\t\t\t\t 0x16816c\n#define QM_REG_QVOQIDX_31\t\t\t\t\t 0x168170\n#define QM_REG_QVOQIDX_32\t\t\t\t\t 0x168174\n#define QM_REG_QVOQIDX_33\t\t\t\t\t 0x168178\n#define QM_REG_QVOQIDX_34\t\t\t\t\t 0x16817c\n#define QM_REG_QVOQIDX_35\t\t\t\t\t 0x168180\n#define QM_REG_QVOQIDX_36\t\t\t\t\t 0x168184\n#define QM_REG_QVOQIDX_37\t\t\t\t\t 0x168188\n#define QM_REG_QVOQIDX_38\t\t\t\t\t 0x16818c\n#define QM_REG_QVOQIDX_39\t\t\t\t\t 0x168190\n#define QM_REG_QVOQIDX_40\t\t\t\t\t 0x168194\n#define QM_REG_QVOQIDX_41\t\t\t\t\t 0x168198\n#define QM_REG_QVOQIDX_42\t\t\t\t\t 0x16819c\n#define QM_REG_QVOQIDX_43\t\t\t\t\t 0x1681a0\n#define QM_REG_QVOQIDX_44\t\t\t\t\t 0x1681a4\n#define QM_REG_QVOQIDX_45\t\t\t\t\t 0x1681a8\n#define QM_REG_QVOQIDX_46\t\t\t\t\t 0x1681ac\n#define QM_REG_QVOQIDX_47\t\t\t\t\t 0x1681b0\n#define QM_REG_QVOQIDX_48\t\t\t\t\t 0x1681b4\n#define QM_REG_QVOQIDX_49\t\t\t\t\t 0x1681b8\n#define QM_REG_QVOQIDX_5\t\t\t\t\t 0x168108\n#define QM_REG_QVOQIDX_50\t\t\t\t\t 0x1681bc\n#define QM_REG_QVOQIDX_51\t\t\t\t\t 0x1681c0\n#define QM_REG_QVOQIDX_52\t\t\t\t\t 0x1681c4\n#define QM_REG_QVOQIDX_53\t\t\t\t\t 0x1681c8\n#define QM_REG_QVOQIDX_54\t\t\t\t\t 0x1681cc\n#define QM_REG_QVOQIDX_55\t\t\t\t\t 0x1681d0\n#define QM_REG_QVOQIDX_56\t\t\t\t\t 0x1681d4\n#define QM_REG_QVOQIDX_57\t\t\t\t\t 0x1681d8\n#define QM_REG_QVOQIDX_58\t\t\t\t\t 0x1681dc\n#define QM_REG_QVOQIDX_59\t\t\t\t\t 0x1681e0\n#define QM_REG_QVOQIDX_6\t\t\t\t\t 0x16810c\n#define QM_REG_QVOQIDX_60\t\t\t\t\t 0x1681e4\n#define QM_REG_QVOQIDX_61\t\t\t\t\t 0x1681e8\n#define QM_REG_QVOQIDX_62\t\t\t\t\t 0x1681ec\n#define QM_REG_QVOQIDX_63\t\t\t\t\t 0x1681f0\n#define QM_REG_QVOQIDX_64\t\t\t\t\t 0x16e40c\n#define QM_REG_QVOQIDX_65\t\t\t\t\t 0x16e410\n#define QM_REG_QVOQIDX_69\t\t\t\t\t 0x16e420\n#define QM_REG_QVOQIDX_7\t\t\t\t\t 0x168110\n#define QM_REG_QVOQIDX_70\t\t\t\t\t 0x16e424\n#define QM_REG_QVOQIDX_71\t\t\t\t\t 0x16e428\n#define QM_REG_QVOQIDX_72\t\t\t\t\t 0x16e42c\n#define QM_REG_QVOQIDX_73\t\t\t\t\t 0x16e430\n#define QM_REG_QVOQIDX_74\t\t\t\t\t 0x16e434\n#define QM_REG_QVOQIDX_75\t\t\t\t\t 0x16e438\n#define QM_REG_QVOQIDX_76\t\t\t\t\t 0x16e43c\n#define QM_REG_QVOQIDX_77\t\t\t\t\t 0x16e440\n#define QM_REG_QVOQIDX_78\t\t\t\t\t 0x16e444\n#define QM_REG_QVOQIDX_79\t\t\t\t\t 0x16e448\n#define QM_REG_QVOQIDX_8\t\t\t\t\t 0x168114\n#define QM_REG_QVOQIDX_80\t\t\t\t\t 0x16e44c\n#define QM_REG_QVOQIDX_81\t\t\t\t\t 0x16e450\n#define QM_REG_QVOQIDX_85\t\t\t\t\t 0x16e460\n#define QM_REG_QVOQIDX_86\t\t\t\t\t 0x16e464\n#define QM_REG_QVOQIDX_87\t\t\t\t\t 0x16e468\n#define QM_REG_QVOQIDX_88\t\t\t\t\t 0x16e46c\n#define QM_REG_QVOQIDX_89\t\t\t\t\t 0x16e470\n#define QM_REG_QVOQIDX_9\t\t\t\t\t 0x168118\n#define QM_REG_QVOQIDX_90\t\t\t\t\t 0x16e474\n#define QM_REG_QVOQIDX_91\t\t\t\t\t 0x16e478\n#define QM_REG_QVOQIDX_92\t\t\t\t\t 0x16e47c\n#define QM_REG_QVOQIDX_93\t\t\t\t\t 0x16e480\n#define QM_REG_QVOQIDX_94\t\t\t\t\t 0x16e484\n#define QM_REG_QVOQIDX_95\t\t\t\t\t 0x16e488\n#define QM_REG_QVOQIDX_96\t\t\t\t\t 0x16e48c\n#define QM_REG_QVOQIDX_97\t\t\t\t\t 0x16e490\n#define QM_REG_QVOQIDX_98\t\t\t\t\t 0x16e494\n#define QM_REG_QVOQIDX_99\t\t\t\t\t 0x16e498\n \n#define QM_REG_SOFT_RESET\t\t\t\t\t 0x168428\n \n#define QM_REG_TASKCRDCOST_0\t\t\t\t\t 0x16809c\n#define QM_REG_TASKCRDCOST_1\t\t\t\t\t 0x1680a0\n#define QM_REG_TASKCRDCOST_2\t\t\t\t\t 0x1680a4\n#define QM_REG_TASKCRDCOST_4\t\t\t\t\t 0x1680ac\n#define QM_REG_TASKCRDCOST_5\t\t\t\t\t 0x1680b0\n \n#define QM_REG_TQM_WRC_FIFOLVL\t\t\t\t\t 0x168010\n \n#define QM_REG_UQM_WRC_FIFOLVL\t\t\t\t\t 0x168008\n \n#define QM_REG_VOQCRDERRREG\t\t\t\t\t 0x168408\n \n#define QM_REG_VOQCREDIT_0\t\t\t\t\t 0x1682d0\n#define QM_REG_VOQCREDIT_1\t\t\t\t\t 0x1682d4\n#define QM_REG_VOQCREDIT_4\t\t\t\t\t 0x1682e0\n \n#define QM_REG_VOQCREDITAFULLTHR\t\t\t\t 0x168090\n \n#define QM_REG_VOQINITCREDIT_0\t\t\t\t\t 0x168060\n#define QM_REG_VOQINITCREDIT_1\t\t\t\t\t 0x168064\n#define QM_REG_VOQINITCREDIT_2\t\t\t\t\t 0x168068\n#define QM_REG_VOQINITCREDIT_4\t\t\t\t\t 0x168070\n#define QM_REG_VOQINITCREDIT_5\t\t\t\t\t 0x168074\n \n#define QM_REG_VOQPORT_0\t\t\t\t\t 0x1682a0\n#define QM_REG_VOQPORT_1\t\t\t\t\t 0x1682a4\n#define QM_REG_VOQPORT_2\t\t\t\t\t 0x1682a8\n \n#define QM_REG_VOQQMASK_0_LSB\t\t\t\t\t 0x168240\n \n#define QM_REG_VOQQMASK_0_LSB_EXT_A\t\t\t\t 0x16e524\n \n#define QM_REG_VOQQMASK_0_MSB\t\t\t\t\t 0x168244\n \n#define QM_REG_VOQQMASK_0_MSB_EXT_A\t\t\t\t 0x16e528\n \n#define QM_REG_VOQQMASK_10_LSB\t\t\t\t\t 0x168290\n \n#define QM_REG_VOQQMASK_10_LSB_EXT_A\t\t\t\t 0x16e574\n \n#define QM_REG_VOQQMASK_10_MSB\t\t\t\t\t 0x168294\n \n#define QM_REG_VOQQMASK_10_MSB_EXT_A\t\t\t\t 0x16e578\n \n#define QM_REG_VOQQMASK_11_LSB\t\t\t\t\t 0x168298\n \n#define QM_REG_VOQQMASK_11_LSB_EXT_A\t\t\t\t 0x16e57c\n \n#define QM_REG_VOQQMASK_11_MSB\t\t\t\t\t 0x16829c\n \n#define QM_REG_VOQQMASK_11_MSB_EXT_A\t\t\t\t 0x16e580\n \n#define QM_REG_VOQQMASK_1_LSB\t\t\t\t\t 0x168248\n \n#define QM_REG_VOQQMASK_1_LSB_EXT_A\t\t\t\t 0x16e52c\n \n#define QM_REG_VOQQMASK_1_MSB\t\t\t\t\t 0x16824c\n \n#define QM_REG_VOQQMASK_1_MSB_EXT_A\t\t\t\t 0x16e530\n \n#define QM_REG_VOQQMASK_2_LSB\t\t\t\t\t 0x168250\n \n#define QM_REG_VOQQMASK_2_LSB_EXT_A\t\t\t\t 0x16e534\n \n#define QM_REG_VOQQMASK_2_MSB\t\t\t\t\t 0x168254\n \n#define QM_REG_VOQQMASK_2_MSB_EXT_A\t\t\t\t 0x16e538\n \n#define QM_REG_VOQQMASK_3_LSB\t\t\t\t\t 0x168258\n \n#define QM_REG_VOQQMASK_3_LSB_EXT_A\t\t\t\t 0x16e53c\n \n#define QM_REG_VOQQMASK_3_MSB_EXT_A\t\t\t\t 0x16e540\n \n#define QM_REG_VOQQMASK_4_LSB\t\t\t\t\t 0x168260\n \n#define QM_REG_VOQQMASK_4_LSB_EXT_A\t\t\t\t 0x16e544\n \n#define QM_REG_VOQQMASK_4_MSB\t\t\t\t\t 0x168264\n \n#define QM_REG_VOQQMASK_4_MSB_EXT_A\t\t\t\t 0x16e548\n \n#define QM_REG_VOQQMASK_5_LSB\t\t\t\t\t 0x168268\n \n#define QM_REG_VOQQMASK_5_LSB_EXT_A\t\t\t\t 0x16e54c\n \n#define QM_REG_VOQQMASK_5_MSB\t\t\t\t\t 0x16826c\n \n#define QM_REG_VOQQMASK_5_MSB_EXT_A\t\t\t\t 0x16e550\n \n#define QM_REG_VOQQMASK_6_LSB\t\t\t\t\t 0x168270\n \n#define QM_REG_VOQQMASK_6_LSB_EXT_A\t\t\t\t 0x16e554\n \n#define QM_REG_VOQQMASK_6_MSB\t\t\t\t\t 0x168274\n \n#define QM_REG_VOQQMASK_6_MSB_EXT_A\t\t\t\t 0x16e558\n \n#define QM_REG_VOQQMASK_7_LSB\t\t\t\t\t 0x168278\n \n#define QM_REG_VOQQMASK_7_LSB_EXT_A\t\t\t\t 0x16e55c\n \n#define QM_REG_VOQQMASK_7_MSB\t\t\t\t\t 0x16827c\n \n#define QM_REG_VOQQMASK_7_MSB_EXT_A\t\t\t\t 0x16e560\n \n#define QM_REG_VOQQMASK_8_LSB\t\t\t\t\t 0x168280\n \n#define QM_REG_VOQQMASK_8_LSB_EXT_A\t\t\t\t 0x16e564\n \n#define QM_REG_VOQQMASK_8_MSB\t\t\t\t\t 0x168284\n \n#define QM_REG_VOQQMASK_8_MSB_EXT_A\t\t\t\t 0x16e568\n \n#define QM_REG_VOQQMASK_9_LSB\t\t\t\t\t 0x168288\n \n#define QM_REG_VOQQMASK_9_LSB_EXT_A\t\t\t\t 0x16e56c\n \n#define QM_REG_VOQQMASK_9_MSB_EXT_A\t\t\t\t 0x16e570\n \n#define QM_REG_WRRWEIGHTS_0\t\t\t\t\t 0x16880c\n#define QM_REG_WRRWEIGHTS_1\t\t\t\t\t 0x168810\n#define QM_REG_WRRWEIGHTS_10\t\t\t\t\t 0x168814\n#define QM_REG_WRRWEIGHTS_11\t\t\t\t\t 0x168818\n#define QM_REG_WRRWEIGHTS_12\t\t\t\t\t 0x16881c\n#define QM_REG_WRRWEIGHTS_13\t\t\t\t\t 0x168820\n#define QM_REG_WRRWEIGHTS_14\t\t\t\t\t 0x168824\n#define QM_REG_WRRWEIGHTS_15\t\t\t\t\t 0x168828\n#define QM_REG_WRRWEIGHTS_16\t\t\t\t\t 0x16e000\n#define QM_REG_WRRWEIGHTS_17\t\t\t\t\t 0x16e004\n#define QM_REG_WRRWEIGHTS_18\t\t\t\t\t 0x16e008\n#define QM_REG_WRRWEIGHTS_19\t\t\t\t\t 0x16e00c\n#define QM_REG_WRRWEIGHTS_2\t\t\t\t\t 0x16882c\n#define QM_REG_WRRWEIGHTS_20\t\t\t\t\t 0x16e010\n#define QM_REG_WRRWEIGHTS_21\t\t\t\t\t 0x16e014\n#define QM_REG_WRRWEIGHTS_22\t\t\t\t\t 0x16e018\n#define QM_REG_WRRWEIGHTS_23\t\t\t\t\t 0x16e01c\n#define QM_REG_WRRWEIGHTS_24\t\t\t\t\t 0x16e020\n#define QM_REG_WRRWEIGHTS_25\t\t\t\t\t 0x16e024\n#define QM_REG_WRRWEIGHTS_26\t\t\t\t\t 0x16e028\n#define QM_REG_WRRWEIGHTS_27\t\t\t\t\t 0x16e02c\n#define QM_REG_WRRWEIGHTS_28\t\t\t\t\t 0x16e030\n#define QM_REG_WRRWEIGHTS_29\t\t\t\t\t 0x16e034\n#define QM_REG_WRRWEIGHTS_3\t\t\t\t\t 0x168830\n#define QM_REG_WRRWEIGHTS_30\t\t\t\t\t 0x16e038\n#define QM_REG_WRRWEIGHTS_31\t\t\t\t\t 0x16e03c\n#define QM_REG_WRRWEIGHTS_4\t\t\t\t\t 0x168834\n#define QM_REG_WRRWEIGHTS_5\t\t\t\t\t 0x168838\n#define QM_REG_WRRWEIGHTS_6\t\t\t\t\t 0x16883c\n#define QM_REG_WRRWEIGHTS_7\t\t\t\t\t 0x168840\n#define QM_REG_WRRWEIGHTS_8\t\t\t\t\t 0x168844\n#define QM_REG_WRRWEIGHTS_9\t\t\t\t\t 0x168848\n \n#define QM_REG_XQM_WRC_FIFOLVL\t\t\t\t\t 0x168000\n \n#define SEM_FAST_REG_PARITY_RST\t\t\t\t\t 0x18840\n#define SRC_REG_COUNTFREE0\t\t\t\t\t 0x40500\n \n#define SRC_REG_E1HMF_ENABLE\t\t\t\t\t 0x404cc\n#define SRC_REG_FIRSTFREE0\t\t\t\t\t 0x40510\n#define SRC_REG_KEYRSS0_0\t\t\t\t\t 0x40408\n#define SRC_REG_KEYRSS0_7\t\t\t\t\t 0x40424\n#define SRC_REG_KEYRSS1_9\t\t\t\t\t 0x40454\n#define SRC_REG_KEYSEARCH_0\t\t\t\t\t 0x40458\n#define SRC_REG_KEYSEARCH_1\t\t\t\t\t 0x4045c\n#define SRC_REG_KEYSEARCH_2\t\t\t\t\t 0x40460\n#define SRC_REG_KEYSEARCH_3\t\t\t\t\t 0x40464\n#define SRC_REG_KEYSEARCH_4\t\t\t\t\t 0x40468\n#define SRC_REG_KEYSEARCH_5\t\t\t\t\t 0x4046c\n#define SRC_REG_KEYSEARCH_6\t\t\t\t\t 0x40470\n#define SRC_REG_KEYSEARCH_7\t\t\t\t\t 0x40474\n#define SRC_REG_KEYSEARCH_8\t\t\t\t\t 0x40478\n#define SRC_REG_KEYSEARCH_9\t\t\t\t\t 0x4047c\n#define SRC_REG_LASTFREE0\t\t\t\t\t 0x40530\n#define SRC_REG_NUMBER_HASH_BITS0\t\t\t\t 0x40400\n \n#define SRC_REG_SOFT_RST\t\t\t\t\t 0x4049c\n \n#define SRC_REG_SRC_INT_STS\t\t\t\t\t 0x404ac\n \n#define SRC_REG_SRC_PRTY_MASK\t\t\t\t\t 0x404c8\n \n#define SRC_REG_SRC_PRTY_STS\t\t\t\t\t 0x404bc\n \n#define SRC_REG_SRC_PRTY_STS_CLR\t\t\t\t 0x404c0\n \n#define TCM_REG_CAM_OCCUP\t\t\t\t\t 0x5017c\n \n#define TCM_REG_CDU_AG_RD_IFEN\t\t\t\t\t 0x50034\n \n#define TCM_REG_CDU_AG_WR_IFEN\t\t\t\t\t 0x50030\n \n#define TCM_REG_CDU_SM_RD_IFEN\t\t\t\t\t 0x5003c\n \n#define TCM_REG_CDU_SM_WR_IFEN\t\t\t\t\t 0x50038\n \n#define TCM_REG_CFC_INIT_CRD\t\t\t\t\t 0x50204\n \n#define TCM_REG_CP_WEIGHT\t\t\t\t\t 0x500c0\n \n#define TCM_REG_CSEM_IFEN\t\t\t\t\t 0x5002c\n \n#define TCM_REG_CSEM_LENGTH_MIS \t\t\t\t 0x50174\n \n#define TCM_REG_CSEM_WEIGHT\t\t\t\t\t 0x500bc\n \n#define TCM_REG_ERR_EVNT_ID\t\t\t\t\t 0x500a0\n \n#define TCM_REG_ERR_TCM_HDR\t\t\t\t\t 0x5009c\n \n#define TCM_REG_EXPR_EVNT_ID\t\t\t\t\t 0x500a4\n \n#define TCM_REG_FIC0_INIT_CRD\t\t\t\t\t 0x5020c\n \n#define TCM_REG_FIC1_INIT_CRD\t\t\t\t\t 0x50210\n \n#define TCM_REG_GR_ARB_TYPE\t\t\t\t\t 0x50114\n \n#define TCM_REG_GR_LD0_PR\t\t\t\t\t 0x5011c\n \n#define TCM_REG_GR_LD1_PR\t\t\t\t\t 0x50120\n \n#define TCM_REG_N_SM_CTX_LD_0\t\t\t\t\t 0x50050\n#define TCM_REG_N_SM_CTX_LD_1\t\t\t\t\t 0x50054\n#define TCM_REG_N_SM_CTX_LD_2\t\t\t\t\t 0x50058\n#define TCM_REG_N_SM_CTX_LD_3\t\t\t\t\t 0x5005c\n#define TCM_REG_N_SM_CTX_LD_4\t\t\t\t\t 0x50060\n#define TCM_REG_N_SM_CTX_LD_5\t\t\t\t\t 0x50064\n \n#define TCM_REG_PBF_IFEN\t\t\t\t\t 0x50024\n \n#define TCM_REG_PBF_LENGTH_MIS\t\t\t\t\t 0x5016c\n \n#define TCM_REG_PBF_WEIGHT\t\t\t\t\t 0x500b4\n#define TCM_REG_PHYS_QNUM0_0\t\t\t\t\t 0x500e0\n#define TCM_REG_PHYS_QNUM0_1\t\t\t\t\t 0x500e4\n#define TCM_REG_PHYS_QNUM1_0\t\t\t\t\t 0x500e8\n#define TCM_REG_PHYS_QNUM1_1\t\t\t\t\t 0x500ec\n#define TCM_REG_PHYS_QNUM2_0\t\t\t\t\t 0x500f0\n#define TCM_REG_PHYS_QNUM2_1\t\t\t\t\t 0x500f4\n#define TCM_REG_PHYS_QNUM3_0\t\t\t\t\t 0x500f8\n#define TCM_REG_PHYS_QNUM3_1\t\t\t\t\t 0x500fc\n \n#define TCM_REG_PRS_IFEN\t\t\t\t\t 0x50020\n \n#define TCM_REG_PRS_LENGTH_MIS\t\t\t\t\t 0x50168\n \n#define TCM_REG_PRS_WEIGHT\t\t\t\t\t 0x500b0\n \n#define TCM_REG_STOP_EVNT_ID\t\t\t\t\t 0x500a8\n \n#define TCM_REG_STORM_LENGTH_MIS\t\t\t\t 0x50160\n \n#define TCM_REG_STORM_TCM_IFEN\t\t\t\t\t 0x50010\n \n#define TCM_REG_STORM_WEIGHT\t\t\t\t\t 0x500ac\n \n#define TCM_REG_TCM_CFC_IFEN\t\t\t\t\t 0x50040\n \n#define TCM_REG_TCM_INT_MASK\t\t\t\t\t 0x501dc\n \n#define TCM_REG_TCM_INT_STS\t\t\t\t\t 0x501d0\n \n#define TCM_REG_TCM_PRTY_MASK\t\t\t\t\t 0x501ec\n \n#define TCM_REG_TCM_PRTY_STS\t\t\t\t\t 0x501e0\n \n#define TCM_REG_TCM_PRTY_STS_CLR\t\t\t\t 0x501e4\n \n#define TCM_REG_TCM_REG0_SZ\t\t\t\t\t 0x500d8\n \n#define TCM_REG_TCM_STORM0_IFEN \t\t\t\t 0x50004\n \n#define TCM_REG_TCM_STORM1_IFEN \t\t\t\t 0x50008\n \n#define TCM_REG_TCM_TQM_IFEN\t\t\t\t\t 0x5000c\n \n#define TCM_REG_TCM_TQM_USE_Q\t\t\t\t\t 0x500d4\n \n#define TCM_REG_TM_TCM_HDR\t\t\t\t\t 0x50098\n \n#define TCM_REG_TM_TCM_IFEN\t\t\t\t\t 0x5001c\n \n#define TCM_REG_TM_WEIGHT\t\t\t\t\t 0x500d0\n \n#define TCM_REG_TQM_INIT_CRD\t\t\t\t\t 0x5021c\n \n#define TCM_REG_TQM_P_WEIGHT\t\t\t\t\t 0x500c8\n \n#define TCM_REG_TQM_S_WEIGHT\t\t\t\t\t 0x500cc\n \n#define TCM_REG_TQM_TCM_HDR_P\t\t\t\t\t 0x50090\n \n#define TCM_REG_TQM_TCM_HDR_S\t\t\t\t\t 0x50094\n \n#define TCM_REG_TQM_TCM_IFEN\t\t\t\t\t 0x50014\n \n#define TCM_REG_TSDM_IFEN\t\t\t\t\t 0x50018\n \n#define TCM_REG_TSDM_LENGTH_MIS \t\t\t\t 0x50164\n \n#define TCM_REG_TSDM_WEIGHT\t\t\t\t\t 0x500c4\n \n#define TCM_REG_USEM_IFEN\t\t\t\t\t 0x50028\n \n#define TCM_REG_USEM_LENGTH_MIS \t\t\t\t 0x50170\n \n#define TCM_REG_USEM_WEIGHT\t\t\t\t\t 0x500b8\n \n#define TCM_REG_XX_DESCR_TABLE\t\t\t\t\t 0x50280\n#define TCM_REG_XX_DESCR_TABLE_SIZE\t\t\t\t 29\n \n#define TCM_REG_XX_FREE \t\t\t\t\t 0x50178\n \n#define TCM_REG_XX_INIT_CRD\t\t\t\t\t 0x50220\n \n#define TCM_REG_XX_MAX_LL_SZ\t\t\t\t\t 0x50044\n \n#define TCM_REG_XX_MSG_NUM\t\t\t\t\t 0x50224\n \n#define TCM_REG_XX_OVFL_EVNT_ID \t\t\t\t 0x50048\n \n#define TCM_REG_XX_TABLE\t\t\t\t\t 0x50240\n \n#define TM_REG_CFC_AC_CRDCNT_VAL\t\t\t\t 0x164208\n \n#define TM_REG_CFC_CLD_CRDCNT_VAL\t\t\t\t 0x164210\n \n#define TM_REG_CL0_CONT_REGION\t\t\t\t\t 0x164030\n \n#define TM_REG_CL1_CONT_REGION\t\t\t\t\t 0x164034\n \n#define TM_REG_CL2_CONT_REGION\t\t\t\t\t 0x164038\n \n#define TM_REG_CLIN_PRIOR0_CLIENT\t\t\t\t 0x164024\n \n#define TM_REG_CLOUT_CRDCNT0_VAL\t\t\t\t 0x164220\n \n#define TM_REG_CLOUT_CRDCNT1_VAL\t\t\t\t 0x164228\n \n#define TM_REG_CLOUT_CRDCNT2_VAL\t\t\t\t 0x164230\n \n#define TM_REG_EN_CL0_INPUT\t\t\t\t\t 0x164008\n \n#define TM_REG_EN_CL1_INPUT\t\t\t\t\t 0x16400c\n \n#define TM_REG_EN_CL2_INPUT\t\t\t\t\t 0x164010\n#define TM_REG_EN_LINEAR0_TIMER \t\t\t\t 0x164014\n \n#define TM_REG_EN_REAL_TIME_CNT \t\t\t\t 0x1640d8\n \n#define TM_REG_EN_TIMERS\t\t\t\t\t 0x164000\n \n#define TM_REG_EXP_CRDCNT_VAL\t\t\t\t\t 0x164238\n \n#define TM_REG_LIN0_LOGIC_ADDR\t\t\t\t\t 0x164240\n \n#define TM_REG_LIN0_MAX_ACTIVE_CID\t\t\t\t 0x164048\n \n#define TM_REG_LIN0_NUM_SCANS\t\t\t\t\t 0x1640a0\n \n#define TM_REG_LIN0_PHY_ADDR\t\t\t\t\t 0x164270\n \n#define TM_REG_LIN0_PHY_ADDR_VALID\t\t\t\t 0x164248\n#define TM_REG_LIN0_SCAN_ON\t\t\t\t\t 0x1640d0\n \n#define TM_REG_LIN0_SCAN_TIME\t\t\t\t\t 0x16403c\n#define TM_REG_LIN0_VNIC_UC\t\t\t\t\t 0x164128\n \n#define TM_REG_LIN1_LOGIC_ADDR\t\t\t\t\t 0x164250\n \n#define TM_REG_LIN1_PHY_ADDR\t\t\t\t\t 0x164280\n \n#define TM_REG_LIN1_PHY_ADDR_VALID\t\t\t\t 0x164258\n \n#define TM_REG_LIN_SETCLR_FIFO_ALFULL_THR\t\t\t 0x164070\n \n#define TM_REG_PCIARB_CRDCNT_VAL\t\t\t\t 0x164260\n \n#define TM_REG_TIMER_TICK_SIZE\t\t\t\t\t 0x16401c\n \n#define TM_REG_TM_CONTEXT_REGION\t\t\t\t 0x164044\n \n#define TM_REG_TM_INT_MASK\t\t\t\t\t 0x1640fc\n \n#define TM_REG_TM_INT_STS\t\t\t\t\t 0x1640f0\n \n#define TM_REG_TM_PRTY_MASK\t\t\t\t\t 0x16410c\n \n#define TM_REG_TM_PRTY_STS\t\t\t\t\t 0x164100\n \n#define TM_REG_TM_PRTY_STS_CLR\t\t\t\t\t 0x164104\n \n#define TSDM_REG_AGG_INT_EVENT_0\t\t\t\t 0x42038\n#define TSDM_REG_AGG_INT_EVENT_1\t\t\t\t 0x4203c\n#define TSDM_REG_AGG_INT_EVENT_2\t\t\t\t 0x42040\n#define TSDM_REG_AGG_INT_EVENT_3\t\t\t\t 0x42044\n#define TSDM_REG_AGG_INT_EVENT_4\t\t\t\t 0x42048\n \n#define TSDM_REG_AGG_INT_T_0\t\t\t\t\t 0x420b8\n#define TSDM_REG_AGG_INT_T_1\t\t\t\t\t 0x420bc\n \n#define TSDM_REG_CFC_RSP_START_ADDR\t\t\t\t 0x42008\n \n#define TSDM_REG_CMP_COUNTER_MAX0\t\t\t\t 0x4201c\n \n#define TSDM_REG_CMP_COUNTER_MAX1\t\t\t\t 0x42020\n \n#define TSDM_REG_CMP_COUNTER_MAX2\t\t\t\t 0x42024\n \n#define TSDM_REG_CMP_COUNTER_MAX3\t\t\t\t 0x42028\n \n#define TSDM_REG_CMP_COUNTER_START_ADDR \t\t\t 0x4200c\n#define TSDM_REG_ENABLE_IN1\t\t\t\t\t 0x42238\n#define TSDM_REG_ENABLE_IN2\t\t\t\t\t 0x4223c\n#define TSDM_REG_ENABLE_OUT1\t\t\t\t\t 0x42240\n#define TSDM_REG_ENABLE_OUT2\t\t\t\t\t 0x42244\n \n#define TSDM_REG_INIT_CREDIT_PXP_CTRL\t\t\t\t 0x424bc\n \n#define TSDM_REG_NUM_OF_ACK_AFTER_PLACE \t\t\t 0x4227c\n \n#define TSDM_REG_NUM_OF_PKT_END_MSG\t\t\t\t 0x42274\n \n#define TSDM_REG_NUM_OF_PXP_ASYNC_REQ\t\t\t\t 0x42278\n \n#define TSDM_REG_NUM_OF_Q0_CMD\t\t\t\t\t 0x42248\n \n#define TSDM_REG_NUM_OF_Q10_CMD \t\t\t\t 0x4226c\n \n#define TSDM_REG_NUM_OF_Q11_CMD \t\t\t\t 0x42270\n \n#define TSDM_REG_NUM_OF_Q1_CMD\t\t\t\t\t 0x4224c\n \n#define TSDM_REG_NUM_OF_Q3_CMD\t\t\t\t\t 0x42250\n \n#define TSDM_REG_NUM_OF_Q4_CMD\t\t\t\t\t 0x42254\n \n#define TSDM_REG_NUM_OF_Q5_CMD\t\t\t\t\t 0x42258\n \n#define TSDM_REG_NUM_OF_Q6_CMD\t\t\t\t\t 0x4225c\n \n#define TSDM_REG_NUM_OF_Q7_CMD\t\t\t\t\t 0x42260\n \n#define TSDM_REG_NUM_OF_Q8_CMD\t\t\t\t\t 0x42264\n \n#define TSDM_REG_NUM_OF_Q9_CMD\t\t\t\t\t 0x42268\n \n#define TSDM_REG_PCK_END_MSG_START_ADDR \t\t\t 0x42014\n \n#define TSDM_REG_Q_COUNTER_START_ADDR\t\t\t\t 0x42010\n \n#define TSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY\t\t\t 0x42548\n \n#define TSDM_REG_SYNC_PARSER_EMPTY\t\t\t\t 0x42550\n \n#define TSDM_REG_SYNC_SYNC_EMPTY\t\t\t\t 0x42558\n \n#define TSDM_REG_TIMER_TICK\t\t\t\t\t 0x42000\n \n#define TSDM_REG_TSDM_INT_MASK_0\t\t\t\t 0x4229c\n#define TSDM_REG_TSDM_INT_MASK_1\t\t\t\t 0x422ac\n \n#define TSDM_REG_TSDM_INT_STS_0 \t\t\t\t 0x42290\n#define TSDM_REG_TSDM_INT_STS_1 \t\t\t\t 0x422a0\n \n#define TSDM_REG_TSDM_PRTY_MASK \t\t\t\t 0x422bc\n \n#define TSDM_REG_TSDM_PRTY_STS\t\t\t\t\t 0x422b0\n \n#define TSDM_REG_TSDM_PRTY_STS_CLR\t\t\t\t 0x422b4\n \n#define TSEM_REG_ARB_CYCLE_SIZE \t\t\t\t 0x180034\n \n#define TSEM_REG_ARB_ELEMENT0\t\t\t\t\t 0x180020\n \n#define TSEM_REG_ARB_ELEMENT1\t\t\t\t\t 0x180024\n \n#define TSEM_REG_ARB_ELEMENT2\t\t\t\t\t 0x180028\n \n#define TSEM_REG_ARB_ELEMENT3\t\t\t\t\t 0x18002c\n \n#define TSEM_REG_ARB_ELEMENT4\t\t\t\t\t 0x180030\n#define TSEM_REG_ENABLE_IN\t\t\t\t\t 0x1800a4\n#define TSEM_REG_ENABLE_OUT\t\t\t\t\t 0x1800a8\n \n#define TSEM_REG_FAST_MEMORY\t\t\t\t\t 0x1a0000\n \n#define TSEM_REG_FIC0_DISABLE\t\t\t\t\t 0x180224\n \n#define TSEM_REG_FIC1_DISABLE\t\t\t\t\t 0x180234\n \n#define TSEM_REG_INT_TABLE\t\t\t\t\t 0x180400\n \n#define TSEM_REG_MSG_NUM_FIC0\t\t\t\t\t 0x180000\n \n#define TSEM_REG_MSG_NUM_FIC1\t\t\t\t\t 0x180004\n \n#define TSEM_REG_MSG_NUM_FOC0\t\t\t\t\t 0x180008\n \n#define TSEM_REG_MSG_NUM_FOC1\t\t\t\t\t 0x18000c\n \n#define TSEM_REG_MSG_NUM_FOC2\t\t\t\t\t 0x180010\n \n#define TSEM_REG_MSG_NUM_FOC3\t\t\t\t\t 0x180014\n \n#define TSEM_REG_PAS_DISABLE\t\t\t\t\t 0x18024c\n \n#define TSEM_REG_PASSIVE_BUFFER \t\t\t\t 0x181000\n \n#define TSEM_REG_PRAM\t\t\t\t\t\t 0x1c0000\n \n#define TSEM_REG_SLEEP_THREADS_VALID\t\t\t\t 0x18026c\n \n#define TSEM_REG_SLOW_EXT_STORE_EMPTY\t\t\t\t 0x1802a0\n \n#define TSEM_REG_THREADS_LIST\t\t\t\t\t 0x1802e4\n \n#define TSEM_REG_TSEM_PRTY_STS_CLR_0\t\t\t\t 0x180118\n#define TSEM_REG_TSEM_PRTY_STS_CLR_1\t\t\t\t 0x180128\n \n#define TSEM_REG_TS_0_AS\t\t\t\t\t 0x180038\n \n#define TSEM_REG_TS_10_AS\t\t\t\t\t 0x180060\n \n#define TSEM_REG_TS_11_AS\t\t\t\t\t 0x180064\n \n#define TSEM_REG_TS_12_AS\t\t\t\t\t 0x180068\n \n#define TSEM_REG_TS_13_AS\t\t\t\t\t 0x18006c\n \n#define TSEM_REG_TS_14_AS\t\t\t\t\t 0x180070\n \n#define TSEM_REG_TS_15_AS\t\t\t\t\t 0x180074\n \n#define TSEM_REG_TS_16_AS\t\t\t\t\t 0x180078\n \n#define TSEM_REG_TS_17_AS\t\t\t\t\t 0x18007c\n \n#define TSEM_REG_TS_18_AS\t\t\t\t\t 0x180080\n \n#define TSEM_REG_TS_1_AS\t\t\t\t\t 0x18003c\n \n#define TSEM_REG_TS_2_AS\t\t\t\t\t 0x180040\n \n#define TSEM_REG_TS_3_AS\t\t\t\t\t 0x180044\n \n#define TSEM_REG_TS_4_AS\t\t\t\t\t 0x180048\n \n#define TSEM_REG_TS_5_AS\t\t\t\t\t 0x18004c\n \n#define TSEM_REG_TS_6_AS\t\t\t\t\t 0x180050\n \n#define TSEM_REG_TS_7_AS\t\t\t\t\t 0x180054\n \n#define TSEM_REG_TS_8_AS\t\t\t\t\t 0x180058\n \n#define TSEM_REG_TS_9_AS\t\t\t\t\t 0x18005c\n \n#define TSEM_REG_TSEM_INT_MASK_0\t\t\t\t 0x180100\n#define TSEM_REG_TSEM_INT_MASK_1\t\t\t\t 0x180110\n \n#define TSEM_REG_TSEM_INT_STS_0 \t\t\t\t 0x1800f4\n#define TSEM_REG_TSEM_INT_STS_1 \t\t\t\t 0x180104\n \n#define TSEM_REG_TSEM_PRTY_MASK_0\t\t\t\t 0x180120\n#define TSEM_REG_TSEM_PRTY_MASK_1\t\t\t\t 0x180130\n \n#define TSEM_REG_TSEM_PRTY_STS_0\t\t\t\t 0x180114\n#define TSEM_REG_TSEM_PRTY_STS_1\t\t\t\t 0x180124\n \n#define TSEM_REG_VFPF_ERR_NUM\t\t\t\t\t 0x180380\n \n#define UCM_REG_AG_CTX\t\t\t\t\t\t 0xe2000\n \n#define UCM_REG_CAM_OCCUP\t\t\t\t\t 0xe0170\n \n#define UCM_REG_CDU_AG_RD_IFEN\t\t\t\t\t 0xe0038\n \n#define UCM_REG_CDU_AG_WR_IFEN\t\t\t\t\t 0xe0034\n \n#define UCM_REG_CDU_SM_RD_IFEN\t\t\t\t\t 0xe0040\n \n#define UCM_REG_CDU_SM_WR_IFEN\t\t\t\t\t 0xe003c\n \n#define UCM_REG_CFC_INIT_CRD\t\t\t\t\t 0xe0204\n \n#define UCM_REG_CP_WEIGHT\t\t\t\t\t 0xe00c4\n \n#define UCM_REG_CSEM_IFEN\t\t\t\t\t 0xe0028\n \n#define UCM_REG_CSEM_LENGTH_MIS \t\t\t\t 0xe0160\n \n#define UCM_REG_CSEM_WEIGHT\t\t\t\t\t 0xe00b8\n \n#define UCM_REG_DORQ_IFEN\t\t\t\t\t 0xe0030\n \n#define UCM_REG_DORQ_LENGTH_MIS \t\t\t\t 0xe0168\n \n#define UCM_REG_DORQ_WEIGHT\t\t\t\t\t 0xe00c0\n \n#define UCM_REG_ERR_EVNT_ID\t\t\t\t\t 0xe00a4\n \n#define UCM_REG_ERR_UCM_HDR\t\t\t\t\t 0xe00a0\n \n#define UCM_REG_EXPR_EVNT_ID\t\t\t\t\t 0xe00a8\n \n#define UCM_REG_FIC0_INIT_CRD\t\t\t\t\t 0xe020c\n \n#define UCM_REG_FIC1_INIT_CRD\t\t\t\t\t 0xe0210\n \n#define UCM_REG_GR_ARB_TYPE\t\t\t\t\t 0xe0144\n \n#define UCM_REG_GR_LD0_PR\t\t\t\t\t 0xe014c\n \n#define UCM_REG_GR_LD1_PR\t\t\t\t\t 0xe0150\n \n#define UCM_REG_INV_CFLG_Q\t\t\t\t\t 0xe00e4\n \n#define UCM_REG_N_SM_CTX_LD_0\t\t\t\t\t 0xe0054\n#define UCM_REG_N_SM_CTX_LD_1\t\t\t\t\t 0xe0058\n#define UCM_REG_N_SM_CTX_LD_2\t\t\t\t\t 0xe005c\n#define UCM_REG_N_SM_CTX_LD_3\t\t\t\t\t 0xe0060\n#define UCM_REG_N_SM_CTX_LD_4\t\t\t\t\t 0xe0064\n#define UCM_REG_N_SM_CTX_LD_5\t\t\t\t\t 0xe0068\n#define UCM_REG_PHYS_QNUM0_0\t\t\t\t\t 0xe0110\n#define UCM_REG_PHYS_QNUM0_1\t\t\t\t\t 0xe0114\n#define UCM_REG_PHYS_QNUM1_0\t\t\t\t\t 0xe0118\n#define UCM_REG_PHYS_QNUM1_1\t\t\t\t\t 0xe011c\n#define UCM_REG_PHYS_QNUM2_0\t\t\t\t\t 0xe0120\n#define UCM_REG_PHYS_QNUM2_1\t\t\t\t\t 0xe0124\n#define UCM_REG_PHYS_QNUM3_0\t\t\t\t\t 0xe0128\n#define UCM_REG_PHYS_QNUM3_1\t\t\t\t\t 0xe012c\n \n#define UCM_REG_STOP_EVNT_ID\t\t\t\t\t 0xe00ac\n \n#define UCM_REG_STORM_LENGTH_MIS\t\t\t\t 0xe0154\n \n#define UCM_REG_STORM_UCM_IFEN\t\t\t\t\t 0xe0010\n \n#define UCM_REG_STORM_WEIGHT\t\t\t\t\t 0xe00b0\n \n#define UCM_REG_TM_INIT_CRD\t\t\t\t\t 0xe021c\n \n#define UCM_REG_TM_UCM_HDR\t\t\t\t\t 0xe009c\n \n#define UCM_REG_TM_UCM_IFEN\t\t\t\t\t 0xe001c\n \n#define UCM_REG_TM_WEIGHT\t\t\t\t\t 0xe00d4\n \n#define UCM_REG_TSEM_IFEN\t\t\t\t\t 0xe0024\n \n#define UCM_REG_TSEM_LENGTH_MIS \t\t\t\t 0xe015c\n \n#define UCM_REG_TSEM_WEIGHT\t\t\t\t\t 0xe00b4\n \n#define UCM_REG_UCM_CFC_IFEN\t\t\t\t\t 0xe0044\n \n#define UCM_REG_UCM_INT_MASK\t\t\t\t\t 0xe01d4\n \n#define UCM_REG_UCM_INT_STS\t\t\t\t\t 0xe01c8\n \n#define UCM_REG_UCM_PRTY_MASK\t\t\t\t\t 0xe01e4\n \n#define UCM_REG_UCM_PRTY_STS\t\t\t\t\t 0xe01d8\n \n#define UCM_REG_UCM_PRTY_STS_CLR\t\t\t\t 0xe01dc\n \n#define UCM_REG_UCM_REG0_SZ\t\t\t\t\t 0xe00dc\n \n#define UCM_REG_UCM_STORM0_IFEN \t\t\t\t 0xe0004\n \n#define UCM_REG_UCM_STORM1_IFEN \t\t\t\t 0xe0008\n \n#define UCM_REG_UCM_TM_IFEN\t\t\t\t\t 0xe0020\n \n#define UCM_REG_UCM_UQM_IFEN\t\t\t\t\t 0xe000c\n \n#define UCM_REG_UCM_UQM_USE_Q\t\t\t\t\t 0xe00d8\n \n#define UCM_REG_UQM_INIT_CRD\t\t\t\t\t 0xe0220\n \n#define UCM_REG_UQM_P_WEIGHT\t\t\t\t\t 0xe00cc\n \n#define UCM_REG_UQM_S_WEIGHT\t\t\t\t\t 0xe00d0\n \n#define UCM_REG_UQM_UCM_HDR_P\t\t\t\t\t 0xe0094\n \n#define UCM_REG_UQM_UCM_HDR_S\t\t\t\t\t 0xe0098\n \n#define UCM_REG_UQM_UCM_IFEN\t\t\t\t\t 0xe0014\n \n#define UCM_REG_USDM_IFEN\t\t\t\t\t 0xe0018\n \n#define UCM_REG_USDM_LENGTH_MIS \t\t\t\t 0xe0158\n \n#define UCM_REG_USDM_WEIGHT\t\t\t\t\t 0xe00c8\n \n#define UCM_REG_XSEM_IFEN\t\t\t\t\t 0xe002c\n \n#define UCM_REG_XSEM_LENGTH_MIS \t\t\t\t 0xe0164\n \n#define UCM_REG_XSEM_WEIGHT\t\t\t\t\t 0xe00bc\n \n#define UCM_REG_XX_DESCR_TABLE\t\t\t\t\t 0xe0280\n#define UCM_REG_XX_DESCR_TABLE_SIZE\t\t\t\t 27\n \n#define UCM_REG_XX_FREE \t\t\t\t\t 0xe016c\n \n#define UCM_REG_XX_INIT_CRD\t\t\t\t\t 0xe0224\n \n#define UCM_REG_XX_MSG_NUM\t\t\t\t\t 0xe0228\n \n#define UCM_REG_XX_OVFL_EVNT_ID \t\t\t\t 0xe004c\n \n#define UCM_REG_XX_TABLE\t\t\t\t\t 0xe0300\n#define UMAC_COMMAND_CONFIG_REG_HD_ENA\t\t\t\t (0x1<<10)\n#define UMAC_COMMAND_CONFIG_REG_IGNORE_TX_PAUSE\t\t\t (0x1<<28)\n#define UMAC_COMMAND_CONFIG_REG_LOOP_ENA\t\t\t (0x1<<15)\n#define UMAC_COMMAND_CONFIG_REG_NO_LGTH_CHECK\t\t\t (0x1<<24)\n#define UMAC_COMMAND_CONFIG_REG_PAD_EN\t\t\t\t (0x1<<5)\n#define UMAC_COMMAND_CONFIG_REG_PAUSE_IGNORE\t\t\t (0x1<<8)\n#define UMAC_COMMAND_CONFIG_REG_PROMIS_EN\t\t\t (0x1<<4)\n#define UMAC_COMMAND_CONFIG_REG_RX_ENA\t\t\t\t (0x1<<1)\n#define UMAC_COMMAND_CONFIG_REG_SW_RESET\t\t\t (0x1<<13)\n#define UMAC_COMMAND_CONFIG_REG_TX_ENA\t\t\t\t (0x1<<0)\n#define UMAC_REG_COMMAND_CONFIG\t\t\t\t\t 0x8\n \n#define UMAC_REG_EEE_WAKE_TIMER\t\t\t\t\t 0x6c\n \n#define UMAC_REG_MAC_ADDR0\t\t\t\t\t 0xc\n \n#define UMAC_REG_MAC_ADDR1\t\t\t\t\t 0x10\n \n#define UMAC_REG_MAXFR\t\t\t\t\t\t 0x14\n#define UMAC_REG_UMAC_EEE_CTRL\t\t\t\t\t 0x64\n#define UMAC_UMAC_EEE_CTRL_REG_EEE_EN\t\t\t\t (0x1<<3)\n \n#define USDM_REG_AGG_INT_EVENT_0\t\t\t\t 0xc4038\n#define USDM_REG_AGG_INT_EVENT_1\t\t\t\t 0xc403c\n#define USDM_REG_AGG_INT_EVENT_2\t\t\t\t 0xc4040\n#define USDM_REG_AGG_INT_EVENT_4\t\t\t\t 0xc4048\n#define USDM_REG_AGG_INT_EVENT_5\t\t\t\t 0xc404c\n#define USDM_REG_AGG_INT_EVENT_6\t\t\t\t 0xc4050\n \n#define USDM_REG_AGG_INT_MODE_0 \t\t\t\t 0xc41b8\n#define USDM_REG_AGG_INT_MODE_1 \t\t\t\t 0xc41bc\n#define USDM_REG_AGG_INT_MODE_4 \t\t\t\t 0xc41c8\n#define USDM_REG_AGG_INT_MODE_5 \t\t\t\t 0xc41cc\n#define USDM_REG_AGG_INT_MODE_6 \t\t\t\t 0xc41d0\n \n#define USDM_REG_AGG_INT_T_5\t\t\t\t\t 0xc40cc\n#define USDM_REG_AGG_INT_T_6\t\t\t\t\t 0xc40d0\n \n#define USDM_REG_CFC_RSP_START_ADDR\t\t\t\t 0xc4008\n \n#define USDM_REG_CMP_COUNTER_MAX0\t\t\t\t 0xc401c\n \n#define USDM_REG_CMP_COUNTER_MAX1\t\t\t\t 0xc4020\n \n#define USDM_REG_CMP_COUNTER_MAX2\t\t\t\t 0xc4024\n \n#define USDM_REG_CMP_COUNTER_MAX3\t\t\t\t 0xc4028\n \n#define USDM_REG_CMP_COUNTER_START_ADDR \t\t\t 0xc400c\n#define USDM_REG_ENABLE_IN1\t\t\t\t\t 0xc4238\n#define USDM_REG_ENABLE_IN2\t\t\t\t\t 0xc423c\n#define USDM_REG_ENABLE_OUT1\t\t\t\t\t 0xc4240\n#define USDM_REG_ENABLE_OUT2\t\t\t\t\t 0xc4244\n \n#define USDM_REG_INIT_CREDIT_PXP_CTRL\t\t\t\t 0xc44c0\n \n#define USDM_REG_NUM_OF_ACK_AFTER_PLACE \t\t\t 0xc4280\n \n#define USDM_REG_NUM_OF_PKT_END_MSG\t\t\t\t 0xc4278\n \n#define USDM_REG_NUM_OF_PXP_ASYNC_REQ\t\t\t\t 0xc427c\n \n#define USDM_REG_NUM_OF_Q0_CMD\t\t\t\t\t 0xc4248\n \n#define USDM_REG_NUM_OF_Q10_CMD \t\t\t\t 0xc4270\n \n#define USDM_REG_NUM_OF_Q11_CMD \t\t\t\t 0xc4274\n \n#define USDM_REG_NUM_OF_Q1_CMD\t\t\t\t\t 0xc424c\n \n#define USDM_REG_NUM_OF_Q2_CMD\t\t\t\t\t 0xc4250\n \n#define USDM_REG_NUM_OF_Q3_CMD\t\t\t\t\t 0xc4254\n \n#define USDM_REG_NUM_OF_Q4_CMD\t\t\t\t\t 0xc4258\n \n#define USDM_REG_NUM_OF_Q5_CMD\t\t\t\t\t 0xc425c\n \n#define USDM_REG_NUM_OF_Q6_CMD\t\t\t\t\t 0xc4260\n \n#define USDM_REG_NUM_OF_Q7_CMD\t\t\t\t\t 0xc4264\n \n#define USDM_REG_NUM_OF_Q8_CMD\t\t\t\t\t 0xc4268\n \n#define USDM_REG_NUM_OF_Q9_CMD\t\t\t\t\t 0xc426c\n \n#define USDM_REG_PCK_END_MSG_START_ADDR \t\t\t 0xc4014\n \n#define USDM_REG_Q_COUNTER_START_ADDR\t\t\t\t 0xc4010\n \n#define USDM_REG_RSP_PXP_CTRL_RDATA_EMPTY\t\t\t 0xc4550\n \n#define USDM_REG_SYNC_PARSER_EMPTY\t\t\t\t 0xc4558\n \n#define USDM_REG_SYNC_SYNC_EMPTY\t\t\t\t 0xc4560\n \n#define USDM_REG_TIMER_TICK\t\t\t\t\t 0xc4000\n \n#define USDM_REG_USDM_INT_MASK_0\t\t\t\t 0xc42a0\n#define USDM_REG_USDM_INT_MASK_1\t\t\t\t 0xc42b0\n \n#define USDM_REG_USDM_INT_STS_0 \t\t\t\t 0xc4294\n#define USDM_REG_USDM_INT_STS_1 \t\t\t\t 0xc42a4\n \n#define USDM_REG_USDM_PRTY_MASK \t\t\t\t 0xc42c0\n \n#define USDM_REG_USDM_PRTY_STS\t\t\t\t\t 0xc42b4\n \n#define USDM_REG_USDM_PRTY_STS_CLR\t\t\t\t 0xc42b8\n \n#define USEM_REG_ARB_CYCLE_SIZE \t\t\t\t 0x300034\n \n#define USEM_REG_ARB_ELEMENT0\t\t\t\t\t 0x300020\n \n#define USEM_REG_ARB_ELEMENT1\t\t\t\t\t 0x300024\n \n#define USEM_REG_ARB_ELEMENT2\t\t\t\t\t 0x300028\n \n#define USEM_REG_ARB_ELEMENT3\t\t\t\t\t 0x30002c\n \n#define USEM_REG_ARB_ELEMENT4\t\t\t\t\t 0x300030\n#define USEM_REG_ENABLE_IN\t\t\t\t\t 0x3000a4\n#define USEM_REG_ENABLE_OUT\t\t\t\t\t 0x3000a8\n \n#define USEM_REG_FAST_MEMORY\t\t\t\t\t 0x320000\n \n#define USEM_REG_FIC0_DISABLE\t\t\t\t\t 0x300224\n \n#define USEM_REG_FIC1_DISABLE\t\t\t\t\t 0x300234\n \n#define USEM_REG_INT_TABLE\t\t\t\t\t 0x300400\n \n#define USEM_REG_MSG_NUM_FIC0\t\t\t\t\t 0x300000\n \n#define USEM_REG_MSG_NUM_FIC1\t\t\t\t\t 0x300004\n \n#define USEM_REG_MSG_NUM_FOC0\t\t\t\t\t 0x300008\n \n#define USEM_REG_MSG_NUM_FOC1\t\t\t\t\t 0x30000c\n \n#define USEM_REG_MSG_NUM_FOC2\t\t\t\t\t 0x300010\n \n#define USEM_REG_MSG_NUM_FOC3\t\t\t\t\t 0x300014\n \n#define USEM_REG_PAS_DISABLE\t\t\t\t\t 0x30024c\n \n#define USEM_REG_PASSIVE_BUFFER \t\t\t\t 0x302000\n \n#define USEM_REG_PRAM\t\t\t\t\t\t 0x340000\n \n#define USEM_REG_SLEEP_THREADS_VALID\t\t\t\t 0x30026c\n \n#define USEM_REG_SLOW_EXT_STORE_EMPTY\t\t\t\t 0x3002a0\n \n#define USEM_REG_THREADS_LIST\t\t\t\t\t 0x3002e4\n \n#define USEM_REG_TS_0_AS\t\t\t\t\t 0x300038\n \n#define USEM_REG_TS_10_AS\t\t\t\t\t 0x300060\n \n#define USEM_REG_TS_11_AS\t\t\t\t\t 0x300064\n \n#define USEM_REG_TS_12_AS\t\t\t\t\t 0x300068\n \n#define USEM_REG_TS_13_AS\t\t\t\t\t 0x30006c\n \n#define USEM_REG_TS_14_AS\t\t\t\t\t 0x300070\n \n#define USEM_REG_TS_15_AS\t\t\t\t\t 0x300074\n \n#define USEM_REG_TS_16_AS\t\t\t\t\t 0x300078\n \n#define USEM_REG_TS_17_AS\t\t\t\t\t 0x30007c\n \n#define USEM_REG_TS_18_AS\t\t\t\t\t 0x300080\n \n#define USEM_REG_TS_1_AS\t\t\t\t\t 0x30003c\n \n#define USEM_REG_TS_2_AS\t\t\t\t\t 0x300040\n \n#define USEM_REG_TS_3_AS\t\t\t\t\t 0x300044\n \n#define USEM_REG_TS_4_AS\t\t\t\t\t 0x300048\n \n#define USEM_REG_TS_5_AS\t\t\t\t\t 0x30004c\n \n#define USEM_REG_TS_6_AS\t\t\t\t\t 0x300050\n \n#define USEM_REG_TS_7_AS\t\t\t\t\t 0x300054\n \n#define USEM_REG_TS_8_AS\t\t\t\t\t 0x300058\n \n#define USEM_REG_TS_9_AS\t\t\t\t\t 0x30005c\n \n#define USEM_REG_USEM_INT_MASK_0\t\t\t\t 0x300110\n#define USEM_REG_USEM_INT_MASK_1\t\t\t\t 0x300120\n \n#define USEM_REG_USEM_INT_STS_0 \t\t\t\t 0x300104\n#define USEM_REG_USEM_INT_STS_1 \t\t\t\t 0x300114\n \n#define USEM_REG_USEM_PRTY_MASK_0\t\t\t\t 0x300130\n#define USEM_REG_USEM_PRTY_MASK_1\t\t\t\t 0x300140\n \n#define USEM_REG_USEM_PRTY_STS_0\t\t\t\t 0x300124\n#define USEM_REG_USEM_PRTY_STS_1\t\t\t\t 0x300134\n \n#define USEM_REG_USEM_PRTY_STS_CLR_0\t\t\t\t 0x300128\n#define USEM_REG_USEM_PRTY_STS_CLR_1\t\t\t\t 0x300138\n \n#define USEM_REG_VFPF_ERR_NUM\t\t\t\t\t 0x300380\n#define VFC_MEMORIES_RST_REG_CAM_RST\t\t\t\t (0x1<<0)\n#define VFC_MEMORIES_RST_REG_RAM_RST\t\t\t\t (0x1<<1)\n#define VFC_REG_MEMORIES_RST\t\t\t\t\t 0x1943c\n \n#define XCM_REG_AG_CTX\t\t\t\t\t\t 0x28000\n \n#define XCM_REG_AUX1_Q\t\t\t\t\t\t 0x20134\n \n#define XCM_REG_AUX_CNT_FLG_Q_19\t\t\t\t 0x201b0\n \n#define XCM_REG_CAM_OCCUP\t\t\t\t\t 0x20244\n \n#define XCM_REG_CDU_AG_RD_IFEN\t\t\t\t\t 0x20044\n \n#define XCM_REG_CDU_AG_WR_IFEN\t\t\t\t\t 0x20040\n \n#define XCM_REG_CDU_SM_RD_IFEN\t\t\t\t\t 0x2004c\n \n#define XCM_REG_CDU_SM_WR_IFEN\t\t\t\t\t 0x20048\n \n#define XCM_REG_CFC_INIT_CRD\t\t\t\t\t 0x20404\n \n#define XCM_REG_CP_WEIGHT\t\t\t\t\t 0x200dc\n \n#define XCM_REG_CSEM_IFEN\t\t\t\t\t 0x20028\n \n#define XCM_REG_CSEM_LENGTH_MIS \t\t\t\t 0x20228\n \n#define XCM_REG_CSEM_WEIGHT\t\t\t\t\t 0x200c4\n \n#define XCM_REG_DORQ_IFEN\t\t\t\t\t 0x20030\n \n#define XCM_REG_DORQ_LENGTH_MIS \t\t\t\t 0x20230\n \n#define XCM_REG_DORQ_WEIGHT\t\t\t\t\t 0x200cc\n \n#define XCM_REG_ERR_EVNT_ID\t\t\t\t\t 0x200b0\n \n#define XCM_REG_ERR_XCM_HDR\t\t\t\t\t 0x200ac\n \n#define XCM_REG_EXPR_EVNT_ID\t\t\t\t\t 0x200b4\n \n#define XCM_REG_FIC0_INIT_CRD\t\t\t\t\t 0x2040c\n \n#define XCM_REG_FIC1_INIT_CRD\t\t\t\t\t 0x20410\n#define XCM_REG_GLB_DEL_ACK_MAX_CNT_0\t\t\t\t 0x20118\n#define XCM_REG_GLB_DEL_ACK_MAX_CNT_1\t\t\t\t 0x2011c\n#define XCM_REG_GLB_DEL_ACK_TMR_VAL_0\t\t\t\t 0x20108\n#define XCM_REG_GLB_DEL_ACK_TMR_VAL_1\t\t\t\t 0x2010c\n \n#define XCM_REG_GR_ARB_TYPE\t\t\t\t\t 0x2020c\n \n#define XCM_REG_GR_LD0_PR\t\t\t\t\t 0x20214\n \n#define XCM_REG_GR_LD1_PR\t\t\t\t\t 0x20218\n \n#define XCM_REG_NIG0_IFEN\t\t\t\t\t 0x20038\n \n#define XCM_REG_NIG0_LENGTH_MIS \t\t\t\t 0x20238\n \n#define XCM_REG_NIG0_WEIGHT\t\t\t\t\t 0x200d4\n \n#define XCM_REG_NIG1_IFEN\t\t\t\t\t 0x2003c\n \n#define XCM_REG_NIG1_LENGTH_MIS \t\t\t\t 0x2023c\n \n#define XCM_REG_N_SM_CTX_LD_0\t\t\t\t\t 0x20060\n#define XCM_REG_N_SM_CTX_LD_1\t\t\t\t\t 0x20064\n#define XCM_REG_N_SM_CTX_LD_2\t\t\t\t\t 0x20068\n#define XCM_REG_N_SM_CTX_LD_3\t\t\t\t\t 0x2006c\n#define XCM_REG_N_SM_CTX_LD_4\t\t\t\t\t 0x20070\n#define XCM_REG_N_SM_CTX_LD_5\t\t\t\t\t 0x20074\n \n#define XCM_REG_PBF_IFEN\t\t\t\t\t 0x20034\n \n#define XCM_REG_PBF_LENGTH_MIS\t\t\t\t\t 0x20234\n \n#define XCM_REG_PBF_WEIGHT\t\t\t\t\t 0x200d0\n#define XCM_REG_PHYS_QNUM3_0\t\t\t\t\t 0x20100\n#define XCM_REG_PHYS_QNUM3_1\t\t\t\t\t 0x20104\n \n#define XCM_REG_STOP_EVNT_ID\t\t\t\t\t 0x200b8\n \n#define XCM_REG_STORM_LENGTH_MIS\t\t\t\t 0x2021c\n \n#define XCM_REG_STORM_WEIGHT\t\t\t\t\t 0x200bc\n \n#define XCM_REG_STORM_XCM_IFEN\t\t\t\t\t 0x20010\n \n#define XCM_REG_TM_INIT_CRD\t\t\t\t\t 0x2041c\n \n#define XCM_REG_TM_WEIGHT\t\t\t\t\t 0x200ec\n \n#define XCM_REG_TM_XCM_HDR\t\t\t\t\t 0x200a8\n \n#define XCM_REG_TM_XCM_IFEN\t\t\t\t\t 0x2001c\n \n#define XCM_REG_TSEM_IFEN\t\t\t\t\t 0x20024\n \n#define XCM_REG_TSEM_LENGTH_MIS \t\t\t\t 0x20224\n \n#define XCM_REG_TSEM_WEIGHT\t\t\t\t\t 0x200c0\n \n#define XCM_REG_UNA_GT_NXT_Q\t\t\t\t\t 0x20120\n \n#define XCM_REG_USEM_IFEN\t\t\t\t\t 0x2002c\n \n#define XCM_REG_USEM_LENGTH_MIS \t\t\t\t 0x2022c\n \n#define XCM_REG_USEM_WEIGHT\t\t\t\t\t 0x200c8\n#define XCM_REG_WU_DA_CNT_CMD00 \t\t\t\t 0x201d4\n#define XCM_REG_WU_DA_CNT_CMD01 \t\t\t\t 0x201d8\n#define XCM_REG_WU_DA_CNT_CMD10 \t\t\t\t 0x201dc\n#define XCM_REG_WU_DA_CNT_CMD11 \t\t\t\t 0x201e0\n#define XCM_REG_WU_DA_CNT_UPD_VAL00\t\t\t\t 0x201e4\n#define XCM_REG_WU_DA_CNT_UPD_VAL01\t\t\t\t 0x201e8\n#define XCM_REG_WU_DA_CNT_UPD_VAL10\t\t\t\t 0x201ec\n#define XCM_REG_WU_DA_CNT_UPD_VAL11\t\t\t\t 0x201f0\n#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD00\t\t\t 0x201c4\n#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD01\t\t\t 0x201c8\n#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD10\t\t\t 0x201cc\n#define XCM_REG_WU_DA_SET_TMR_CNT_FLG_CMD11\t\t\t 0x201d0\n \n#define XCM_REG_XCM_CFC_IFEN\t\t\t\t\t 0x20050\n \n#define XCM_REG_XCM_INT_MASK\t\t\t\t\t 0x202b4\n \n#define XCM_REG_XCM_INT_STS\t\t\t\t\t 0x202a8\n \n#define XCM_REG_XCM_PRTY_MASK\t\t\t\t\t 0x202c4\n \n#define XCM_REG_XCM_PRTY_STS\t\t\t\t\t 0x202b8\n \n#define XCM_REG_XCM_PRTY_STS_CLR\t\t\t\t 0x202bc\n\n \n#define XCM_REG_XCM_REG0_SZ\t\t\t\t\t 0x200f4\n \n#define XCM_REG_XCM_STORM0_IFEN \t\t\t\t 0x20004\n \n#define XCM_REG_XCM_STORM1_IFEN \t\t\t\t 0x20008\n \n#define XCM_REG_XCM_TM_IFEN\t\t\t\t\t 0x20020\n \n#define XCM_REG_XCM_XQM_IFEN\t\t\t\t\t 0x2000c\n \n#define XCM_REG_XCM_XQM_USE_Q\t\t\t\t\t 0x200f0\n \n#define XCM_REG_XQM_BYP_ACT_UPD \t\t\t\t 0x200fc\n \n#define XCM_REG_XQM_INIT_CRD\t\t\t\t\t 0x20420\n \n#define XCM_REG_XQM_P_WEIGHT\t\t\t\t\t 0x200e4\n \n#define XCM_REG_XQM_S_WEIGHT\t\t\t\t\t 0x200e8\n \n#define XCM_REG_XQM_XCM_HDR_P\t\t\t\t\t 0x200a0\n \n#define XCM_REG_XQM_XCM_HDR_S\t\t\t\t\t 0x200a4\n \n#define XCM_REG_XQM_XCM_IFEN\t\t\t\t\t 0x20014\n \n#define XCM_REG_XSDM_IFEN\t\t\t\t\t 0x20018\n \n#define XCM_REG_XSDM_LENGTH_MIS \t\t\t\t 0x20220\n \n#define XCM_REG_XSDM_WEIGHT\t\t\t\t\t 0x200e0\n \n#define XCM_REG_XX_DESCR_TABLE\t\t\t\t\t 0x20480\n#define XCM_REG_XX_DESCR_TABLE_SIZE\t\t\t\t 32\n \n#define XCM_REG_XX_FREE \t\t\t\t\t 0x20240\n \n#define XCM_REG_XX_INIT_CRD\t\t\t\t\t 0x20424\n \n#define XCM_REG_XX_MSG_NUM\t\t\t\t\t 0x20428\n \n#define XCM_REG_XX_OVFL_EVNT_ID \t\t\t\t 0x20058\n#define XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS\t (0x1<<0)\n#define XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS\t (0x1<<1)\n#define XMAC_CTRL_REG_LINE_LOCAL_LPBK\t\t\t\t (0x1<<2)\n#define XMAC_CTRL_REG_RX_EN\t\t\t\t\t (0x1<<1)\n#define XMAC_CTRL_REG_SOFT_RESET\t\t\t\t (0x1<<6)\n#define XMAC_CTRL_REG_TX_EN\t\t\t\t\t (0x1<<0)\n#define XMAC_CTRL_REG_XLGMII_ALIGN_ENB\t\t\t\t (0x1<<7)\n#define XMAC_PAUSE_CTRL_REG_RX_PAUSE_EN\t\t\t\t (0x1<<18)\n#define XMAC_PAUSE_CTRL_REG_TX_PAUSE_EN\t\t\t\t (0x1<<17)\n#define XMAC_PFC_CTRL_HI_REG_FORCE_PFC_XON\t\t\t (0x1<<1)\n#define XMAC_PFC_CTRL_HI_REG_PFC_REFRESH_EN\t\t\t (0x1<<0)\n#define XMAC_PFC_CTRL_HI_REG_PFC_STATS_EN\t\t\t (0x1<<3)\n#define XMAC_PFC_CTRL_HI_REG_RX_PFC_EN\t\t\t\t (0x1<<4)\n#define XMAC_PFC_CTRL_HI_REG_TX_PFC_EN\t\t\t\t (0x1<<5)\n#define XMAC_REG_CLEAR_RX_LSS_STATUS\t\t\t\t 0x60\n#define XMAC_REG_CTRL\t\t\t\t\t\t 0\n \n#define XMAC_REG_CTRL_SA_HI\t\t\t\t\t 0x2c\n \n#define XMAC_REG_CTRL_SA_LO\t\t\t\t\t 0x28\n#define XMAC_REG_EEE_CTRL\t\t\t\t\t 0xd8\n#define XMAC_REG_EEE_TIMERS_HI\t\t\t\t\t 0xe4\n#define XMAC_REG_PAUSE_CTRL\t\t\t\t\t 0x68\n#define XMAC_REG_PFC_CTRL\t\t\t\t\t 0x70\n#define XMAC_REG_PFC_CTRL_HI\t\t\t\t\t 0x74\n#define XMAC_REG_RX_LSS_CTRL\t\t\t\t\t 0x50\n#define XMAC_REG_RX_LSS_STATUS\t\t\t\t\t 0x58\n \n#define XMAC_REG_RX_MAX_SIZE\t\t\t\t\t 0x40\n#define XMAC_REG_TX_CTRL\t\t\t\t\t 0x20\n#define XMAC_RX_LSS_CTRL_REG_LOCAL_FAULT_DISABLE\t\t (0x1<<0)\n#define XMAC_RX_LSS_CTRL_REG_REMOTE_FAULT_DISABLE\t\t (0x1<<1)\n \n#define XCM_REG_XX_TABLE\t\t\t\t\t 0x20500\n \n#define XSDM_REG_AGG_INT_EVENT_0\t\t\t\t 0x166038\n#define XSDM_REG_AGG_INT_EVENT_1\t\t\t\t 0x16603c\n#define XSDM_REG_AGG_INT_EVENT_10\t\t\t\t 0x166060\n#define XSDM_REG_AGG_INT_EVENT_11\t\t\t\t 0x166064\n#define XSDM_REG_AGG_INT_EVENT_12\t\t\t\t 0x166068\n#define XSDM_REG_AGG_INT_EVENT_13\t\t\t\t 0x16606c\n#define XSDM_REG_AGG_INT_EVENT_14\t\t\t\t 0x166070\n#define XSDM_REG_AGG_INT_EVENT_2\t\t\t\t 0x166040\n#define XSDM_REG_AGG_INT_EVENT_3\t\t\t\t 0x166044\n#define XSDM_REG_AGG_INT_EVENT_4\t\t\t\t 0x166048\n#define XSDM_REG_AGG_INT_EVENT_5\t\t\t\t 0x16604c\n#define XSDM_REG_AGG_INT_EVENT_6\t\t\t\t 0x166050\n#define XSDM_REG_AGG_INT_EVENT_7\t\t\t\t 0x166054\n#define XSDM_REG_AGG_INT_EVENT_8\t\t\t\t 0x166058\n#define XSDM_REG_AGG_INT_EVENT_9\t\t\t\t 0x16605c\n \n#define XSDM_REG_AGG_INT_MODE_0 \t\t\t\t 0x1661b8\n#define XSDM_REG_AGG_INT_MODE_1 \t\t\t\t 0x1661bc\n \n#define XSDM_REG_CFC_RSP_START_ADDR\t\t\t\t 0x166008\n \n#define XSDM_REG_CMP_COUNTER_MAX0\t\t\t\t 0x16601c\n \n#define XSDM_REG_CMP_COUNTER_MAX1\t\t\t\t 0x166020\n \n#define XSDM_REG_CMP_COUNTER_MAX2\t\t\t\t 0x166024\n \n#define XSDM_REG_CMP_COUNTER_MAX3\t\t\t\t 0x166028\n \n#define XSDM_REG_CMP_COUNTER_START_ADDR \t\t\t 0x16600c\n#define XSDM_REG_ENABLE_IN1\t\t\t\t\t 0x166238\n#define XSDM_REG_ENABLE_IN2\t\t\t\t\t 0x16623c\n#define XSDM_REG_ENABLE_OUT1\t\t\t\t\t 0x166240\n#define XSDM_REG_ENABLE_OUT2\t\t\t\t\t 0x166244\n \n#define XSDM_REG_INIT_CREDIT_PXP_CTRL\t\t\t\t 0x1664bc\n \n#define XSDM_REG_NUM_OF_ACK_AFTER_PLACE \t\t\t 0x16627c\n \n#define XSDM_REG_NUM_OF_PKT_END_MSG\t\t\t\t 0x166274\n \n#define XSDM_REG_NUM_OF_PXP_ASYNC_REQ\t\t\t\t 0x166278\n \n#define XSDM_REG_NUM_OF_Q0_CMD\t\t\t\t\t 0x166248\n \n#define XSDM_REG_NUM_OF_Q10_CMD \t\t\t\t 0x16626c\n \n#define XSDM_REG_NUM_OF_Q11_CMD \t\t\t\t 0x166270\n \n#define XSDM_REG_NUM_OF_Q1_CMD\t\t\t\t\t 0x16624c\n \n#define XSDM_REG_NUM_OF_Q3_CMD\t\t\t\t\t 0x166250\n \n#define XSDM_REG_NUM_OF_Q4_CMD\t\t\t\t\t 0x166254\n \n#define XSDM_REG_NUM_OF_Q5_CMD\t\t\t\t\t 0x166258\n \n#define XSDM_REG_NUM_OF_Q6_CMD\t\t\t\t\t 0x16625c\n \n#define XSDM_REG_NUM_OF_Q7_CMD\t\t\t\t\t 0x166260\n \n#define XSDM_REG_NUM_OF_Q8_CMD\t\t\t\t\t 0x166264\n \n#define XSDM_REG_NUM_OF_Q9_CMD\t\t\t\t\t 0x166268\n \n#define XSDM_REG_Q_COUNTER_START_ADDR\t\t\t\t 0x166010\n \n#define XSDM_REG_OPERATION_GEN\t\t\t\t\t 0x1664c4\n \n#define XSDM_REG_RSP_PXP_CTRL_RDATA_EMPTY\t\t\t 0x166548\n \n#define XSDM_REG_SYNC_PARSER_EMPTY\t\t\t\t 0x166550\n \n#define XSDM_REG_SYNC_SYNC_EMPTY\t\t\t\t 0x166558\n \n#define XSDM_REG_TIMER_TICK\t\t\t\t\t 0x166000\n \n#define XSDM_REG_XSDM_INT_MASK_0\t\t\t\t 0x16629c\n#define XSDM_REG_XSDM_INT_MASK_1\t\t\t\t 0x1662ac\n \n#define XSDM_REG_XSDM_INT_STS_0 \t\t\t\t 0x166290\n#define XSDM_REG_XSDM_INT_STS_1 \t\t\t\t 0x1662a0\n \n#define XSDM_REG_XSDM_PRTY_MASK \t\t\t\t 0x1662bc\n \n#define XSDM_REG_XSDM_PRTY_STS\t\t\t\t\t 0x1662b0\n \n#define XSDM_REG_XSDM_PRTY_STS_CLR\t\t\t\t 0x1662b4\n \n#define XSEM_REG_ARB_CYCLE_SIZE \t\t\t\t 0x280034\n \n#define XSEM_REG_ARB_ELEMENT0\t\t\t\t\t 0x280020\n \n#define XSEM_REG_ARB_ELEMENT1\t\t\t\t\t 0x280024\n \n#define XSEM_REG_ARB_ELEMENT2\t\t\t\t\t 0x280028\n \n#define XSEM_REG_ARB_ELEMENT3\t\t\t\t\t 0x28002c\n \n#define XSEM_REG_ARB_ELEMENT4\t\t\t\t\t 0x280030\n#define XSEM_REG_ENABLE_IN\t\t\t\t\t 0x2800a4\n#define XSEM_REG_ENABLE_OUT\t\t\t\t\t 0x2800a8\n \n#define XSEM_REG_FAST_MEMORY\t\t\t\t\t 0x2a0000\n \n#define XSEM_REG_FIC0_DISABLE\t\t\t\t\t 0x280224\n \n#define XSEM_REG_FIC1_DISABLE\t\t\t\t\t 0x280234\n \n#define XSEM_REG_INT_TABLE\t\t\t\t\t 0x280400\n \n#define XSEM_REG_MSG_NUM_FIC0\t\t\t\t\t 0x280000\n \n#define XSEM_REG_MSG_NUM_FIC1\t\t\t\t\t 0x280004\n \n#define XSEM_REG_MSG_NUM_FOC0\t\t\t\t\t 0x280008\n \n#define XSEM_REG_MSG_NUM_FOC1\t\t\t\t\t 0x28000c\n \n#define XSEM_REG_MSG_NUM_FOC2\t\t\t\t\t 0x280010\n \n#define XSEM_REG_MSG_NUM_FOC3\t\t\t\t\t 0x280014\n \n#define XSEM_REG_PAS_DISABLE\t\t\t\t\t 0x28024c\n \n#define XSEM_REG_PASSIVE_BUFFER \t\t\t\t 0x282000\n \n#define XSEM_REG_PRAM\t\t\t\t\t\t 0x2c0000\n \n#define XSEM_REG_SLEEP_THREADS_VALID\t\t\t\t 0x28026c\n \n#define XSEM_REG_SLOW_EXT_STORE_EMPTY\t\t\t\t 0x2802a0\n \n#define XSEM_REG_THREADS_LIST\t\t\t\t\t 0x2802e4\n \n#define XSEM_REG_TS_0_AS\t\t\t\t\t 0x280038\n \n#define XSEM_REG_TS_10_AS\t\t\t\t\t 0x280060\n \n#define XSEM_REG_TS_11_AS\t\t\t\t\t 0x280064\n \n#define XSEM_REG_TS_12_AS\t\t\t\t\t 0x280068\n \n#define XSEM_REG_TS_13_AS\t\t\t\t\t 0x28006c\n \n#define XSEM_REG_TS_14_AS\t\t\t\t\t 0x280070\n \n#define XSEM_REG_TS_15_AS\t\t\t\t\t 0x280074\n \n#define XSEM_REG_TS_16_AS\t\t\t\t\t 0x280078\n \n#define XSEM_REG_TS_17_AS\t\t\t\t\t 0x28007c\n \n#define XSEM_REG_TS_18_AS\t\t\t\t\t 0x280080\n \n#define XSEM_REG_TS_1_AS\t\t\t\t\t 0x28003c\n \n#define XSEM_REG_TS_2_AS\t\t\t\t\t 0x280040\n \n#define XSEM_REG_TS_3_AS\t\t\t\t\t 0x280044\n \n#define XSEM_REG_TS_4_AS\t\t\t\t\t 0x280048\n \n#define XSEM_REG_TS_5_AS\t\t\t\t\t 0x28004c\n \n#define XSEM_REG_TS_6_AS\t\t\t\t\t 0x280050\n \n#define XSEM_REG_TS_7_AS\t\t\t\t\t 0x280054\n \n#define XSEM_REG_TS_8_AS\t\t\t\t\t 0x280058\n \n#define XSEM_REG_TS_9_AS\t\t\t\t\t 0x28005c\n \n#define XSEM_REG_VFPF_ERR_NUM\t\t\t\t\t 0x280380\n \n#define XSEM_REG_XSEM_INT_MASK_0\t\t\t\t 0x280110\n#define XSEM_REG_XSEM_INT_MASK_1\t\t\t\t 0x280120\n \n#define XSEM_REG_XSEM_INT_STS_0 \t\t\t\t 0x280104\n#define XSEM_REG_XSEM_INT_STS_1 \t\t\t\t 0x280114\n \n#define XSEM_REG_XSEM_PRTY_MASK_0\t\t\t\t 0x280130\n#define XSEM_REG_XSEM_PRTY_MASK_1\t\t\t\t 0x280140\n \n#define XSEM_REG_XSEM_PRTY_STS_0\t\t\t\t 0x280124\n#define XSEM_REG_XSEM_PRTY_STS_1\t\t\t\t 0x280134\n \n#define XSEM_REG_XSEM_PRTY_STS_CLR_0\t\t\t\t 0x280128\n#define XSEM_REG_XSEM_PRTY_STS_CLR_1\t\t\t\t 0x280138\n#define MCPR_ACCESS_LOCK_LOCK\t\t\t\t\t (1L<<31)\n#define MCPR_NVM_ACCESS_ENABLE_EN\t\t\t\t (1L<<0)\n#define MCPR_NVM_ACCESS_ENABLE_WR_EN\t\t\t\t (1L<<1)\n#define MCPR_NVM_ADDR_NVM_ADDR_VALUE\t\t\t\t (0xffffffL<<0)\n#define MCPR_NVM_CFG4_FLASH_SIZE\t\t\t\t (0x7L<<0)\n#define MCPR_NVM_COMMAND_DOIT\t\t\t\t\t (1L<<4)\n#define MCPR_NVM_COMMAND_DONE\t\t\t\t\t (1L<<3)\n#define MCPR_NVM_COMMAND_FIRST\t\t\t\t\t (1L<<7)\n#define MCPR_NVM_COMMAND_LAST\t\t\t\t\t (1L<<8)\n#define MCPR_NVM_COMMAND_WR\t\t\t\t\t (1L<<5)\n#define MCPR_NVM_SW_ARB_ARB_ARB1\t\t\t\t (1L<<9)\n#define MCPR_NVM_SW_ARB_ARB_REQ_CLR1\t\t\t\t (1L<<5)\n#define MCPR_NVM_SW_ARB_ARB_REQ_SET1\t\t\t\t (1L<<1)\n#define BIGMAC_REGISTER_BMAC_CONTROL\t\t\t\t (0x00<<3)\n#define BIGMAC_REGISTER_BMAC_XGXS_CONTROL\t\t\t (0x01<<3)\n#define BIGMAC_REGISTER_CNT_MAX_SIZE\t\t\t\t (0x05<<3)\n#define BIGMAC_REGISTER_RX_CONTROL\t\t\t\t (0x21<<3)\n#define BIGMAC_REGISTER_RX_LLFC_MSG_FLDS\t\t\t (0x46<<3)\n#define BIGMAC_REGISTER_RX_LSS_STATUS\t\t\t\t (0x43<<3)\n#define BIGMAC_REGISTER_RX_MAX_SIZE\t\t\t\t (0x23<<3)\n#define BIGMAC_REGISTER_RX_STAT_GR64\t\t\t\t (0x26<<3)\n#define BIGMAC_REGISTER_RX_STAT_GRIPJ\t\t\t\t (0x42<<3)\n#define BIGMAC_REGISTER_TX_CONTROL\t\t\t\t (0x07<<3)\n#define BIGMAC_REGISTER_TX_MAX_SIZE\t\t\t\t (0x09<<3)\n#define BIGMAC_REGISTER_TX_PAUSE_THRESHOLD\t\t\t (0x0A<<3)\n#define BIGMAC_REGISTER_TX_SOURCE_ADDR\t\t\t\t (0x08<<3)\n#define BIGMAC_REGISTER_TX_STAT_GTBYT\t\t\t\t (0x20<<3)\n#define BIGMAC_REGISTER_TX_STAT_GTPKT\t\t\t\t (0x0C<<3)\n#define BIGMAC2_REGISTER_BMAC_CONTROL\t\t\t\t (0x00<<3)\n#define BIGMAC2_REGISTER_BMAC_XGXS_CONTROL\t\t\t (0x01<<3)\n#define BIGMAC2_REGISTER_CNT_MAX_SIZE\t\t\t\t (0x05<<3)\n#define BIGMAC2_REGISTER_PFC_CONTROL\t\t\t\t (0x06<<3)\n#define BIGMAC2_REGISTER_RX_CONTROL\t\t\t\t (0x3A<<3)\n#define BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS\t\t\t (0x62<<3)\n#define BIGMAC2_REGISTER_RX_LSS_STAT\t\t\t\t (0x3E<<3)\n#define BIGMAC2_REGISTER_RX_MAX_SIZE\t\t\t\t (0x3C<<3)\n#define BIGMAC2_REGISTER_RX_STAT_GR64\t\t\t\t (0x40<<3)\n#define BIGMAC2_REGISTER_RX_STAT_GRIPJ\t\t\t\t (0x5f<<3)\n#define BIGMAC2_REGISTER_RX_STAT_GRPP\t\t\t\t (0x51<<3)\n#define BIGMAC2_REGISTER_TX_CONTROL\t\t\t\t (0x1C<<3)\n#define BIGMAC2_REGISTER_TX_MAX_SIZE\t\t\t\t (0x1E<<3)\n#define BIGMAC2_REGISTER_TX_PAUSE_CONTROL\t\t\t (0x20<<3)\n#define BIGMAC2_REGISTER_TX_SOURCE_ADDR\t\t\t (0x1D<<3)\n#define BIGMAC2_REGISTER_TX_STAT_GTBYT\t\t\t\t (0x39<<3)\n#define BIGMAC2_REGISTER_TX_STAT_GTPOK\t\t\t\t (0x22<<3)\n#define BIGMAC2_REGISTER_TX_STAT_GTPP\t\t\t\t (0x24<<3)\n#define EMAC_LED_1000MB_OVERRIDE\t\t\t\t (1L<<1)\n#define EMAC_LED_100MB_OVERRIDE \t\t\t\t (1L<<2)\n#define EMAC_LED_10MB_OVERRIDE\t\t\t\t\t (1L<<3)\n#define EMAC_LED_2500MB_OVERRIDE\t\t\t\t (1L<<12)\n#define EMAC_LED_OVERRIDE\t\t\t\t\t (1L<<0)\n#define EMAC_LED_TRAFFIC\t\t\t\t\t (1L<<6)\n#define EMAC_MDIO_COMM_COMMAND_ADDRESS\t\t\t\t (0L<<26)\n#define EMAC_MDIO_COMM_COMMAND_READ_22\t\t\t\t (2L<<26)\n#define EMAC_MDIO_COMM_COMMAND_READ_45\t\t\t\t (3L<<26)\n#define EMAC_MDIO_COMM_COMMAND_WRITE_22\t\t\t\t (1L<<26)\n#define EMAC_MDIO_COMM_COMMAND_WRITE_45 \t\t\t (1L<<26)\n#define EMAC_MDIO_COMM_DATA\t\t\t\t\t (0xffffL<<0)\n#define EMAC_MDIO_COMM_START_BUSY\t\t\t\t (1L<<29)\n#define EMAC_MDIO_MODE_AUTO_POLL\t\t\t\t (1L<<4)\n#define EMAC_MDIO_MODE_CLAUSE_45\t\t\t\t (1L<<31)\n#define EMAC_MDIO_MODE_CLOCK_CNT\t\t\t\t (0x3ffL<<16)\n#define EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT\t\t\t 16\n#define EMAC_MDIO_STATUS_10MB\t\t\t\t\t (1L<<1)\n#define EMAC_MODE_25G_MODE\t\t\t\t\t (1L<<5)\n#define EMAC_MODE_HALF_DUPLEX\t\t\t\t\t (1L<<1)\n#define EMAC_MODE_PORT_GMII\t\t\t\t\t (2L<<2)\n#define EMAC_MODE_PORT_MII\t\t\t\t\t (1L<<2)\n#define EMAC_MODE_PORT_MII_10M\t\t\t\t\t (3L<<2)\n#define EMAC_MODE_RESET \t\t\t\t\t (1L<<0)\n#define EMAC_REG_EMAC_LED\t\t\t\t\t 0xc\n#define EMAC_REG_EMAC_MAC_MATCH \t\t\t\t 0x10\n#define EMAC_REG_EMAC_MDIO_COMM \t\t\t\t 0xac\n#define EMAC_REG_EMAC_MDIO_MODE \t\t\t\t 0xb4\n#define EMAC_REG_EMAC_MDIO_STATUS\t\t\t\t 0xb0\n#define EMAC_REG_EMAC_MODE\t\t\t\t\t 0x0\n#define EMAC_REG_EMAC_RX_MODE\t\t\t\t\t 0xc8\n#define EMAC_REG_EMAC_RX_MTU_SIZE\t\t\t\t 0x9c\n#define EMAC_REG_EMAC_RX_STAT_AC\t\t\t\t 0x180\n#define EMAC_REG_EMAC_RX_STAT_AC_28\t\t\t\t 0x1f4\n#define EMAC_REG_EMAC_RX_STAT_AC_COUNT\t\t\t\t 23\n#define EMAC_REG_EMAC_TX_MODE\t\t\t\t\t 0xbc\n#define EMAC_REG_EMAC_TX_STAT_AC\t\t\t\t 0x280\n#define EMAC_REG_EMAC_TX_STAT_AC_COUNT\t\t\t\t 22\n#define EMAC_REG_RX_PFC_MODE\t\t\t\t\t 0x320\n#define EMAC_REG_RX_PFC_MODE_PRIORITIES\t\t\t\t (1L<<2)\n#define EMAC_REG_RX_PFC_MODE_RX_EN\t\t\t\t (1L<<1)\n#define EMAC_REG_RX_PFC_MODE_TX_EN\t\t\t\t (1L<<0)\n#define EMAC_REG_RX_PFC_PARAM\t\t\t\t\t 0x324\n#define EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT\t\t\t 0\n#define EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT\t\t 16\n#define EMAC_REG_RX_PFC_STATS_XOFF_RCVD\t\t\t\t 0x328\n#define EMAC_REG_RX_PFC_STATS_XOFF_RCVD_COUNT\t\t\t (0xffff<<0)\n#define EMAC_REG_RX_PFC_STATS_XOFF_SENT\t\t\t\t 0x330\n#define EMAC_REG_RX_PFC_STATS_XOFF_SENT_COUNT\t\t\t (0xffff<<0)\n#define EMAC_REG_RX_PFC_STATS_XON_RCVD\t\t\t\t 0x32c\n#define EMAC_REG_RX_PFC_STATS_XON_RCVD_COUNT\t\t\t (0xffff<<0)\n#define EMAC_REG_RX_PFC_STATS_XON_SENT\t\t\t\t 0x334\n#define EMAC_REG_RX_PFC_STATS_XON_SENT_COUNT\t\t\t (0xffff<<0)\n#define EMAC_RX_MODE_FLOW_EN\t\t\t\t\t (1L<<2)\n#define EMAC_RX_MODE_KEEP_MAC_CONTROL\t\t\t\t (1L<<3)\n#define EMAC_RX_MODE_KEEP_VLAN_TAG\t\t\t\t (1L<<10)\n#define EMAC_RX_MODE_PROMISCUOUS\t\t\t\t (1L<<8)\n#define EMAC_RX_MODE_RESET\t\t\t\t\t (1L<<0)\n#define EMAC_RX_MTU_SIZE_JUMBO_ENA\t\t\t\t (1L<<31)\n#define EMAC_TX_MODE_EXT_PAUSE_EN\t\t\t\t (1L<<3)\n#define EMAC_TX_MODE_FLOW_EN\t\t\t\t\t (1L<<4)\n#define EMAC_TX_MODE_RESET\t\t\t\t\t (1L<<0)\n#define MISC_REGISTERS_GPIO_0\t\t\t\t\t 0\n#define MISC_REGISTERS_GPIO_1\t\t\t\t\t 1\n#define MISC_REGISTERS_GPIO_2\t\t\t\t\t 2\n#define MISC_REGISTERS_GPIO_3\t\t\t\t\t 3\n#define MISC_REGISTERS_GPIO_CLR_POS\t\t\t\t 16\n#define MISC_REGISTERS_GPIO_FLOAT\t\t\t\t (0xffL<<24)\n#define MISC_REGISTERS_GPIO_FLOAT_POS\t\t\t\t 24\n#define MISC_REGISTERS_GPIO_HIGH\t\t\t\t 1\n#define MISC_REGISTERS_GPIO_INPUT_HI_Z\t\t\t\t 2\n#define MISC_REGISTERS_GPIO_INT_CLR_POS \t\t\t 24\n#define MISC_REGISTERS_GPIO_INT_OUTPUT_CLR\t\t\t 0\n#define MISC_REGISTERS_GPIO_INT_OUTPUT_SET\t\t\t 1\n#define MISC_REGISTERS_GPIO_INT_SET_POS \t\t\t 16\n#define MISC_REGISTERS_GPIO_LOW \t\t\t\t 0\n#define MISC_REGISTERS_GPIO_OUTPUT_HIGH \t\t\t 1\n#define MISC_REGISTERS_GPIO_OUTPUT_LOW\t\t\t\t 0\n#define MISC_REGISTERS_GPIO_PORT_SHIFT\t\t\t\t 4\n#define MISC_REGISTERS_GPIO_SET_POS\t\t\t\t 8\n#define MISC_REGISTERS_RESET_REG_1_CLEAR\t\t\t 0x588\n#define MISC_REGISTERS_RESET_REG_1_RST_BRB1\t\t\t (0x1<<0)\n#define MISC_REGISTERS_RESET_REG_1_RST_DORQ\t\t\t (0x1<<19)\n#define MISC_REGISTERS_RESET_REG_1_RST_HC\t\t\t (0x1<<29)\n#define MISC_REGISTERS_RESET_REG_1_RST_NIG\t\t\t (0x1<<7)\n#define MISC_REGISTERS_RESET_REG_1_RST_PXP\t\t\t (0x1<<26)\n#define MISC_REGISTERS_RESET_REG_1_RST_PXPV\t\t\t (0x1<<27)\n#define MISC_REGISTERS_RESET_REG_1_RST_XSEM\t\t\t (0x1<<22)\n#define MISC_REGISTERS_RESET_REG_1_SET\t\t\t\t 0x584\n#define MISC_REGISTERS_RESET_REG_2_CLEAR\t\t\t 0x598\n#define MISC_REGISTERS_RESET_REG_2_MSTAT0\t\t\t (0x1<<24)\n#define MISC_REGISTERS_RESET_REG_2_MSTAT1\t\t\t (0x1<<25)\n#define MISC_REGISTERS_RESET_REG_2_PGLC\t\t\t\t (0x1<<19)\n#define MISC_REGISTERS_RESET_REG_2_RST_ATC\t\t\t (0x1<<17)\n#define MISC_REGISTERS_RESET_REG_2_RST_BMAC0\t\t\t (0x1<<0)\n#define MISC_REGISTERS_RESET_REG_2_RST_BMAC1\t\t\t (0x1<<1)\n#define MISC_REGISTERS_RESET_REG_2_RST_EMAC0\t\t\t (0x1<<2)\n#define MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE\t\t (0x1<<14)\n#define MISC_REGISTERS_RESET_REG_2_RST_EMAC1\t\t\t (0x1<<3)\n#define MISC_REGISTERS_RESET_REG_2_RST_EMAC1_HARD_CORE\t\t (0x1<<15)\n#define MISC_REGISTERS_RESET_REG_2_RST_GRC\t\t\t (0x1<<4)\n#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_HARD_CORE_RST_B\t (0x1<<6)\n#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_RESET_CMN_CORE\t (0x1<<8)\n#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_RESET_CMN_CPU\t (0x1<<7)\n#define MISC_REGISTERS_RESET_REG_2_RST_MCP_N_RESET_REG_HARD_CORE (0x1<<5)\n#define MISC_REGISTERS_RESET_REG_2_RST_MDIO\t\t\t (0x1<<13)\n#define MISC_REGISTERS_RESET_REG_2_RST_MISC_CORE\t\t (0x1<<11)\n#define MISC_REGISTERS_RESET_REG_2_RST_PCI_MDIO\t\t\t (0x1<<13)\n#define MISC_REGISTERS_RESET_REG_2_RST_RBCN\t\t\t (0x1<<9)\n#define MISC_REGISTERS_RESET_REG_2_SET\t\t\t\t 0x594\n#define MISC_REGISTERS_RESET_REG_2_UMAC0\t\t\t (0x1<<20)\n#define MISC_REGISTERS_RESET_REG_2_UMAC1\t\t\t (0x1<<21)\n#define MISC_REGISTERS_RESET_REG_2_XMAC\t\t\t\t (0x1<<22)\n#define MISC_REGISTERS_RESET_REG_2_XMAC_SOFT\t\t\t (0x1<<23)\n#define MISC_REGISTERS_RESET_REG_3_CLEAR\t\t\t 0x5a8\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_IDDQ\t (0x1<<1)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN\t (0x1<<2)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN_SD (0x1<<3)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_RSTB_HW  (0x1<<0)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_IDDQ\t (0x1<<5)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN\t (0x1<<6)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN_SD  (0x1<<7)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_RSTB_HW\t (0x1<<4)\n#define MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_TXD_FIFO_RSTB (0x1<<8)\n#define MISC_REGISTERS_RESET_REG_3_SET\t\t\t\t 0x5a4\n#define MISC_REGISTERS_SPIO_4\t\t\t\t\t 4\n#define MISC_REGISTERS_SPIO_5\t\t\t\t\t 5\n#define MISC_REGISTERS_SPIO_7\t\t\t\t\t 7\n#define MISC_REGISTERS_SPIO_CLR_POS\t\t\t\t 16\n#define MISC_REGISTERS_SPIO_FLOAT\t\t\t\t (0xffL<<24)\n#define MISC_REGISTERS_SPIO_FLOAT_POS\t\t\t\t 24\n#define MISC_REGISTERS_SPIO_INPUT_HI_Z\t\t\t\t 2\n#define MISC_REGISTERS_SPIO_INT_OLD_SET_POS\t\t\t 16\n#define MISC_REGISTERS_SPIO_OUTPUT_HIGH \t\t\t 1\n#define MISC_REGISTERS_SPIO_OUTPUT_LOW\t\t\t\t 0\n#define MISC_REGISTERS_SPIO_SET_POS\t\t\t\t 8\n#define MISC_SPIO_CLR_POS\t\t\t\t\t 16\n#define MISC_SPIO_FLOAT\t\t\t\t\t (0xffL<<24)\n#define MISC_SPIO_FLOAT_POS\t\t\t\t\t 24\n#define MISC_SPIO_INPUT_HI_Z\t\t\t\t\t 2\n#define MISC_SPIO_INT_OLD_SET_POS\t\t\t\t 16\n#define MISC_SPIO_OUTPUT_HIGH\t\t\t\t\t 1\n#define MISC_SPIO_OUTPUT_LOW\t\t\t\t\t 0\n#define MISC_SPIO_SET_POS\t\t\t\t\t 8\n#define MISC_SPIO_SPIO4\t\t\t\t\t 0x10\n#define MISC_SPIO_SPIO5\t\t\t\t\t 0x20\n#define HW_LOCK_MAX_RESOURCE_VALUE\t\t\t\t 31\n#define HW_LOCK_RESOURCE_DCBX_ADMIN_MIB\t\t\t\t 13\n#define HW_LOCK_RESOURCE_DRV_FLAGS\t\t\t\t 10\n#define HW_LOCK_RESOURCE_GPIO\t\t\t\t\t 1\n#define HW_LOCK_RESOURCE_MDIO\t\t\t\t\t 0\n#define HW_LOCK_RESOURCE_NVRAM\t\t\t\t\t 12\n#define HW_LOCK_RESOURCE_PORT0_ATT_MASK\t\t\t\t 3\n#define HW_LOCK_RESOURCE_RECOVERY_LEADER_0\t\t\t 8\n#define HW_LOCK_RESOURCE_RECOVERY_LEADER_1\t\t\t 9\n#define HW_LOCK_RESOURCE_RECOVERY_REG\t\t\t\t 11\n#define HW_LOCK_RESOURCE_RESET\t\t\t\t\t 5\n#define HW_LOCK_RESOURCE_SPIO\t\t\t\t\t 2\n#define AEU_INPUTS_ATTN_BITS_ATC_HW_INTERRUPT\t\t\t (0x1<<4)\n#define AEU_INPUTS_ATTN_BITS_ATC_PARITY_ERROR\t\t\t (0x1<<5)\n#define AEU_INPUTS_ATTN_BITS_BRB_HW_INTERRUPT\t\t\t (0x1<<19)\n#define AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR\t\t\t (0x1<<18)\n#define AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT\t\t\t (0x1<<31)\n#define AEU_INPUTS_ATTN_BITS_CCM_PARITY_ERROR\t\t\t (0x1<<30)\n#define AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT\t\t\t (0x1<<9)\n#define AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR\t\t\t (0x1<<8)\n#define AEU_INPUTS_ATTN_BITS_CFC_HW_INTERRUPT\t\t\t (0x1<<7)\n#define AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR\t\t\t (0x1<<6)\n#define AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT\t\t\t (0x1<<29)\n#define AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR\t\t\t (0x1<<28)\n#define AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT\t\t\t (0x1<<1)\n#define AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR\t\t\t (0x1<<0)\n#define AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR\t\t\t (0x1<<18)\n#define AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT\t\t\t (0x1<<11)\n#define AEU_INPUTS_ATTN_BITS_DMAE_PARITY_ERROR\t\t\t (0x1<<10)\n#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_HW_INTERRUPT\t\t (0x1<<13)\n#define AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR\t\t (0x1<<12)\n#define AEU_INPUTS_ATTN_BITS_GPIO0_FUNCTION_0\t\t\t (0x1<<2)\n#define AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR\t\t\t (0x1<<12)\n#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_ROM_PARITY\t\t (0x1<<28)\n#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_SCPAD_PARITY\t\t (0x1U<<31)\n#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_RX_PARITY\t\t (0x1<<29)\n#define AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_TX_PARITY\t\t (0x1<<30)\n#define AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT\t\t\t (0x1<<15)\n#define AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR\t\t\t (0x1<<14)\n#define AEU_INPUTS_ATTN_BITS_NIG_PARITY_ERROR\t\t\t (0x1<<14)\n#define AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR\t\t (0x1<<20)\n#define AEU_INPUTS_ATTN_BITS_PBCLIENT_HW_INTERRUPT\t\t (0x1<<31)\n#define AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR\t\t (0x1<<30)\n#define AEU_INPUTS_ATTN_BITS_PBF_PARITY_ERROR\t\t\t (0x1<<0)\n#define AEU_INPUTS_ATTN_BITS_PGLUE_HW_INTERRUPT\t\t\t (0x1<<2)\n#define AEU_INPUTS_ATTN_BITS_PGLUE_PARITY_ERROR\t\t\t (0x1<<3)\n#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT\t (0x1<<5)\n#define AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR\t (0x1<<4)\n#define AEU_INPUTS_ATTN_BITS_PXP_HW_INTERRUPT\t\t\t (0x1<<3)\n#define AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR\t\t\t (0x1<<2)\n#define AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT\t\t\t (0x1<<3)\n#define AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR\t\t\t (0x1<<2)\n#define AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR\t\t (0x1<<22)\n#define AEU_INPUTS_ATTN_BITS_SPIO5\t\t\t\t (0x1<<15)\n#define AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT\t\t\t (0x1<<27)\n#define AEU_INPUTS_ATTN_BITS_TCM_PARITY_ERROR\t\t\t (0x1<<26)\n#define AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT\t\t (0x1<<5)\n#define AEU_INPUTS_ATTN_BITS_TIMERS_PARITY_ERROR\t\t (0x1<<4)\n#define AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT\t\t\t (0x1<<25)\n#define AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR\t\t\t (0x1<<24)\n#define AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT\t\t\t (0x1<<29)\n#define AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR\t\t\t (0x1<<28)\n#define AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT\t\t\t (0x1<<23)\n#define AEU_INPUTS_ATTN_BITS_UCM_PARITY_ERROR\t\t\t (0x1<<22)\n#define AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT\t\t\t (0x1<<27)\n#define AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR\t\t\t (0x1<<26)\n#define AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT\t\t\t (0x1<<21)\n#define AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR\t\t\t (0x1<<20)\n#define AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT\t\t\t (0x1<<25)\n#define AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR\t\t\t (0x1<<24)\n#define AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR\t\t (0x1<<16)\n#define AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT\t\t\t (0x1<<9)\n#define AEU_INPUTS_ATTN_BITS_XCM_PARITY_ERROR\t\t\t (0x1<<8)\n#define AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT\t\t\t (0x1<<7)\n#define AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR\t\t\t (0x1<<6)\n#define AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT\t\t\t (0x1<<11)\n#define AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR\t\t\t (0x1<<10)\n\n#define AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_0\t\t\t(0x1<<5)\n#define AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_1\t\t\t(0x1<<9)\n\n#define RESERVED_GENERAL_ATTENTION_BIT_0\t0\n\n#define EVEREST_GEN_ATTN_IN_USE_MASK\t\t0x7ffe0\n#define EVEREST_LATCHED_ATTN_IN_USE_MASK\t0xffe00000\n\n#define RESERVED_GENERAL_ATTENTION_BIT_6\t6\n#define RESERVED_GENERAL_ATTENTION_BIT_7\t7\n#define RESERVED_GENERAL_ATTENTION_BIT_8\t8\n#define RESERVED_GENERAL_ATTENTION_BIT_9\t9\n#define RESERVED_GENERAL_ATTENTION_BIT_10\t10\n#define RESERVED_GENERAL_ATTENTION_BIT_11\t11\n#define RESERVED_GENERAL_ATTENTION_BIT_12\t12\n#define RESERVED_GENERAL_ATTENTION_BIT_13\t13\n#define RESERVED_GENERAL_ATTENTION_BIT_14\t14\n#define RESERVED_GENERAL_ATTENTION_BIT_15\t15\n#define RESERVED_GENERAL_ATTENTION_BIT_16\t16\n#define RESERVED_GENERAL_ATTENTION_BIT_17\t17\n#define RESERVED_GENERAL_ATTENTION_BIT_18\t18\n#define RESERVED_GENERAL_ATTENTION_BIT_19\t19\n#define RESERVED_GENERAL_ATTENTION_BIT_20\t20\n#define RESERVED_GENERAL_ATTENTION_BIT_21\t21\n\n \n#define TSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_7\n#define USTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_8\n#define CSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_9\n#define XSTORM_FATAL_ASSERT_ATTENTION_BIT     RESERVED_GENERAL_ATTENTION_BIT_10\n\n \n#define MCP_FATAL_ASSERT_ATTENTION_BIT\t      RESERVED_GENERAL_ATTENTION_BIT_11\n\n \n#define LINK_SYNC_ATTENTION_BIT_FUNC_0\t    RESERVED_GENERAL_ATTENTION_BIT_12\n#define LINK_SYNC_ATTENTION_BIT_FUNC_1\t    RESERVED_GENERAL_ATTENTION_BIT_13\n#define LINK_SYNC_ATTENTION_BIT_FUNC_2\t    RESERVED_GENERAL_ATTENTION_BIT_14\n#define LINK_SYNC_ATTENTION_BIT_FUNC_3\t    RESERVED_GENERAL_ATTENTION_BIT_15\n#define LINK_SYNC_ATTENTION_BIT_FUNC_4\t    RESERVED_GENERAL_ATTENTION_BIT_16\n#define LINK_SYNC_ATTENTION_BIT_FUNC_5\t    RESERVED_GENERAL_ATTENTION_BIT_17\n#define LINK_SYNC_ATTENTION_BIT_FUNC_6\t    RESERVED_GENERAL_ATTENTION_BIT_18\n#define LINK_SYNC_ATTENTION_BIT_FUNC_7\t    RESERVED_GENERAL_ATTENTION_BIT_19\n\n\n#define LATCHED_ATTN_RBCR\t\t\t23\n#define LATCHED_ATTN_RBCT\t\t\t24\n#define LATCHED_ATTN_RBCN\t\t\t25\n#define LATCHED_ATTN_RBCU\t\t\t26\n#define LATCHED_ATTN_RBCP\t\t\t27\n#define LATCHED_ATTN_TIMEOUT_GRC\t\t28\n#define LATCHED_ATTN_RSVD_GRC\t\t\t29\n#define LATCHED_ATTN_ROM_PARITY_MCP\t\t30\n#define LATCHED_ATTN_UM_RX_PARITY_MCP\t\t31\n#define LATCHED_ATTN_UM_TX_PARITY_MCP\t\t32\n#define LATCHED_ATTN_SCPAD_PARITY_MCP\t\t33\n\n#define GENERAL_ATTEN_WORD(atten_name)\t       ((94 + atten_name) / 32)\n#define GENERAL_ATTEN_OFFSET(atten_name)\\\n\t(1UL << ((94 + atten_name) % 32))\n \n\n#define GRCBASE_PXPCS\t\t0x000000\n#define GRCBASE_PCICONFIG\t0x002000\n#define GRCBASE_PCIREG\t\t0x002400\n#define GRCBASE_EMAC0\t\t0x008000\n#define GRCBASE_EMAC1\t\t0x008400\n#define GRCBASE_DBU\t\t0x008800\n#define GRCBASE_MISC\t\t0x00A000\n#define GRCBASE_DBG\t\t0x00C000\n#define GRCBASE_NIG\t\t0x010000\n#define GRCBASE_XCM\t\t0x020000\n#define GRCBASE_PRS\t\t0x040000\n#define GRCBASE_SRCH\t\t0x040400\n#define GRCBASE_TSDM\t\t0x042000\n#define GRCBASE_TCM\t\t0x050000\n#define GRCBASE_BRB1\t\t0x060000\n#define GRCBASE_MCP\t\t0x080000\n#define GRCBASE_UPB\t\t0x0C1000\n#define GRCBASE_CSDM\t\t0x0C2000\n#define GRCBASE_USDM\t\t0x0C4000\n#define GRCBASE_CCM\t\t0x0D0000\n#define GRCBASE_UCM\t\t0x0E0000\n#define GRCBASE_CDU\t\t0x101000\n#define GRCBASE_DMAE\t\t0x102000\n#define GRCBASE_PXP\t\t0x103000\n#define GRCBASE_CFC\t\t0x104000\n#define GRCBASE_HC\t\t0x108000\n#define GRCBASE_PXP2\t\t0x120000\n#define GRCBASE_PBF\t\t0x140000\n#define GRCBASE_UMAC0\t\t0x160000\n#define GRCBASE_UMAC1\t\t0x160400\n#define GRCBASE_XPB\t\t0x161000\n#define GRCBASE_MSTAT0\t    0x162000\n#define GRCBASE_MSTAT1\t    0x162800\n#define GRCBASE_XMAC0\t\t0x163000\n#define GRCBASE_XMAC1\t\t0x163800\n#define GRCBASE_TIMERS\t\t0x164000\n#define GRCBASE_XSDM\t\t0x166000\n#define GRCBASE_QM\t\t0x168000\n#define GRCBASE_DQ\t\t0x170000\n#define GRCBASE_TSEM\t\t0x180000\n#define GRCBASE_CSEM\t\t0x200000\n#define GRCBASE_XSEM\t\t0x280000\n#define GRCBASE_USEM\t\t0x300000\n#define GRCBASE_MISC_AEU\tGRCBASE_MISC\n\n\n \n#define PCICFG_OFFSET\t\t\t\t\t0x2000\n#define PCICFG_VENDOR_ID_OFFSET \t\t\t0x00\n#define PCICFG_DEVICE_ID_OFFSET \t\t\t0x02\n#define PCICFG_COMMAND_OFFSET\t\t\t\t0x04\n#define PCICFG_COMMAND_IO_SPACE \t\t(1<<0)\n#define PCICFG_COMMAND_MEM_SPACE\t\t(1<<1)\n#define PCICFG_COMMAND_BUS_MASTER\t\t(1<<2)\n#define PCICFG_COMMAND_SPECIAL_CYCLES\t\t(1<<3)\n#define PCICFG_COMMAND_MWI_CYCLES\t\t(1<<4)\n#define PCICFG_COMMAND_VGA_SNOOP\t\t(1<<5)\n#define PCICFG_COMMAND_PERR_ENA \t\t(1<<6)\n#define PCICFG_COMMAND_STEPPING \t\t(1<<7)\n#define PCICFG_COMMAND_SERR_ENA \t\t(1<<8)\n#define PCICFG_COMMAND_FAST_B2B \t\t(1<<9)\n#define PCICFG_COMMAND_INT_DISABLE\t\t(1<<10)\n#define PCICFG_COMMAND_RESERVED \t\t(0x1f<<11)\n#define PCICFG_STATUS_OFFSET\t\t\t\t0x06\n#define PCICFG_REVISION_ID_OFFSET\t\t\t0x08\n#define PCICFG_REVESION_ID_MASK\t\t\t0xff\n#define PCICFG_REVESION_ID_ERROR_VAL\t\t0xff\n#define PCICFG_CACHE_LINE_SIZE\t\t\t\t0x0c\n#define PCICFG_LATENCY_TIMER\t\t\t\t0x0d\n#define PCICFG_BAR_1_LOW\t\t\t\t0x10\n#define PCICFG_BAR_1_HIGH\t\t\t\t0x14\n#define PCICFG_BAR_2_LOW\t\t\t\t0x18\n#define PCICFG_BAR_2_HIGH\t\t\t\t0x1c\n#define PCICFG_SUBSYSTEM_VENDOR_ID_OFFSET\t\t0x2c\n#define PCICFG_SUBSYSTEM_ID_OFFSET\t\t\t0x2e\n#define PCICFG_INT_LINE \t\t\t\t0x3c\n#define PCICFG_INT_PIN\t\t\t\t\t0x3d\n#define PCICFG_PM_CAPABILITY\t\t\t\t0x48\n#define PCICFG_PM_CAPABILITY_VERSION\t\t(0x3<<16)\n#define PCICFG_PM_CAPABILITY_CLOCK\t\t(1<<19)\n#define PCICFG_PM_CAPABILITY_RESERVED\t\t(1<<20)\n#define PCICFG_PM_CAPABILITY_DSI\t\t(1<<21)\n#define PCICFG_PM_CAPABILITY_AUX_CURRENT\t(0x7<<22)\n#define PCICFG_PM_CAPABILITY_D1_SUPPORT \t(1<<25)\n#define PCICFG_PM_CAPABILITY_D2_SUPPORT \t(1<<26)\n#define PCICFG_PM_CAPABILITY_PME_IN_D0\t\t(1<<27)\n#define PCICFG_PM_CAPABILITY_PME_IN_D1\t\t(1<<28)\n#define PCICFG_PM_CAPABILITY_PME_IN_D2\t\t(1<<29)\n#define PCICFG_PM_CAPABILITY_PME_IN_D3_HOT\t(1<<30)\n#define PCICFG_PM_CAPABILITY_PME_IN_D3_COLD\t(1<<31)\n#define PCICFG_PM_CSR_OFFSET\t\t\t\t0x4c\n#define PCICFG_PM_CSR_STATE\t\t\t(0x3<<0)\n#define PCICFG_PM_CSR_PME_ENABLE\t\t(1<<8)\n#define PCICFG_PM_CSR_PME_STATUS\t\t(1<<15)\n#define PCICFG_MSI_CAP_ID_OFFSET\t\t\t0x58\n#define PCICFG_MSI_CONTROL_ENABLE\t\t(0x1<<16)\n#define PCICFG_MSI_CONTROL_MCAP \t\t(0x7<<17)\n#define PCICFG_MSI_CONTROL_MENA \t\t(0x7<<20)\n#define PCICFG_MSI_CONTROL_64_BIT_ADDR_CAP\t(0x1<<23)\n#define PCICFG_MSI_CONTROL_MSI_PVMASK_CAPABLE\t(0x1<<24)\n#define PCICFG_GRC_ADDRESS\t\t\t\t0x78\n#define PCICFG_GRC_DATA\t\t\t\t0x80\n#define PCICFG_ME_REGISTER\t\t\t\t0x98\n#define PCICFG_MSIX_CAP_ID_OFFSET\t\t\t0xa0\n#define PCICFG_MSIX_CONTROL_TABLE_SIZE\t\t(0x7ff<<16)\n#define PCICFG_MSIX_CONTROL_RESERVED\t\t(0x7<<27)\n#define PCICFG_MSIX_CONTROL_FUNC_MASK\t\t(0x1<<30)\n#define PCICFG_MSIX_CONTROL_MSIX_ENABLE \t(0x1<<31)\n\n#define PCICFG_DEVICE_CONTROL\t\t\t\t0xb4\n#define PCICFG_DEVICE_STATUS\t\t\t\t0xb6\n#define PCICFG_DEVICE_STATUS_CORR_ERR_DET\t(1<<0)\n#define PCICFG_DEVICE_STATUS_NON_FATAL_ERR_DET\t(1<<1)\n#define PCICFG_DEVICE_STATUS_FATAL_ERR_DET\t(1<<2)\n#define PCICFG_DEVICE_STATUS_UNSUP_REQ_DET\t(1<<3)\n#define PCICFG_DEVICE_STATUS_AUX_PWR_DET\t(1<<4)\n#define PCICFG_DEVICE_STATUS_NO_PEND\t\t(1<<5)\n#define PCICFG_LINK_CONTROL\t\t\t\t0xbc\n\n\n#define BAR_USTRORM_INTMEM\t\t\t\t0x400000\n#define BAR_CSTRORM_INTMEM\t\t\t\t0x410000\n#define BAR_XSTRORM_INTMEM\t\t\t\t0x420000\n#define BAR_TSTRORM_INTMEM\t\t\t\t0x430000\n\n \n#define BAR_IGU_INTMEM\t\t\t\t\t0x440000\n\n#define BAR_DOORBELL_OFFSET\t\t\t\t0x800000\n\n#define BAR_ME_REGISTER \t\t\t\t0x450000\n\n \n#define GRC_CONFIG_2_SIZE_REG\t\t\t\t0x408\n#define PCI_CONFIG_2_BAR1_SIZE\t\t\t(0xfL<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_DISABLED \t(0L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_64K\t\t(1L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_128K\t\t(2L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_256K\t\t(3L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_512K\t\t(4L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_1M\t\t(5L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_2M\t\t(6L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_4M\t\t(7L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_8M\t\t(8L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_16M\t\t(9L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_32M\t\t(10L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_64M\t\t(11L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_128M\t\t(12L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_256M\t\t(13L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_512M\t\t(14L<<0)\n#define PCI_CONFIG_2_BAR1_SIZE_1G\t\t(15L<<0)\n#define PCI_CONFIG_2_BAR1_64ENA \t\t(1L<<4)\n#define PCI_CONFIG_2_EXP_ROM_RETRY\t\t(1L<<5)\n#define PCI_CONFIG_2_CFG_CYCLE_RETRY\t\t(1L<<6)\n#define PCI_CONFIG_2_FIRST_CFG_DONE\t\t(1L<<7)\n#define PCI_CONFIG_2_EXP_ROM_SIZE\t\t(0xffL<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED\t(0L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_2K\t\t(1L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_4K\t\t(2L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_8K\t\t(3L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_16K\t\t(4L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_32K\t\t(5L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_64K\t\t(6L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_128K\t\t(7L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_256K\t\t(8L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_512K\t\t(9L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_1M\t\t(10L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_2M\t\t(11L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_4M\t\t(12L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_8M\t\t(13L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_16M\t\t(14L<<8)\n#define PCI_CONFIG_2_EXP_ROM_SIZE_32M\t\t(15L<<8)\n#define PCI_CONFIG_2_BAR_PREFETCH\t\t(1L<<16)\n#define PCI_CONFIG_2_RESERVED0\t\t\t(0x7fffL<<17)\n\n \n#define GRC_CONFIG_3_SIZE_REG\t\t\t\t0x40c\n#define PCI_CONFIG_3_STICKY_BYTE\t\t(0xffL<<0)\n#define PCI_CONFIG_3_FORCE_PME\t\t\t(1L<<24)\n#define PCI_CONFIG_3_PME_STATUS \t\t(1L<<25)\n#define PCI_CONFIG_3_PME_ENABLE \t\t(1L<<26)\n#define PCI_CONFIG_3_PM_STATE\t\t\t(0x3L<<27)\n#define PCI_CONFIG_3_VAUX_PRESET\t\t(1L<<30)\n#define PCI_CONFIG_3_PCI_POWER\t\t\t(1L<<31)\n\n#define GRC_BAR2_CONFIG \t\t\t\t0x4e0\n#define PCI_CONFIG_2_BAR2_SIZE\t\t\t(0xfL<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_DISABLED \t(0L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_64K\t\t(1L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_128K\t\t(2L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_256K\t\t(3L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_512K\t\t(4L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_1M\t\t(5L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_2M\t\t(6L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_4M\t\t(7L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_8M\t\t(8L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_16M\t\t(9L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_32M\t\t(10L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_64M\t\t(11L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_128M\t\t(12L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_256M\t\t(13L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_512M\t\t(14L<<0)\n#define PCI_CONFIG_2_BAR2_SIZE_1G\t\t(15L<<0)\n#define PCI_CONFIG_2_BAR2_64ENA \t\t(1L<<4)\n\n#define PCI_PM_DATA_A\t\t\t\t\t0x410\n#define PCI_PM_DATA_B\t\t\t\t\t0x414\n#define PCI_ID_VAL1\t\t\t\t\t0x434\n#define PCI_ID_VAL2\t\t\t\t\t0x438\n#define PCI_ID_VAL3\t\t\t\t\t0x43c\n\n#define GRC_CONFIG_REG_VF_MSIX_CONTROL\t\t    0x61C\n#define GRC_CONFIG_REG_PF_INIT_VF\t\t0x624\n#define GRC_CR_PF_INIT_VF_PF_FIRST_VF_NUM_MASK\t0xf\n \n\n#define PXPCS_TL_CONTROL_5\t\t    0x814\n#define PXPCS_TL_CONTROL_5_UNKNOWNTYPE_ERR_ATTN    (1 << 29)  \n#define PXPCS_TL_CONTROL_5_BOUNDARY4K_ERR_ATTN\t   (1 << 28)    \n#define PXPCS_TL_CONTROL_5_MRRS_ERR_ATTN   (1 << 27)    \n#define PXPCS_TL_CONTROL_5_MPS_ERR_ATTN    (1 << 26)    \n#define PXPCS_TL_CONTROL_5_TTX_BRIDGE_FORWARD_ERR  (1 << 25)    \n#define PXPCS_TL_CONTROL_5_TTX_TXINTF_OVERFLOW\t   (1 << 24)    \n#define PXPCS_TL_CONTROL_5_PHY_ERR_ATTN    (1 << 23)    \n#define PXPCS_TL_CONTROL_5_DL_ERR_ATTN\t   (1 << 22)    \n#define PXPCS_TL_CONTROL_5_TTX_ERR_NP_TAG_IN_USE   (1 << 21)    \n#define PXPCS_TL_CONTROL_5_TRX_ERR_UNEXP_RTAG  (1 << 20)    \n#define PXPCS_TL_CONTROL_5_PRI_SIG_TARGET_ABORT1   (1 << 19)    \n#define PXPCS_TL_CONTROL_5_ERR_UNSPPORT1   (1 << 18)    \n#define PXPCS_TL_CONTROL_5_ERR_ECRC1   (1 << 17)    \n#define PXPCS_TL_CONTROL_5_ERR_MALF_TLP1   (1 << 16)    \n#define PXPCS_TL_CONTROL_5_ERR_RX_OFLOW1   (1 << 15)    \n#define PXPCS_TL_CONTROL_5_ERR_UNEXP_CPL1  (1 << 14)    \n#define PXPCS_TL_CONTROL_5_ERR_MASTER_ABRT1    (1 << 13)    \n#define PXPCS_TL_CONTROL_5_ERR_CPL_TIMEOUT1    (1 << 12)    \n#define PXPCS_TL_CONTROL_5_ERR_FC_PRTL1    (1 << 11)    \n#define PXPCS_TL_CONTROL_5_ERR_PSND_TLP1   (1 << 10)    \n#define PXPCS_TL_CONTROL_5_PRI_SIG_TARGET_ABORT    (1 << 9)     \n#define PXPCS_TL_CONTROL_5_ERR_UNSPPORT    (1 << 8)     \n#define PXPCS_TL_CONTROL_5_ERR_ECRC    (1 << 7)     \n#define PXPCS_TL_CONTROL_5_ERR_MALF_TLP    (1 << 6)     \n#define PXPCS_TL_CONTROL_5_ERR_RX_OFLOW    (1 << 5)     \n#define PXPCS_TL_CONTROL_5_ERR_UNEXP_CPL   (1 << 4)     \n#define PXPCS_TL_CONTROL_5_ERR_MASTER_ABRT     (1 << 3)     \n#define PXPCS_TL_CONTROL_5_ERR_CPL_TIMEOUT     (1 << 2)     \n#define PXPCS_TL_CONTROL_5_ERR_FC_PRTL\t   (1 << 1)     \n#define PXPCS_TL_CONTROL_5_ERR_PSND_TLP    (1 << 0)     \n\n\n#define PXPCS_TL_FUNC345_STAT\t   0x854\n#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT4    (1 << 29)    \n#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT4\\\n\t(1 << 28)  \n#define PXPCS_TL_FUNC345_STAT_ERR_ECRC4\\\n\t(1 << 27)  \n#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP4\\\n\t(1 << 26)  \n#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW4\\\n\t(1 << 25)  \n#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL4\\\n\t(1 << 24)  \n#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT4\\\n\t(1 << 23)  \n#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT4\\\n\t(1 << 22)  \n#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL4\\\n\t(1 << 21)  \n#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP4\\\n\t(1 << 20)  \n#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT3    (1 << 19)    \n#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT3\\\n\t(1 << 18)  \n#define PXPCS_TL_FUNC345_STAT_ERR_ECRC3\\\n\t(1 << 17)  \n#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP3\\\n\t(1 << 16)  \n#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW3\\\n\t(1 << 15)  \n#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL3\\\n\t(1 << 14)  \n#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT3\\\n\t(1 << 13)  \n#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT3\\\n\t(1 << 12)  \n#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL3\\\n\t(1 << 11)  \n#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP3\\\n\t(1 << 10)  \n#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT2    (1 << 9)     \n#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT2\\\n\t(1 << 8)  \n#define PXPCS_TL_FUNC345_STAT_ERR_ECRC2\\\n\t(1 << 7)  \n#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP2\\\n\t(1 << 6)  \n#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW2\\\n\t(1 << 5)  \n#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL2\\\n\t(1 << 4)  \n#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT2\\\n\t(1 << 3)  \n#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT2\\\n\t(1 << 2)  \n#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL2\\\n\t(1 << 1)  \n#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP2\\\n\t(1 << 0)  \n\n\n#define PXPCS_TL_FUNC678_STAT  0x85C\n#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT7    (1 << 29)    \n#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT7\\\n\t(1 << 28)  \n#define PXPCS_TL_FUNC678_STAT_ERR_ECRC7\\\n\t(1 << 27)  \n#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP7\\\n\t(1 << 26)  \n#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW7\\\n\t(1 << 25)  \n#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL7\\\n\t(1 << 24)  \n#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT7\\\n\t(1 << 23)  \n#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT7\\\n\t(1 << 22)  \n#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL7\\\n\t(1 << 21)  \n#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP7\\\n\t(1 << 20)  \n#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT6    (1 << 19)     \n#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT6\\\n\t(1 << 18)  \n#define PXPCS_TL_FUNC678_STAT_ERR_ECRC6\\\n\t(1 << 17)  \n#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP6\\\n\t(1 << 16)  \n#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW6\\\n\t(1 << 15)  \n#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL6\\\n\t(1 << 14)  \n#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT6\\\n\t(1 << 13)  \n#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT6\\\n\t(1 << 12)  \n#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL6\\\n\t(1 << 11)  \n#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP6\\\n\t(1 << 10)  \n#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT5    (1 << 9)  \n#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT5\\\n\t(1 << 8)  \n#define PXPCS_TL_FUNC678_STAT_ERR_ECRC5\\\n\t(1 << 7)  \n#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP5\\\n\t(1 << 6)  \n#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW5\\\n\t(1 << 5)  \n#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL5\\\n\t(1 << 4)  \n#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT5\\\n\t(1 << 3)  \n#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT5\\\n\t(1 << 2)  \n#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL5\\\n\t(1 << 1)  \n#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP5\\\n\t(1 << 0)  \n\n\n#define BAR_USTRORM_INTMEM\t\t\t\t0x400000\n#define BAR_CSTRORM_INTMEM\t\t\t\t0x410000\n#define BAR_XSTRORM_INTMEM\t\t\t\t0x420000\n#define BAR_TSTRORM_INTMEM\t\t\t\t0x430000\n\n \n#define BAR_IGU_INTMEM\t\t\t\t\t0x440000\n\n#define BAR_DOORBELL_OFFSET\t\t\t\t0x800000\n\n#define BAR_ME_REGISTER\t\t\t\t0x450000\n#define ME_REG_PF_NUM_SHIFT\t\t0\n#define ME_REG_PF_NUM\\\n\t(7L<<ME_REG_PF_NUM_SHIFT)  \n#define ME_REG_VF_VALID\t\t(1<<8)\n#define ME_REG_VF_NUM_SHIFT\t\t9\n#define ME_REG_VF_NUM_MASK\t\t(0x3f<<ME_REG_VF_NUM_SHIFT)\n#define ME_REG_VF_ERR\t\t\t(0x1<<3)\n#define ME_REG_ABS_PF_NUM_SHIFT\t16\n#define ME_REG_ABS_PF_NUM\\\n\t(7L<<ME_REG_ABS_PF_NUM_SHIFT)  \n\n\n#define PXP_VF_ADDR_IGU_START\t\t\t\t0\n#define PXP_VF_ADDR_IGU_SIZE\t\t\t\t0x3000\n#define PXP_VF_ADDR_IGU_END\\\n\t((PXP_VF_ADDR_IGU_START) + (PXP_VF_ADDR_IGU_SIZE) - 1)\n\n#define PXP_VF_ADDR_USDM_QUEUES_START\t\t\t0x3000\n#define PXP_VF_ADDR_USDM_QUEUES_SIZE\\\n\t(PXP_VF_ADRR_NUM_QUEUES * PXP_ADDR_QUEUE_SIZE)\n#define PXP_VF_ADDR_USDM_QUEUES_END\\\n\t((PXP_VF_ADDR_USDM_QUEUES_START) + (PXP_VF_ADDR_USDM_QUEUES_SIZE) - 1)\n\n#define PXP_VF_ADDR_CSDM_GLOBAL_START\t\t\t0x7600\n#define PXP_VF_ADDR_CSDM_GLOBAL_SIZE\t\t\t(PXP_ADDR_REG_SIZE)\n#define PXP_VF_ADDR_CSDM_GLOBAL_END\\\n\t((PXP_VF_ADDR_CSDM_GLOBAL_START) + (PXP_VF_ADDR_CSDM_GLOBAL_SIZE) - 1)\n\n#define PXP_VF_ADDR_DB_START\t\t\t\t0x7c00\n#define PXP_VF_ADDR_DB_SIZE\t\t\t\t0x200\n#define PXP_VF_ADDR_DB_END\\\n\t((PXP_VF_ADDR_DB_START) + (PXP_VF_ADDR_DB_SIZE) - 1)\n\n#define MDIO_REG_BANK_CL73_IEEEB0\t0x0\n#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL\t0x0\n#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN\t0x0200\n#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN\t\t0x1000\n#define MDIO_CL73_IEEEB0_CL73_AN_CONTROL_MAIN_RST\t0x8000\n\n#define MDIO_REG_BANK_CL73_IEEEB1\t0x10\n#define MDIO_CL73_IEEEB1_AN_ADV1\t\t0x00\n#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE\t\t\t0x0400\n#define MDIO_CL73_IEEEB1_AN_ADV1_ASYMMETRIC\t\t0x0800\n#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH\t\t0x0C00\n#define MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK\t\t0x0C00\n#define MDIO_CL73_IEEEB1_AN_ADV2\t\t0x01\n#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M\t\t0x0000\n#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX\t\t0x0020\n#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4\t\t0x0040\n#define MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR\t\t0x0080\n#define MDIO_CL73_IEEEB1_AN_LP_ADV1\t\t0x03\n#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE\t\t0x0400\n#define MDIO_CL73_IEEEB1_AN_LP_ADV1_ASYMMETRIC\t\t0x0800\n#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_BOTH\t\t0x0C00\n#define MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK\t\t0x0C00\n#define MDIO_CL73_IEEEB1_AN_LP_ADV2\t\t\t0x04\n\n#define MDIO_REG_BANK_RX0\t\t\t\t0x80b0\n#define MDIO_RX0_RX_STATUS\t\t\t\t0x10\n#define MDIO_RX0_RX_STATUS_SIGDET\t\t\t0x8000\n#define MDIO_RX0_RX_STATUS_RX_SEQ_DONE\t\t\t0x1000\n#define MDIO_RX0_RX_EQ_BOOST\t\t\t\t0x1c\n#define MDIO_RX0_RX_EQ_BOOST_EQUALIZER_CTRL_MASK\t0x7\n#define MDIO_RX0_RX_EQ_BOOST_OFFSET_CTRL\t\t0x10\n\n#define MDIO_REG_BANK_RX1\t\t\t\t0x80c0\n#define MDIO_RX1_RX_EQ_BOOST\t\t\t\t0x1c\n#define MDIO_RX1_RX_EQ_BOOST_EQUALIZER_CTRL_MASK\t0x7\n#define MDIO_RX1_RX_EQ_BOOST_OFFSET_CTRL\t\t0x10\n\n#define MDIO_REG_BANK_RX2\t\t\t\t0x80d0\n#define MDIO_RX2_RX_EQ_BOOST\t\t\t\t0x1c\n#define MDIO_RX2_RX_EQ_BOOST_EQUALIZER_CTRL_MASK\t0x7\n#define MDIO_RX2_RX_EQ_BOOST_OFFSET_CTRL\t\t0x10\n\n#define MDIO_REG_BANK_RX3\t\t\t\t0x80e0\n#define MDIO_RX3_RX_EQ_BOOST\t\t\t\t0x1c\n#define MDIO_RX3_RX_EQ_BOOST_EQUALIZER_CTRL_MASK\t0x7\n#define MDIO_RX3_RX_EQ_BOOST_OFFSET_CTRL\t\t0x10\n\n#define MDIO_REG_BANK_RX_ALL\t\t\t\t0x80f0\n#define MDIO_RX_ALL_RX_EQ_BOOST \t\t\t0x1c\n#define MDIO_RX_ALL_RX_EQ_BOOST_EQUALIZER_CTRL_MASK\t0x7\n#define MDIO_RX_ALL_RX_EQ_BOOST_OFFSET_CTRL\t0x10\n\n#define MDIO_REG_BANK_TX0\t\t\t\t0x8060\n#define MDIO_TX0_TX_DRIVER\t\t\t\t0x17\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK\t\t0xf000\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT\t\t12\n#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK \t\t0x0f00\n#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT\t\t8\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK\t\t0x00f0\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT\t\t4\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK\t\t0x000e\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT\t\t1\n#define MDIO_TX0_TX_DRIVER_ICBUF1T\t\t\t1\n\n#define MDIO_REG_BANK_TX1\t\t\t\t0x8070\n#define MDIO_TX1_TX_DRIVER\t\t\t\t0x17\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK\t\t0xf000\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT\t\t12\n#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK \t\t0x0f00\n#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT\t\t8\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK\t\t0x00f0\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT\t\t4\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK\t\t0x000e\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT\t\t1\n#define MDIO_TX0_TX_DRIVER_ICBUF1T\t\t\t1\n\n#define MDIO_REG_BANK_TX2\t\t\t\t0x8080\n#define MDIO_TX2_TX_DRIVER\t\t\t\t0x17\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK\t\t0xf000\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT\t\t12\n#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK \t\t0x0f00\n#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT\t\t8\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK\t\t0x00f0\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT\t\t4\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK\t\t0x000e\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT\t\t1\n#define MDIO_TX0_TX_DRIVER_ICBUF1T\t\t\t1\n\n#define MDIO_REG_BANK_TX3\t\t\t\t0x8090\n#define MDIO_TX3_TX_DRIVER\t\t\t\t0x17\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK\t\t0xf000\n#define MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT\t\t12\n#define MDIO_TX0_TX_DRIVER_IDRIVER_MASK \t\t0x0f00\n#define MDIO_TX0_TX_DRIVER_IDRIVER_SHIFT\t\t8\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_MASK\t\t0x00f0\n#define MDIO_TX0_TX_DRIVER_IPREDRIVER_SHIFT\t\t4\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_MASK\t\t0x000e\n#define MDIO_TX0_TX_DRIVER_IFULLSPD_SHIFT\t\t1\n#define MDIO_TX0_TX_DRIVER_ICBUF1T\t\t\t1\n\n#define MDIO_REG_BANK_XGXS_BLOCK0\t\t\t0x8000\n#define MDIO_BLOCK0_XGXS_CONTROL\t\t\t0x10\n\n#define MDIO_REG_BANK_XGXS_BLOCK1\t\t\t0x8010\n#define MDIO_BLOCK1_LANE_CTRL0\t\t\t\t0x15\n#define MDIO_BLOCK1_LANE_CTRL1\t\t\t\t0x16\n#define MDIO_BLOCK1_LANE_CTRL2\t\t\t\t0x17\n#define MDIO_BLOCK1_LANE_PRBS\t\t\t\t0x19\n\n#define MDIO_REG_BANK_XGXS_BLOCK2\t\t\t0x8100\n#define MDIO_XGXS_BLOCK2_RX_LN_SWAP\t\t\t0x10\n#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE\t\t0x8000\n#define MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE\t0x4000\n#define MDIO_XGXS_BLOCK2_TX_LN_SWAP\t\t0x11\n#define MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE\t\t0x8000\n#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G\t0x14\n#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS\t0x0001\n#define MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS\t0x0010\n#define MDIO_XGXS_BLOCK2_TEST_MODE_LANE \t0x15\n\n#define MDIO_REG_BANK_GP_STATUS \t\t\t0x8120\n#define MDIO_GP_STATUS_TOP_AN_STATUS1\t\t\t\t0x1B\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE\t0x0001\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL37_AUTONEG_COMPLETE\t0x0002\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS\t\t0x0004\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS\t\t0x0008\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE\t0x0010\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_LP_NP_BAM_ABLE\t0x0020\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_TXSIDE\t0x0040\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_RXSIDE\t0x0080\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_MASK \t0x3f00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10M\t\t0x0000\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_100M \t0x0100\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G\t\t0x0200\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_2_5G \t0x0300\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_5G\t\t0x0400\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_6G\t\t0x0500\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_HIG\t0x0600\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_CX4\t0x0700\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12G_HIG\t0x0800\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_12_5G\t0x0900\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_13G\t\t0x0A00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_15G\t\t0x0B00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_16G\t\t0x0C00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G_KX\t0x0D00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KX4\t0x0E00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KR\t0x0F00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_XFI\t0x1B00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_20G_DXGXS\t0x1E00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_SFI\t0x1F00\n#define MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_20G_KR2\t0x3900\n\n\n#define MDIO_REG_BANK_10G_PARALLEL_DETECT\t\t0x8130\n#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS\t\t0x10\n#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK\t\t0x8000\n#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL\t\t0x11\n#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN\t0x1\n#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK\t\t0x13\n#define MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT\t\t(0xb71<<1)\n\n#define MDIO_REG_BANK_SERDES_DIGITAL\t\t\t0x8300\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1\t\t\t0x10\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE \t\t0x0001\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_TBI_IF\t\t\t0x0002\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN\t\t0x0004\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT\t0x0008\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET\t\t\t0x0010\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE\t\t\t0x0020\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2\t\t\t0x11\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN\t\t\t0x0001\n#define MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_AN_FST_TMR \t\t0x0040\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1\t\t\t0x14\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SGMII\t\t\t0x0001\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_LINK\t\t\t0x0002\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_DUPLEX\t\t\t0x0004\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_MASK\t\t\t0x0018\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_SHIFT \t\t3\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_2_5G\t\t\t0x0018\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_1G\t\t\t0x0010\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_100M\t\t\t0x0008\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS1_SPEED_10M\t\t\t0x0000\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS2\t\t\t0x15\n#define MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED \t\t0x0002\n#define MDIO_SERDES_DIGITAL_MISC1\t\t\t\t0x18\n#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_MASK\t\t\t0xE000\n#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_25M\t\t\t0x0000\n#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_100M\t\t\t0x2000\n#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_125M\t\t\t0x4000\n#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M\t\t\t0x6000\n#define MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_187_5M\t\t\t0x8000\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL\t\t\t0x0010\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK\t\t\t0x000f\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_2_5G\t\t\t0x0000\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_5G\t\t\t0x0001\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_6G\t\t\t0x0002\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_HIG\t\t\t0x0003\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4\t\t\t0x0004\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12G\t\t\t0x0005\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_12_5G\t\t\t0x0006\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_13G\t\t\t0x0007\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_15G\t\t\t0x0008\n#define MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_16G\t\t\t0x0009\n\n#define MDIO_REG_BANK_OVER_1G\t\t\t\t0x8320\n#define MDIO_OVER_1G_DIGCTL_3_4 \t\t\t\t0x14\n#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_MASK\t\t\t\t0xffe0\n#define MDIO_OVER_1G_DIGCTL_3_4_MP_ID_SHIFT\t\t\t\t5\n#define MDIO_OVER_1G_UP1\t\t\t\t\t0x19\n#define MDIO_OVER_1G_UP1_2_5G\t\t\t\t\t\t0x0001\n#define MDIO_OVER_1G_UP1_5G\t\t\t\t\t\t0x0002\n#define MDIO_OVER_1G_UP1_6G\t\t\t\t\t\t0x0004\n#define MDIO_OVER_1G_UP1_10G\t\t\t\t\t\t0x0010\n#define MDIO_OVER_1G_UP1_10GH\t\t\t\t\t\t0x0008\n#define MDIO_OVER_1G_UP1_12G\t\t\t\t\t\t0x0020\n#define MDIO_OVER_1G_UP1_12_5G\t\t\t\t\t\t0x0040\n#define MDIO_OVER_1G_UP1_13G\t\t\t\t\t\t0x0080\n#define MDIO_OVER_1G_UP1_15G\t\t\t\t\t\t0x0100\n#define MDIO_OVER_1G_UP1_16G\t\t\t\t\t\t0x0200\n#define MDIO_OVER_1G_UP2\t\t\t\t\t0x1A\n#define MDIO_OVER_1G_UP2_IPREDRIVER_MASK\t\t\t\t0x0007\n#define MDIO_OVER_1G_UP2_IDRIVER_MASK\t\t\t\t\t0x0038\n#define MDIO_OVER_1G_UP2_PREEMPHASIS_MASK\t\t\t\t0x03C0\n#define MDIO_OVER_1G_UP3\t\t\t\t\t0x1B\n#define MDIO_OVER_1G_UP3_HIGIG2 \t\t\t\t\t0x0001\n#define MDIO_OVER_1G_LP_UP1\t\t\t\t\t0x1C\n#define MDIO_OVER_1G_LP_UP2\t\t\t\t\t0x1D\n#define MDIO_OVER_1G_LP_UP2_MR_ADV_OVER_1G_MASK \t\t\t0x03ff\n#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK\t\t\t\t0x0780\n#define MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT\t\t\t\t7\n#define MDIO_OVER_1G_LP_UP3\t\t\t\t\t\t0x1E\n\n#define MDIO_REG_BANK_REMOTE_PHY\t\t\t0x8330\n#define MDIO_REMOTE_PHY_MISC_RX_STATUS\t\t\t\t0x10\n#define MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG\t0x0010\n#define MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG\t0x0600\n\n#define MDIO_REG_BANK_BAM_NEXT_PAGE\t\t\t0x8350\n#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL\t\t\t0x10\n#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE\t\t\t0x0001\n#define MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN\t\t\t0x0002\n\n#define MDIO_REG_BANK_CL73_USERB0\t\t0x8370\n#define MDIO_CL73_USERB0_CL73_UCTRL\t\t\t\t0x10\n#define MDIO_CL73_USERB0_CL73_UCTRL_USTAT1_MUXSEL\t\t\t0x0002\n#define MDIO_CL73_USERB0_CL73_USTAT1\t\t\t\t0x11\n#define MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK\t\t\t0x0100\n#define MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37\t\t0x0400\n#define MDIO_CL73_USERB0_CL73_BAM_CTRL1 \t\t\t0x12\n#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN\t\t\t\t0x8000\n#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN\t\t0x4000\n#define MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN\t\t0x2000\n#define MDIO_CL73_USERB0_CL73_BAM_CTRL3 \t\t\t0x14\n#define MDIO_CL73_USERB0_CL73_BAM_CTRL3_USE_CL73_HCD_MR \t\t0x0001\n\n#define MDIO_REG_BANK_AER_BLOCK \t\t0xFFD0\n#define MDIO_AER_BLOCK_AER_REG\t\t\t\t\t0x1E\n\n#define MDIO_REG_BANK_COMBO_IEEE0\t\t0xFFE0\n#define MDIO_COMBO_IEEE0_MII_CONTROL\t\t\t\t0x10\n#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK\t\t\t0x2040\n#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_10\t\t\t0x0000\n#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100\t\t\t0x2000\n#define MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000\t\t\t0x0040\n#define MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX \t\t\t0x0100\n#define MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN\t\t\t\t0x0200\n#define MDIO_COMBO_IEEO_MII_CONTROL_AN_EN\t\t\t\t0x1000\n#define MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK\t\t\t\t0x4000\n#define MDIO_COMBO_IEEO_MII_CONTROL_RESET\t\t\t\t0x8000\n#define MDIO_COMBO_IEEE0_MII_STATUS\t\t\t\t0x11\n#define MDIO_COMBO_IEEE0_MII_STATUS_LINK_PASS\t\t\t\t0x0004\n#define MDIO_COMBO_IEEE0_MII_STATUS_AUTONEG_COMPLETE\t\t\t0x0020\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV\t\t\t\t0x14\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX\t\t\t0x0020\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_HALF_DUPLEX\t\t\t0x0040\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK\t\t\t0x0180\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE\t\t\t0x0000\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC\t\t\t0x0080\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC\t\t\t0x0100\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH\t\t\t0x0180\n#define MDIO_COMBO_IEEE0_AUTO_NEG_ADV_NEXT_PAGE \t\t\t0x8000\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1 \t0x15\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_NEXT_PAGE\t0x8000\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_ACK\t\t0x4000\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_MASK\t0x0180\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_NONE\t0x0000\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_PAUSE_BOTH\t0x0180\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_HALF_DUP_CAP\t0x0040\n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_FULL_DUP_CAP\t0x0020\n \n#define MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1_SGMII_MODE\t0x0001\n\n\n#define MDIO_PMA_DEVAD\t\t\t0x1\n \n#define MDIO_PMA_REG_CTRL\t\t0x0\n#define MDIO_PMA_REG_STATUS\t\t0x1\n#define MDIO_PMA_REG_10G_CTRL2\t\t0x7\n#define MDIO_PMA_REG_TX_DISABLE\t\t0x0009\n#define MDIO_PMA_REG_RX_SD\t\t0xa\n \n#define MDIO_PMA_REG_BCM_CTRL\t\t0x0096\n#define MDIO_PMA_REG_FEC_CTRL\t\t0x00ab\n#define MDIO_PMA_REG_PHY_IDENTIFIER\t0xc800\n#define MDIO_PMA_REG_DIGITAL_CTRL\t0xc808\n#define MDIO_PMA_REG_DIGITAL_STATUS\t0xc809\n#define MDIO_PMA_REG_TX_POWER_DOWN\t0xca02\n#define MDIO_PMA_REG_CMU_PLL_BYPASS\t0xca09\n#define MDIO_PMA_REG_MISC_CTRL\t\t0xca0a\n#define MDIO_PMA_REG_GEN_CTRL\t\t0xca10\n#define MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP\t0x0188\n#define MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET\t\t0x018a\n#define MDIO_PMA_REG_M8051_MSGIN_REG\t0xca12\n#define MDIO_PMA_REG_M8051_MSGOUT_REG\t0xca13\n#define MDIO_PMA_REG_ROM_VER1\t\t0xca19\n#define MDIO_PMA_REG_ROM_VER2\t\t0xca1a\n#define MDIO_PMA_REG_EDC_FFE_MAIN\t0xca1b\n#define MDIO_PMA_REG_PLL_BANDWIDTH\t0xca1d\n#define MDIO_PMA_REG_PLL_CTRL\t\t0xca1e\n#define MDIO_PMA_REG_MISC_CTRL0 \t0xca23\n#define MDIO_PMA_REG_LRM_MODE\t\t0xca3f\n#define MDIO_PMA_REG_CDR_BANDWIDTH\t0xca46\n#define MDIO_PMA_REG_MISC_CTRL1 \t0xca85\n\n#define MDIO_PMA_REG_SFP_TWO_WIRE_CTRL\t\t0x8000\n#define MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK\t0x000c\n#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE\t\t0x0000\n#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE\t0x0004\n#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IN_PROGRESS\t0x0008\n#define MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_FAILED \t0x000c\n#define MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT\t0x8002\n#define MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR\t0x8003\n#define MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF\t0xc820\n#define MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK 0xff\n#define MDIO_PMA_REG_8726_TX_CTRL1\t\t0xca01\n#define MDIO_PMA_REG_8726_TX_CTRL2\t\t0xca05\n\n#define MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR\t0x8005\n#define MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF\t0x8007\n#define MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK 0xff\n#define MDIO_PMA_REG_8727_TX_CTRL1\t\t0xca02\n#define MDIO_PMA_REG_8727_TX_CTRL2\t\t0xca05\n#define MDIO_PMA_REG_8727_PCS_OPT_CTRL\t\t0xc808\n#define MDIO_PMA_REG_8727_GPIO_CTRL\t\t0xc80e\n#define MDIO_PMA_REG_8727_PCS_GP\t\t0xc842\n#define MDIO_PMA_REG_8727_OPT_CFG_REG\t\t0xc8e4\n\n#define MDIO_AN_REG_8727_MISC_CTRL\t\t0x8309\n\n#define MDIO_PMA_REG_8073_CHIP_REV\t\t\t0xc801\n#define MDIO_PMA_REG_8073_SPEED_LINK_STATUS\t\t0xc820\n#define MDIO_PMA_REG_8073_XAUI_WA\t\t\t0xc841\n#define MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL\t\t0xcd08\n\n#define MDIO_PMA_REG_7101_RESET \t0xc000\n#define MDIO_PMA_REG_7107_LED_CNTL\t0xc007\n#define MDIO_PMA_REG_7107_LINK_LED_CNTL 0xc009\n#define MDIO_PMA_REG_7101_VER1\t\t0xc026\n#define MDIO_PMA_REG_7101_VER2\t\t0xc027\n\n#define MDIO_PMA_REG_8481_PMD_SIGNAL\t\t\t0xa811\n#define MDIO_PMA_REG_8481_LED1_MASK\t\t\t0xa82c\n#define MDIO_PMA_REG_8481_LED2_MASK\t\t\t0xa82f\n#define MDIO_PMA_REG_8481_LED3_MASK\t\t\t0xa832\n#define MDIO_PMA_REG_8481_LED3_BLINK\t\t\t0xa834\n#define MDIO_PMA_REG_8481_LED5_MASK\t\t\t0xa838\n#define MDIO_PMA_REG_8481_SIGNAL_MASK\t\t\t0xa835\n#define MDIO_PMA_REG_8481_LINK_SIGNAL\t\t\t0xa83b\n#define MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK\t0x800\n#define MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT 11\n\n\n#define MDIO_WIS_DEVAD\t\t\t0x2\n \n#define MDIO_WIS_REG_LASI_CNTL\t\t0x9002\n#define MDIO_WIS_REG_LASI_STATUS\t0x9005\n\n#define MDIO_PCS_DEVAD\t\t\t0x3\n#define MDIO_PCS_REG_STATUS\t\t0x0020\n#define MDIO_PCS_REG_LASI_STATUS\t0x9005\n#define MDIO_PCS_REG_7101_DSP_ACCESS\t0xD000\n#define MDIO_PCS_REG_7101_SPI_MUX\t0xD008\n#define MDIO_PCS_REG_7101_SPI_CTRL_ADDR 0xE12A\n#define MDIO_PCS_REG_7101_SPI_RESET_BIT (5)\n#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR 0xE02A\n#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_WRITE_ENABLE_CMD (6)\n#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_BULK_ERASE_CMD\t (0xC7)\n#define MDIO_PCS_REG_7101_SPI_FIFO_ADDR_PAGE_PROGRAM_CMD (2)\n#define MDIO_PCS_REG_7101_SPI_BYTES_TO_TRANSFER_ADDR 0xE028\n\n\n#define MDIO_XS_DEVAD\t\t\t0x4\n#define MDIO_XS_PLL_SEQUENCER\t\t0x8000\n#define MDIO_XS_SFX7101_XGXS_TEST1\t0xc00a\n\n#define MDIO_XS_8706_REG_BANK_RX0\t0x80bc\n#define MDIO_XS_8706_REG_BANK_RX1\t0x80cc\n#define MDIO_XS_8706_REG_BANK_RX2\t0x80dc\n#define MDIO_XS_8706_REG_BANK_RX3\t0x80ec\n#define MDIO_XS_8706_REG_BANK_RXA\t0x80fc\n\n#define MDIO_XS_REG_8073_RX_CTRL_PCIE\t0x80FA\n\n#define MDIO_AN_DEVAD\t\t\t0x7\n \n#define MDIO_AN_REG_CTRL\t\t0x0000\n#define MDIO_AN_REG_STATUS\t\t0x0001\n#define MDIO_AN_REG_STATUS_AN_COMPLETE\t\t0x0020\n#define MDIO_AN_REG_ADV_PAUSE\t\t0x0010\n#define MDIO_AN_REG_ADV_PAUSE_PAUSE\t\t0x0400\n#define MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC\t0x0800\n#define MDIO_AN_REG_ADV_PAUSE_BOTH\t\t0x0C00\n#define MDIO_AN_REG_ADV_PAUSE_MASK\t\t0x0C00\n#define MDIO_AN_REG_ADV \t\t0x0011\n#define MDIO_AN_REG_ADV2\t\t0x0012\n#define MDIO_AN_REG_LP_AUTO_NEG\t\t0x0013\n#define MDIO_AN_REG_LP_AUTO_NEG2\t0x0014\n#define MDIO_AN_REG_MASTER_STATUS\t0x0021\n#define MDIO_AN_REG_EEE_ADV\t\t0x003c\n#define MDIO_AN_REG_LP_EEE_ADV\t\t0x003d\n \n#define MDIO_AN_REG_LINK_STATUS \t0x8304\n#define MDIO_AN_REG_CL37_CL73\t\t0x8370\n#define MDIO_AN_REG_CL37_AN\t\t0xffe0\n#define MDIO_AN_REG_CL37_FC_LD\t\t0xffe4\n#define\t\tMDIO_AN_REG_CL37_FC_LP\t\t0xffe5\n#define\t\tMDIO_AN_REG_1000T_STATUS\t0xffea\n\n#define MDIO_AN_REG_8073_2_5G\t\t0x8329\n#define MDIO_AN_REG_8073_BAM\t\t0x8350\n\n#define MDIO_AN_REG_8481_10GBASE_T_AN_CTRL\t0x0020\n#define MDIO_AN_REG_8481_LEGACY_MII_CTRL\t0xffe0\n#define MDIO_AN_REG_8481_MII_CTRL_FORCE_1G\t0x40\n#define MDIO_AN_REG_8481_LEGACY_MII_STATUS\t0xffe1\n#define MDIO_AN_REG_848xx_ID_MSB\t\t0xffe2\n#define BCM84858_PHY_ID\t\t\t\t\t0x600d\n#define MDIO_AN_REG_848xx_ID_LSB\t\t0xffe3\n#define MDIO_AN_REG_8481_LEGACY_AN_ADV\t\t0xffe4\n#define MDIO_AN_REG_8481_LEGACY_AN_EXPANSION\t0xffe6\n#define MDIO_AN_REG_8481_1000T_CTRL\t\t0xffe9\n#define MDIO_AN_REG_8481_1G_100T_EXT_CTRL\t0xfff0\n#define MIDO_AN_REG_8481_EXT_CTRL_FORCE_LEDS_OFF\t0x0008\n#define MDIO_AN_REG_8481_EXPANSION_REG_RD_RW\t0xfff5\n#define MDIO_AN_REG_8481_EXPANSION_REG_ACCESS\t0xfff7\n#define MDIO_AN_REG_8481_AUX_CTRL\t\t0xfff8\n#define MDIO_AN_REG_8481_LEGACY_SHADOW\t\t0xfffc\n\n \n#define MDIO_CTL_DEVAD\t\t\t0x1e\n#define MDIO_CTL_REG_84823_MEDIA\t\t0x401a\n#define MDIO_CTL_REG_84823_MEDIA_MAC_MASK\t\t0x0018\n\t \n#define MDIO_CTL_REG_84823_CTRL_MAC_XFI\t\t\t0x0008\n#define MDIO_CTL_REG_84823_MEDIA_MAC_XAUI_M\t\t0x0010\n\t \n#define MDIO_CTL_REG_84823_MEDIA_LINE_MASK\t\t0x0060\n#define MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L\t\t0x0020\n#define MDIO_CTL_REG_84823_MEDIA_LINE_XFI\t\t0x0040\n\t \n#define MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN\t0x0080\n#define MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK\t\t0x0100\n#define MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER\t0x0000\n#define MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER\t\t0x0100\n#define MDIO_CTL_REG_84823_MEDIA_FIBER_1G\t\t\t0x1000\n#define MDIO_CTL_REG_84823_USER_CTRL_REG\t\t\t0x4005\n#define MDIO_CTL_REG_84823_USER_CTRL_CMS\t\t\t0x0080\n#define MDIO_PMA_REG_84823_CTL_SLOW_CLK_CNT_HIGH\t\t0xa82b\n#define MDIO_PMA_REG_84823_BLINK_RATE_VAL_15P9HZ\t0x2f\n#define MDIO_PMA_REG_84823_CTL_LED_CTL_1\t\t\t0xa8e3\n#define MDIO_PMA_REG_84833_CTL_LED_CTL_1\t\t\t0xa8ec\n#define MDIO_PMA_REG_84823_LED3_STRETCH_EN\t\t\t0x0080\n \n#define MDIO_PMA_REG_84858_ALLOW_GPHY_ACT\t\t\t0x8000\n\n \n#define MDIO_84833_TOP_CFG_FW_REV\t\t\t0x400f\n#define MDIO_84833_TOP_CFG_FW_EEE\t\t0x10b1\n#define MDIO_84833_TOP_CFG_FW_NO_EEE\t\t0x1f81\n#define MDIO_84833_TOP_CFG_XGPHY_STRAP1\t\t\t0x401a\n#define MDIO_84833_SUPER_ISOLATE\t\t0x8000\n \n#define MDIO_848xx_TOP_CFG_SCRATCH_REG0\t\t\t0x4005\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG1\t\t\t0x4006\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG2\t\t\t0x4007\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG3\t\t\t0x4008\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG4\t\t\t0x4009\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG26\t\t0x4037\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG27\t\t0x4038\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG28\t\t0x4039\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG29\t\t0x403a\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG30\t\t0x403b\n#define MDIO_848xx_TOP_CFG_SCRATCH_REG31\t\t0x403c\n#define MDIO_848xx_CMD_HDLR_COMMAND\t(MDIO_848xx_TOP_CFG_SCRATCH_REG0)\n#define MDIO_848xx_CMD_HDLR_STATUS\t(MDIO_848xx_TOP_CFG_SCRATCH_REG26)\n#define MDIO_848xx_CMD_HDLR_DATA1\t(MDIO_848xx_TOP_CFG_SCRATCH_REG27)\n#define MDIO_848xx_CMD_HDLR_DATA2\t(MDIO_848xx_TOP_CFG_SCRATCH_REG28)\n#define MDIO_848xx_CMD_HDLR_DATA3\t(MDIO_848xx_TOP_CFG_SCRATCH_REG29)\n#define MDIO_848xx_CMD_HDLR_DATA4\t(MDIO_848xx_TOP_CFG_SCRATCH_REG30)\n#define MDIO_848xx_CMD_HDLR_DATA5\t(MDIO_848xx_TOP_CFG_SCRATCH_REG31)\n\n \n#define PHY848xx_CMD_SET_PAIR_SWAP\t\t\t0x8001\n#define PHY848xx_CMD_GET_EEE_MODE\t\t\t0x8008\n#define PHY848xx_CMD_SET_EEE_MODE\t\t\t0x8009\n \n#define PHY84833_STATUS_CMD_RECEIVED\t\t\t0x0001\n#define PHY84833_STATUS_CMD_IN_PROGRESS\t\t\t0x0002\n#define PHY84833_STATUS_CMD_COMPLETE_PASS\t\t0x0004\n#define PHY84833_STATUS_CMD_COMPLETE_ERROR\t\t0x0008\n#define PHY84833_STATUS_CMD_OPEN_FOR_CMDS\t\t0x0010\n#define PHY84833_STATUS_CMD_SYSTEM_BOOT\t\t\t0x0020\n#define PHY84833_STATUS_CMD_NOT_OPEN_FOR_CMDS\t\t0x0040\n#define PHY84833_STATUS_CMD_CLEAR_COMPLETE\t\t0x0080\n#define PHY84833_STATUS_CMD_OPEN_OVERRIDE\t\t0xa5a5\n \n#define PHY84833_MB_PROCESS1\t\t\t\t1\n#define PHY84833_MB_PROCESS2\t\t\t\t2\n#define PHY84833_MB_PROCESS3\t\t\t\t3\n\n \n#define PHY84858_STATUS_CMD_RECEIVED\t\t\t0x0001\n#define PHY84858_STATUS_CMD_IN_PROGRESS\t\t\t0x0002\n#define PHY84858_STATUS_CMD_COMPLETE_PASS\t\t0x0004\n#define PHY84858_STATUS_CMD_COMPLETE_ERROR\t\t0x0008\n#define PHY84858_STATUS_CMD_SYSTEM_BUSY\t\t\t0xbbbb\n\n\n \n#define MDIO_WC_DEVAD\t\t\t\t\t0x3\n#define MDIO_WC_REG_IEEE0BLK_MIICNTL\t\t\t0x0\n#define MDIO_WC_REG_IEEE0BLK_AUTONEGNP\t\t\t0x7\n#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT0\t0x10\n#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1\t0x11\n#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT2\t0x12\n#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_ABILITY\t0x4000\n#define MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_REQ\t\t0x8000\n#define MDIO_WC_REG_PCS_STATUS2\t\t\t\t0x0021\n#define MDIO_WC_REG_PMD_KR_CONTROL\t\t\t0x0096\n#define MDIO_WC_REG_XGXSBLK0_XGXSCONTROL\t\t0x8000\n#define MDIO_WC_REG_XGXSBLK0_MISCCONTROL1\t\t0x800e\n#define MDIO_WC_REG_XGXSBLK1_DESKEW\t\t\t0x8010\n#define MDIO_WC_REG_XGXSBLK1_LANECTRL0\t\t\t0x8015\n#define MDIO_WC_REG_XGXSBLK1_LANECTRL1\t\t\t0x8016\n#define MDIO_WC_REG_XGXSBLK1_LANECTRL2\t\t\t0x8017\n#define MDIO_WC_REG_TX0_ANA_CTRL0\t\t\t0x8061\n#define MDIO_WC_REG_TX1_ANA_CTRL0\t\t\t0x8071\n#define MDIO_WC_REG_TX2_ANA_CTRL0\t\t\t0x8081\n#define MDIO_WC_REG_TX3_ANA_CTRL0\t\t\t0x8091\n#define MDIO_WC_REG_TX0_TX_DRIVER\t\t\t0x8067\n#define MDIO_WC_REG_TX0_TX_DRIVER_IFIR_OFFSET\t\t\t0x01\n#define MDIO_WC_REG_TX0_TX_DRIVER_IFIR_MASK\t\t\t\t0x000e\n#define MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_OFFSET\t\t0x04\n#define MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_MASK\t\t\t0x00f0\n#define MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_OFFSET\t\t0x08\n#define MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_MASK\t\t\t\t0x0f00\n#define MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_OFFSET\t\t0x0c\n#define MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_MASK\t\t\t0x7000\n#define MDIO_WC_REG_TX1_TX_DRIVER\t\t\t0x8077\n#define MDIO_WC_REG_TX2_TX_DRIVER\t\t\t0x8087\n#define MDIO_WC_REG_TX3_TX_DRIVER\t\t\t0x8097\n#define MDIO_WC_REG_RX0_ANARXCONTROL1G\t\t\t0x80b9\n#define MDIO_WC_REG_RX2_ANARXCONTROL1G\t\t\t0x80d9\n#define MDIO_WC_REG_RX0_PCI_CTRL\t\t\t0x80ba\n#define MDIO_WC_REG_RX1_PCI_CTRL\t\t\t0x80ca\n#define MDIO_WC_REG_RX2_PCI_CTRL\t\t\t0x80da\n#define MDIO_WC_REG_RX3_PCI_CTRL\t\t\t0x80ea\n#define MDIO_WC_REG_RXB_ANA_RX_CONTROL_PCI\t\t0x80fa\n#define MDIO_WC_REG_XGXSBLK2_UNICORE_MODE_10G\t\t0x8104\n#define MDIO_WC_REG_XGXS_STATUS3\t\t\t0x8129\n#define MDIO_WC_REG_PAR_DET_10G_STATUS\t\t\t0x8130\n#define MDIO_WC_REG_PAR_DET_10G_CTRL\t\t\t0x8131\n#define MDIO_WC_REG_XGXS_X2_CONTROL2\t\t\t0x8141\n#define MDIO_WC_REG_XGXS_X2_CONTROL3\t\t\t0x8142\n#define MDIO_WC_REG_XGXS_RX_LN_SWAP1\t\t\t0x816B\n#define MDIO_WC_REG_XGXS_TX_LN_SWAP1\t\t\t0x8169\n#define MDIO_WC_REG_GP2_STATUS_GP_2_0\t\t\t0x81d0\n#define MDIO_WC_REG_GP2_STATUS_GP_2_1\t\t\t0x81d1\n#define MDIO_WC_REG_GP2_STATUS_GP_2_2\t\t\t0x81d2\n#define MDIO_WC_REG_GP2_STATUS_GP_2_3\t\t\t0x81d3\n#define MDIO_WC_REG_GP2_STATUS_GP_2_4\t\t\t0x81d4\n#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL73_AN_CMPL 0x1000\n#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_AN_CMPL 0x0100\n#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_LP_AN_CAP 0x0010\n#define MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_AN_CAP 0x1\n#define MDIO_WC_REG_UC_INFO_B0_DEAD_TRAP\t\t0x81EE\n#define MDIO_WC_REG_UC_INFO_B1_VERSION\t\t\t0x81F0\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE\t\t0x81F2\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE0_OFFSET\t0x0\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT\t    0x0\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_OPT_LR\t    0x1\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_DAC\t    0x2\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_XLAUI\t    0x3\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_LONG_CH_6G\t    0x4\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE1_OFFSET\t0x4\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE2_OFFSET\t0x8\n#define MDIO_WC_REG_UC_INFO_B1_FIRMWARE_LANE3_OFFSET\t0xc\n#define MDIO_WC_REG_UC_INFO_B1_CRC\t\t\t0x81FE\n#define MDIO_WC_REG_DSC_SMC\t\t\t\t0x8213\n#define MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0\t\t0x821e\n#define MDIO_WC_REG_TX_FIR_TAP\t\t\t\t0x82e2\n#define MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_OFFSET\t\t0x00\n#define MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_MASK\t\t\t0x000f\n#define MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_OFFSET\t\t0x04\n#define MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_MASK\t\t0x03f0\n#define MDIO_WC_REG_TX_FIR_TAP_POST_TAP_OFFSET\t\t0x0a\n#define MDIO_WC_REG_TX_FIR_TAP_POST_TAP_MASK\t\t0x7c00\n#define MDIO_WC_REG_TX_FIR_TAP_ENABLE\t\t0x8000\n#define MDIO_WC_REG_CL72_USERB0_CL72_TX_FIR_TAP\t\t0x82e2\n#define MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL\t0x82e3\n#define MDIO_WC_REG_CL72_USERB0_CL72_OS_DEF_CTRL\t0x82e6\n#define MDIO_WC_REG_CL72_USERB0_CL72_BR_DEF_CTRL\t0x82e7\n#define MDIO_WC_REG_CL72_USERB0_CL72_2P5_DEF_CTRL\t0x82e8\n#define MDIO_WC_REG_CL72_USERB0_CL72_MISC4_CONTROL\t0x82ec\n#define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1\t\t0x8300\n#define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2\t\t0x8301\n#define MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3\t\t0x8302\n#define MDIO_WC_REG_SERDESDIGITAL_STATUS1000X1\t\t0x8304\n#define MDIO_WC_REG_SERDESDIGITAL_MISC1\t\t\t0x8308\n#define MDIO_WC_REG_SERDESDIGITAL_MISC2\t\t\t0x8309\n#define MDIO_WC_REG_DIGITAL3_UP1\t\t\t0x8329\n#define MDIO_WC_REG_DIGITAL3_LP_UP1\t\t\t 0x832c\n#define MDIO_WC_REG_DIGITAL4_MISC3\t\t\t0x833c\n#define MDIO_WC_REG_DIGITAL4_MISC5\t\t\t0x833e\n#define MDIO_WC_REG_DIGITAL5_MISC6\t\t\t0x8345\n#define MDIO_WC_REG_DIGITAL5_MISC7\t\t\t0x8349\n#define MDIO_WC_REG_DIGITAL5_LINK_STATUS\t\t0x834d\n#define MDIO_WC_REG_DIGITAL5_ACTUAL_SPEED\t\t0x834e\n#define MDIO_WC_REG_DIGITAL6_MP5_NEXTPAGECTRL\t\t0x8350\n#define MDIO_WC_REG_CL49_USERB0_CTRL\t\t\t0x8368\n#define MDIO_WC_REG_CL73_USERB0_CTRL\t\t\t0x8370\n#define MDIO_WC_REG_CL73_USERB0_USTAT\t\t\t0x8371\n#define MDIO_WC_REG_CL73_BAM_CTRL1\t\t\t0x8372\n#define MDIO_WC_REG_CL73_BAM_CTRL2\t\t\t0x8373\n#define MDIO_WC_REG_CL73_BAM_CTRL3\t\t\t0x8374\n#define MDIO_WC_REG_CL73_BAM_CODE_FIELD\t\t\t0x837b\n#define MDIO_WC_REG_EEE_COMBO_CONTROL0\t\t\t0x8390\n#define MDIO_WC_REG_TX66_CONTROL\t\t\t0x83b0\n#define MDIO_WC_REG_RX66_CONTROL\t\t\t0x83c0\n#define MDIO_WC_REG_RX66_SCW0\t\t\t\t0x83c2\n#define MDIO_WC_REG_RX66_SCW1\t\t\t\t0x83c3\n#define MDIO_WC_REG_RX66_SCW2\t\t\t\t0x83c4\n#define MDIO_WC_REG_RX66_SCW3\t\t\t\t0x83c5\n#define MDIO_WC_REG_RX66_SCW0_MASK\t\t\t0x83c6\n#define MDIO_WC_REG_RX66_SCW1_MASK\t\t\t0x83c7\n#define MDIO_WC_REG_RX66_SCW2_MASK\t\t\t0x83c8\n#define MDIO_WC_REG_RX66_SCW3_MASK\t\t\t0x83c9\n#define MDIO_WC_REG_FX100_CTRL1\t\t\t\t0x8400\n#define MDIO_WC_REG_FX100_CTRL3\t\t\t\t0x8402\n#define MDIO_WC_REG_CL82_USERB1_TX_CTRL5\t\t0x8436\n#define MDIO_WC_REG_CL82_USERB1_TX_CTRL6\t\t0x8437\n#define MDIO_WC_REG_CL82_USERB1_TX_CTRL7\t\t0x8438\n#define MDIO_WC_REG_CL82_USERB1_TX_CTRL9\t\t0x8439\n#define MDIO_WC_REG_CL82_USERB1_RX_CTRL10\t\t0x843a\n#define MDIO_WC_REG_CL82_USERB1_RX_CTRL11\t\t0x843b\n#define MDIO_WC_REG_ETA_CL73_OUI1\t\t\t0x8453\n#define MDIO_WC_REG_ETA_CL73_OUI2\t\t\t0x8454\n#define MDIO_WC_REG_ETA_CL73_OUI3\t\t\t0x8455\n#define MDIO_WC_REG_ETA_CL73_LD_BAM_CODE\t\t0x8456\n#define MDIO_WC_REG_ETA_CL73_LD_UD_CODE\t\t\t0x8457\n#define MDIO_WC_REG_MICROBLK_CMD\t\t\t0xffc2\n#define MDIO_WC_REG_MICROBLK_DL_STATUS\t\t\t0xffc5\n#define MDIO_WC_REG_MICROBLK_CMD3\t\t\t0xffcc\n\n#define MDIO_WC_REG_AERBLK_AER\t\t\t\t0xffde\n#define MDIO_WC_REG_COMBO_IEEE0_MIICTRL\t\t\t0xffe0\n#define MDIO_WC_REG_COMBO_IEEE0_MIIISTAT\t\t0xffe1\n\n#define MDIO_WC0_XGXS_BLK2_LANE_RESET\t\t\t0x810A\n#define MDIO_WC0_XGXS_BLK2_LANE_RESET_RX_BITSHIFT\t0\n#define MDIO_WC0_XGXS_BLK2_LANE_RESET_TX_BITSHIFT\t4\n\n#define MDIO_WC0_XGXS_BLK6_XGXS_X2_CONTROL2\t\t0x8141\n\n#define DIGITAL5_ACTUAL_SPEED_TX_MASK\t\t\t0x003f\n\n \n#define MDIO_REG_GPHY_PHYID_LSB\t\t\t\t0x3\n#define MDIO_REG_GPHY_ID_54618SE\t\t0x5cd5\n#define MDIO_REG_GPHY_CL45_ADDR_REG\t\t\t0xd\n#define MDIO_REG_GPHY_CL45_DATA_REG\t\t\t0xe\n#define MDIO_REG_GPHY_EEE_RESOLVED\t\t0x803e\n#define MDIO_REG_GPHY_EXP_ACCESS_GATE\t\t\t0x15\n#define MDIO_REG_GPHY_EXP_ACCESS\t\t\t0x17\n#define MDIO_REG_GPHY_EXP_ACCESS_TOP\t\t0xd00\n#define MDIO_REG_GPHY_EXP_TOP_2K_BUF\t\t0x40\n#define MDIO_REG_GPHY_AUX_STATUS\t\t\t0x19\n#define MDIO_REG_INTR_STATUS\t\t\t\t0x1a\n#define MDIO_REG_INTR_MASK\t\t\t\t0x1b\n#define MDIO_REG_INTR_MASK_LINK_STATUS\t\t\t(0x1 << 1)\n#define MDIO_REG_GPHY_SHADOW\t\t\t\t0x1c\n#define MDIO_REG_GPHY_SHADOW_LED_SEL1\t\t\t(0x0d << 10)\n#define MDIO_REG_GPHY_SHADOW_LED_SEL2\t\t\t(0x0e << 10)\n#define MDIO_REG_GPHY_SHADOW_WR_ENA\t\t\t(0x1 << 15)\n#define MDIO_REG_GPHY_SHADOW_AUTO_DET_MED\t\t(0x1e << 10)\n#define MDIO_REG_GPHY_SHADOW_INVERT_FIB_SD\t\t(0x1 << 8)\n\n#define IGU_FUNC_BASE\t\t\t0x0400\n\n#define IGU_ADDR_MSIX\t\t\t0x0000\n#define IGU_ADDR_INT_ACK\t\t0x0200\n#define IGU_ADDR_PROD_UPD\t\t0x0201\n#define IGU_ADDR_ATTN_BITS_UPD\t0x0202\n#define IGU_ADDR_ATTN_BITS_SET\t0x0203\n#define IGU_ADDR_ATTN_BITS_CLR\t0x0204\n#define IGU_ADDR_COALESCE_NOW\t0x0205\n#define IGU_ADDR_SIMD_MASK\t\t0x0206\n#define IGU_ADDR_SIMD_NOMASK\t0x0207\n#define IGU_ADDR_MSI_CTL\t\t0x0210\n#define IGU_ADDR_MSI_ADDR_LO\t0x0211\n#define IGU_ADDR_MSI_ADDR_HI\t0x0212\n#define IGU_ADDR_MSI_DATA\t\t0x0213\n\n#define IGU_USE_REGISTER_ustorm_type_0_sb_cleanup  0\n#define IGU_USE_REGISTER_ustorm_type_1_sb_cleanup  1\n#define IGU_USE_REGISTER_cstorm_type_0_sb_cleanup  2\n#define IGU_USE_REGISTER_cstorm_type_1_sb_cleanup  3\n\n#define COMMAND_REG_INT_ACK\t    0x0\n#define COMMAND_REG_PROD_UPD\t    0x4\n#define COMMAND_REG_ATTN_BITS_UPD   0x8\n#define COMMAND_REG_ATTN_BITS_SET   0xc\n#define COMMAND_REG_ATTN_BITS_CLR   0x10\n#define COMMAND_REG_COALESCE_NOW    0x14\n#define COMMAND_REG_SIMD_MASK\t    0x18\n#define COMMAND_REG_SIMD_NOMASK     0x1c\n\n\n#define IGU_MEM_BASE\t\t\t\t\t\t0x0000\n\n#define IGU_MEM_MSIX_BASE\t\t\t\t\t0x0000\n#define IGU_MEM_MSIX_UPPER\t\t\t\t\t0x007f\n#define IGU_MEM_MSIX_RESERVED_UPPER\t\t\t0x01ff\n\n#define IGU_MEM_PBA_MSIX_BASE\t\t\t\t0x0200\n#define IGU_MEM_PBA_MSIX_UPPER\t\t\t\t0x0200\n\n#define IGU_CMD_BACKWARD_COMP_PROD_UPD\t\t0x0201\n#define IGU_MEM_PBA_MSIX_RESERVED_UPPER \t0x03ff\n\n#define IGU_CMD_INT_ACK_BASE\t\t\t\t0x0400\n#define IGU_CMD_INT_ACK_UPPER\\\n\t(IGU_CMD_INT_ACK_BASE + MAX_SB_PER_PORT * NUM_OF_PORTS_PER_PATH - 1)\n#define IGU_CMD_INT_ACK_RESERVED_UPPER\t\t0x04ff\n\n#define IGU_CMD_E2_PROD_UPD_BASE\t\t\t0x0500\n#define IGU_CMD_E2_PROD_UPD_UPPER\\\n\t(IGU_CMD_E2_PROD_UPD_BASE + MAX_SB_PER_PORT * NUM_OF_PORTS_PER_PATH - 1)\n#define IGU_CMD_E2_PROD_UPD_RESERVED_UPPER\t0x059f\n\n#define IGU_CMD_ATTN_BIT_UPD_UPPER\t\t\t0x05a0\n#define IGU_CMD_ATTN_BIT_SET_UPPER\t\t\t0x05a1\n#define IGU_CMD_ATTN_BIT_CLR_UPPER\t\t\t0x05a2\n\n#define IGU_REG_SISR_MDPC_WMASK_UPPER\t\t0x05a3\n#define IGU_REG_SISR_MDPC_WMASK_LSB_UPPER\t0x05a4\n#define IGU_REG_SISR_MDPC_WMASK_MSB_UPPER\t0x05a5\n#define IGU_REG_SISR_MDPC_WOMASK_UPPER\t\t0x05a6\n\n#define IGU_REG_RESERVED_UPPER\t\t\t\t0x05ff\n \n#define IGU_PF_CONF_FUNC_EN\t  (0x1<<0)   \n#define IGU_PF_CONF_MSI_MSIX_EN   (0x1<<1)   \n#define IGU_PF_CONF_INT_LINE_EN   (0x1<<2)   \n#define IGU_PF_CONF_ATTN_BIT_EN   (0x1<<3)   \n#define IGU_PF_CONF_SINGLE_ISR_EN (0x1<<4)   \n#define IGU_PF_CONF_SIMD_MODE\t  (0x1<<5)   \n\n \n#define IGU_VF_CONF_FUNC_EN\t   (0x1<<0)   \n#define IGU_VF_CONF_MSI_MSIX_EN    (0x1<<1)   \n#define IGU_VF_CONF_PARENT_MASK    (0x3<<2)   \n#define IGU_VF_CONF_PARENT_SHIFT   2\t      \n#define IGU_VF_CONF_SINGLE_ISR_EN  (0x1<<4)   \n\n\n#define IGU_BC_DSB_NUM_SEGS    5\n#define IGU_BC_NDSB_NUM_SEGS   2\n#define IGU_NORM_DSB_NUM_SEGS  2\n#define IGU_NORM_NDSB_NUM_SEGS 1\n#define IGU_BC_BASE_DSB_PROD   128\n#define IGU_NORM_BASE_DSB_PROD 136\n\n\t \n#define IGU_FID_ENCODE_IS_PF\t    (0x1<<6)\n#define IGU_FID_ENCODE_IS_PF_SHIFT  6\n#define IGU_FID_VF_NUM_MASK\t    (0x3f)\n#define IGU_FID_PF_NUM_MASK\t    (0x7)\n\n#define IGU_REG_MAPPING_MEMORY_VALID\t\t(1<<0)\n#define IGU_REG_MAPPING_MEMORY_VECTOR_MASK\t(0x3F<<1)\n#define IGU_REG_MAPPING_MEMORY_VECTOR_SHIFT\t1\n#define IGU_REG_MAPPING_MEMORY_FID_MASK\t(0x7F<<7)\n#define IGU_REG_MAPPING_MEMORY_FID_SHIFT\t7\n\n\n#define CDU_REGION_NUMBER_XCM_AG 2\n#define CDU_REGION_NUMBER_UCM_AG 4\n\n\n \n#define CDU_VALID_DATA(_cid, _region, _type)\\\n\t(((_cid) << 8) | (((_region)&0xf)<<4) | (((_type)&0xf)))\n#define CDU_CRC8(_cid, _region, _type)\\\n\t(calc_crc8(CDU_VALID_DATA(_cid, _region, _type), 0xff))\n#define CDU_RSRVD_VALUE_TYPE_A(_cid, _region, _type)\\\n\t(0x80 | ((CDU_CRC8(_cid, _region, _type)) & 0x7f))\n#define CDU_RSRVD_VALUE_TYPE_B(_crc, _type)\\\n\t(0x80 | ((_type)&0xf << 3) | ((CDU_CRC8(_cid, _region, _type)) & 0x7))\n#define CDU_RSRVD_INVALIDATE_CONTEXT_VALUE(_val) ((_val) & ~0x80)\n\n \n#define PXP_REG_HST_VF_DISABLED_ERROR_VALID\t\t\t 0x1030bc\n#define PXP_REG_HST_VF_DISABLED_ERROR_DATA\t\t\t 0x1030b8\n#define PXP_REG_HST_PER_VIOLATION_VALID\t\t\t\t 0x1030e0\n#define PXP_REG_HST_INCORRECT_ACCESS_VALID\t\t\t 0x1030cc\n#define PXP2_REG_RD_CPL_ERR_DETAILS\t\t\t\t 0x120778\n#define PXP2_REG_RD_CPL_ERR_DETAILS2\t\t\t\t 0x12077c\n#define PXP2_REG_RQ_GARB\t\t\t\t\t 0x120748\n#define PBF_REG_DISABLE_NEW_TASK_PROC_Q0\t\t\t 0x15c1bc\n#define PBF_REG_DISABLE_NEW_TASK_PROC_Q1\t\t\t 0x15c1c0\n#define PBF_REG_DISABLE_NEW_TASK_PROC_Q2\t\t\t 0x15c1c4\n#define PBF_REG_DISABLE_NEW_TASK_PROC_Q3\t\t\t 0x15c1c8\n#define PBF_REG_DISABLE_NEW_TASK_PROC_Q4\t\t\t 0x15c1cc\n#define PBF_REG_DISABLE_NEW_TASK_PROC_Q5\t\t\t 0x15c1d0\n#define PBF_REG_CREDIT_Q2\t\t\t\t\t 0x140344\n#define PBF_REG_CREDIT_Q3\t\t\t\t\t 0x140348\n#define PBF_REG_CREDIT_Q4\t\t\t\t\t 0x14034c\n#define PBF_REG_CREDIT_Q5\t\t\t\t\t 0x140350\n#define PBF_REG_INIT_CRD_Q2\t\t\t\t\t 0x15c238\n#define PBF_REG_INIT_CRD_Q3\t\t\t\t\t 0x15c23c\n#define PBF_REG_INIT_CRD_Q4\t\t\t\t\t 0x15c240\n#define PBF_REG_INIT_CRD_Q5\t\t\t\t\t 0x15c244\n#define PBF_REG_TASK_CNT_Q0\t\t\t\t\t 0x140374\n#define PBF_REG_TASK_CNT_Q1\t\t\t\t\t 0x140378\n#define PBF_REG_TASK_CNT_Q2\t\t\t\t\t 0x14037c\n#define PBF_REG_TASK_CNT_Q3\t\t\t\t\t 0x140380\n#define PBF_REG_TASK_CNT_Q4\t\t\t\t\t 0x140384\n#define PBF_REG_TASK_CNT_Q5\t\t\t\t\t 0x140388\n#define PBF_REG_TASK_CNT_LB_Q\t\t\t\t\t 0x140370\n#define QM_REG_BYTECRD0\t\t\t\t\t\t 0x16e6fc\n#define QM_REG_BYTECRD1\t\t\t\t\t\t 0x16e700\n#define QM_REG_BYTECRD2\t\t\t\t\t\t 0x16e704\n#define QM_REG_BYTECRD3\t\t\t\t\t\t 0x16e7ac\n#define QM_REG_BYTECRD4\t\t\t\t\t\t 0x16e7b0\n#define QM_REG_BYTECRD5\t\t\t\t\t\t 0x16e7b4\n#define QM_REG_BYTECRD6\t\t\t\t\t\t 0x16e7b8\n#define QM_REG_BYTECRDCMDQ_0\t\t\t\t\t 0x16e6e8\n#define QM_REG_BYTECRDERRREG\t\t\t\t\t 0x16e708\n#define MISC_REG_GRC_TIMEOUT_ATTN_FULL_FID\t\t\t 0xa714\n#define QM_REG_VOQCREDIT_2\t\t\t\t\t 0x1682d8\n#define QM_REG_VOQCREDIT_3\t\t\t\t\t 0x1682dc\n#define QM_REG_VOQCREDIT_5\t\t\t\t\t 0x1682e4\n#define QM_REG_VOQCREDIT_6\t\t\t\t\t 0x1682e8\n#define QM_REG_VOQINITCREDIT_3\t\t\t\t\t 0x16806c\n#define QM_REG_VOQINITCREDIT_6\t\t\t\t\t 0x168078\n#define QM_REG_FWVOQ0TOHWVOQ\t\t\t\t\t 0x16e7bc\n#define QM_REG_FWVOQ1TOHWVOQ\t\t\t\t\t 0x16e7c0\n#define QM_REG_FWVOQ2TOHWVOQ\t\t\t\t\t 0x16e7c4\n#define QM_REG_FWVOQ3TOHWVOQ\t\t\t\t\t 0x16e7c8\n#define QM_REG_FWVOQ4TOHWVOQ\t\t\t\t\t 0x16e7cc\n#define QM_REG_FWVOQ5TOHWVOQ\t\t\t\t\t 0x16e7d0\n#define QM_REG_FWVOQ6TOHWVOQ\t\t\t\t\t 0x16e7d4\n#define QM_REG_FWVOQ7TOHWVOQ\t\t\t\t\t 0x16e7d8\n#define NIG_REG_INGRESS_EOP_PORT0_EMPTY\t\t\t\t 0x104ec\n#define NIG_REG_INGRESS_EOP_PORT1_EMPTY\t\t\t\t 0x104f8\n#define NIG_REG_INGRESS_RMP0_DSCR_EMPTY\t\t\t\t 0x10530\n#define NIG_REG_INGRESS_RMP1_DSCR_EMPTY\t\t\t\t 0x10538\n#define NIG_REG_INGRESS_LB_PBF_DELAY_EMPTY\t\t\t 0x10508\n#define NIG_REG_EGRESS_MNG0_FIFO_EMPTY\t\t\t\t 0x10460\n#define NIG_REG_EGRESS_MNG1_FIFO_EMPTY\t\t\t\t 0x10474\n#define NIG_REG_EGRESS_DEBUG_FIFO_EMPTY\t\t\t\t 0x10418\n#define NIG_REG_EGRESS_DELAY0_EMPTY\t\t\t\t 0x10420\n#define NIG_REG_EGRESS_DELAY1_EMPTY\t\t\t\t 0x10428\n#define NIG_REG_LLH0_FIFO_EMPTY\t\t\t\t\t 0x10548\n#define NIG_REG_LLH1_FIFO_EMPTY\t\t\t\t\t 0x10558\n#define NIG_REG_P0_TX_MNG_HOST_FIFO_EMPTY\t\t\t 0x182a8\n#define NIG_REG_P0_TLLH_FIFO_EMPTY\t\t\t\t 0x18308\n#define NIG_REG_P0_HBUF_DSCR_EMPTY\t\t\t\t 0x18318\n#define NIG_REG_P1_HBUF_DSCR_EMPTY\t\t\t\t 0x18348\n#define NIG_REG_P0_RX_MACFIFO_EMPTY\t\t\t\t 0x18570\n#define NIG_REG_P0_TX_MACFIFO_EMPTY\t\t\t\t 0x18578\n#define NIG_REG_EGRESS_DELAY2_EMPTY\t\t\t\t 0x1862c\n#define NIG_REG_EGRESS_DELAY3_EMPTY\t\t\t\t 0x18630\n#define NIG_REG_EGRESS_DELAY4_EMPTY\t\t\t\t 0x18634\n#define NIG_REG_EGRESS_DELAY5_EMPTY\t\t\t\t 0x18638\n\n \nstatic inline u8 calc_crc8(u32 data, u8 crc)\n{\n\tu8 D[32];\n\tu8 NewCRC[8];\n\tu8 C[8];\n\tu8 crc_res;\n\tu8 i;\n\n\t \n\tfor (i = 0; i < 32; i++) {\n\t\tD[i] = (u8)(data & 1);\n\t\tdata = data >> 1;\n\t}\n\n\t \n\tfor (i = 0; i < 8; i++) {\n\t\tC[i] = crc & 1;\n\t\tcrc = crc >> 1;\n\t}\n\n\tNewCRC[0] = D[31] ^ D[30] ^ D[28] ^ D[23] ^ D[21] ^ D[19] ^ D[18] ^\n\t\t    D[16] ^ D[14] ^ D[12] ^ D[8] ^ D[7] ^ D[6] ^ D[0] ^ C[4] ^\n\t\t    C[6] ^ C[7];\n\tNewCRC[1] = D[30] ^ D[29] ^ D[28] ^ D[24] ^ D[23] ^ D[22] ^ D[21] ^\n\t\t    D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ D[13] ^\n\t\t    D[12] ^ D[9] ^ D[6] ^ D[1] ^ D[0] ^ C[0] ^ C[4] ^ C[5] ^\n\t\t    C[6];\n\tNewCRC[2] = D[29] ^ D[28] ^ D[25] ^ D[24] ^ D[22] ^ D[17] ^ D[15] ^\n\t\t    D[13] ^ D[12] ^ D[10] ^ D[8] ^ D[6] ^ D[2] ^ D[1] ^ D[0] ^\n\t\t    C[0] ^ C[1] ^ C[4] ^ C[5];\n\tNewCRC[3] = D[30] ^ D[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^\n\t\t    D[14] ^ D[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1] ^\n\t\t    C[1] ^ C[2] ^ C[5] ^ C[6];\n\tNewCRC[4] = D[31] ^ D[30] ^ D[27] ^ D[26] ^ D[24] ^ D[19] ^ D[17] ^\n\t\t    D[15] ^ D[14] ^ D[12] ^ D[10] ^ D[8] ^ D[4] ^ D[3] ^ D[2] ^\n\t\t    C[0] ^ C[2] ^ C[3] ^ C[6] ^ C[7];\n\tNewCRC[5] = D[31] ^ D[28] ^ D[27] ^ D[25] ^ D[20] ^ D[18] ^ D[16] ^\n\t\t    D[15] ^ D[13] ^ D[11] ^ D[9] ^ D[5] ^ D[4] ^ D[3] ^ C[1] ^\n\t\t    C[3] ^ C[4] ^ C[7];\n\tNewCRC[6] = D[29] ^ D[28] ^ D[26] ^ D[21] ^ D[19] ^ D[17] ^ D[16] ^\n\t\t    D[14] ^ D[12] ^ D[10] ^ D[6] ^ D[5] ^ D[4] ^ C[2] ^ C[4] ^\n\t\t    C[5];\n\tNewCRC[7] = D[30] ^ D[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^\n\t\t    D[15] ^ D[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5] ^ C[3] ^ C[5] ^\n\t\t    C[6];\n\n\tcrc_res = 0;\n\tfor (i = 0; i < 8; i++)\n\t\tcrc_res |= (NewCRC[i] << i);\n\n\treturn crc_res;\n}\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}