# fifo_single_port_ram_with_all_control_logic
this is fifo with ram and all required control logic like fifo full, empty, ready etc. code is in vhdl. hope you find this is useful, can be useful in cdc design.
![alt fifo_logic](https://github.com/vlsicad/fifo_single_port_ram_with_all_control_logic/blob/main/fifo_logic1.png?raw=true)

