# ğŸ–¥ï¸ 8-Bit Microprocessor (Verilog)

A simple educational **8-bit microprocessor** built in **Verilog HDL**, featuring a modular architecture with dedicated ALU, Program Counter, Register File, and a top-level CPU core. This project demonstrates the fundamentals of datapath design, instruction sequencing, and basic verification through testbenches.

---

## ğŸ“‚ Project Structure
```
8-bit-microprocessor-master/
â”‚
â”œâ”€ ALU/                    # Arithmetic & Logic Unit
â”‚  â”œâ”€ design.v             # ALU implementation
â”‚  â””â”€ test.v               # ALU testbench
â”‚
â”œâ”€ Program_Counter/
â”‚  â””â”€ design.v             # 8-bit Program Counter module
â”‚
â”œâ”€ REGISTER_FILE/
â”‚  â””â”€ design.v             # 8-bit Register File module
â”‚
â”œâ”€ processor.v             # Top-level CPU integrates all modules
â”œâ”€ test.v                  # CPU-level testbench
â”œâ”€ pro / allfiles.txt      # Supporting/utility files
â””â”€ README.md               # Documentation
```

---

## âš™ï¸ Features
- **8-bit datapath** with accumulator and general-purpose register file
- **ALU** supporting arithmetic (add, sub) and basic logic (AND/OR/XOR) operations
- **Program Counter** with increment & reset logic for instruction sequencing
- **Top-level CPU** integrates ALU, Program Counter, and Register File
- **Testbenches** for module-level (ALU) and system-level verification
- **Hierarchical design** to demonstrate modular CPU construction
- Suitable for **simulation** in Icarus Verilog / ModelSim / Xcelium

---

## â–¶ï¸ Getting Started

### 1. Clone the Repository
```bash
git clone https://github.com/EMBEDDED-JUICE/8-bit-microprocessor-master.git
cd 8-bit-microprocessor-master
```

### 2. Simulate (Example with Icarus Verilog)
```bash
# Compile and run top-level CPU
iverilog -g2012 -o cpu_sim processor.v ALU/design.v REGISTER_FILE/design.v Program_Counter/design.v test.v
vvp cpu_sim
```

> Use `gtkwave dump.vcd` if your testbench generates waveform dumps.

---

## ğŸ§ª Testbenches
- **ALU/test.v** â€“ unit-level test for ALU functionality  
- **test.v** â€“ top-level CPU testbench to validate instruction execution and data flow  

---

## ğŸ“ Future Work
- Extend ALU with shift/rotate and compare instructions  
- Add branching/jump logic and a minimal instruction memory  
- Create a simple assembler and demo programs  

---

## ğŸ™Œ Acknowledgments
Inspired by educational CPU design labs and open-source HDL projects.
