From 10dfc901a9a451999593f0383926cfd668e3b76d Mon Sep 17 00:00:00 2001
From: Taku Imaizumi <taku.imaizumi.bx@bp.renesas.com>
Date: Fri, 18 Mar 2016 16:16:21 +0900
Subject: [PATCH 2/3] add bl2 DDR setting

---
 .../rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c      | 3379 ++++++++++++++
 .../rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h      |   37 +
 .../rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h       | 1383 ++++++
 .../rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c      | 4799 ++++++++++++++++++++
 .../rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h      |   37 +
 .../rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h       | 1537 +++++++
 plat/renesas/rcar/ddr/boot_init_dram.c             |  126 +
 plat/renesas/rcar/ddr/boot_init_dram.h             |   37 +
 plat/renesas/rcar/ddr/ddr.mk                       |   55 +
 9 files changed, 11390 insertions(+)
 create mode 100644 plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
 create mode 100644 plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h
 create mode 100644 plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h
 create mode 100644 plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
 create mode 100644 plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h
 create mode 100644 plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h
 create mode 100644 plat/renesas/rcar/ddr/boot_init_dram.c
 create mode 100644 plat/renesas/rcar/ddr/boot_init_dram.h
 create mode 100644 plat/renesas/rcar/ddr/ddr.mk

diff --git a/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c b/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
new file mode 100644
index 0000000..328cd43
--- /dev/null
+++ b/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
@@ -0,0 +1,3379 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include "boot_init_dram_h3_es10.h"
+
+#include <stdint.h>		//for uint32_t
+#include <string.h>		//for uint32_t
+#include <stdio.h>		//for uint32_t
+#include "init_dram_tbl_h3_es10.h"
+//#include "bit.h"
+//#include "reg_rcarh3.h"
+
+
+#define	RCAR_DDR_VERSION	"rev.0.10"
+
+
+///////////////////////////////////////////////////////////
+/* add start */
+#include <debug.h>
+#define	RST_BASE		(0xE6160000U)
+#define	RST_MODEMR		(RST_BASE + 0x0060U)
+#define	CPG_BASE		(0xE6150000U)
+#define	CPG_PLLECR		(CPG_BASE + 0x00D0U)
+#define	CPG_CPGWPR		(CPG_BASE + 0x900U)
+#define	CPG_PLL3CR		(CPG_BASE + 0x0DCU)
+#define	CPG_SRCR4		(CPG_BASE + 0x0BCU)
+#define	CPG_SRSTCLR4		(CPG_BASE + 0x950U)
+///////////////////////////////////////////////////////////
+
+
+#define	DDR_LVLEN				0x1e
+#define	DDR_FDIV				0x0
+#define	DDR_FDIVA				0x0
+#define	DDR_PLL3ONLY
+
+#define	DDR_DRIVE				0x1
+#define	DDR_LPDDR4_EN_OFF_FIRST	0x1
+#define	DDR_LP4_BOOT_DISABLE	0x1
+
+#define	DDR_PAD_BOOST			0x0
+#define	DDR_PAD_ADDR_CS_DRIVE	0x7f2c
+
+#define	DDR_PVTR_ADJ			0x8
+
+#define	DDR_RX_CAL_MAN			0x033f
+
+#define	DDR_MR3					0x31
+#define	DDR_MR11				0x32	// 120 ohm
+#define	DDR_MR22				0x06
+
+#define	DDR_TSEL_SELECT			0x00002C0C
+
+#define	DDR_VREF				0x0F1F
+
+#define	DDR_PAD_CAL_WA
+
+#define	DDR_UPDT_WA				0x1c48
+#define	DDR_FREQCHG
+
+#define	DDR_RDDQSDQ				0x0
+#define	DDR_CALVLSIDE			0x2
+#define	DDR_LOWDIV				0x4
+#define	DDR_LOWFIX				0x17
+
+#define	DDR_BPGRP				0x000
+#define	DDR_BPCAD				0x000
+
+#define	DDR_PHYVALID			0xf
+#define	DDR_PHYMRW				0xf
+
+#define	DDR_TVAL0				0
+#define	DDR_TVAL1				0
+#define	DDR_TVAL2				0
+#define	DDR_DBS_DFI_WA
+
+#define	DDR_CAD					0x200
+#define	DDR_GRP_A				0x200
+#define	DDR_GRP_B				0x200
+
+#define	DDR_PVTCODE_0			0x10
+#define	DDR_PVTCODE_1			0x20
+#define	DDR_PVTCODE_2			0x20
+
+#define DDR1600_CLK				0x2F		// 1600
+#define DDR2400_CLK				0x47		// 2400
+#define DDR2800_CLK				0x53		// 2800
+#define DDR3200_CLK				0x5f		// 3100
+
+// 9/24
+#define DDR_CACS_CAPTURE_CNT	0x02
+#define DDR_CACS_RESP_WAIT_CNT	0x00
+#define DDR_CACS_CCCP			0x2816
+#define DDR_CACS_START			0x280		// 0x320
+#define DDR_CACS_QTR			0x80		// 0x40
+#define DDR_CACS_STEP			0x03
+
+#define DBSC_DBSYSCONF1			0xE6790004
+#define DBSC_DBPHYCONF0			0xE6790010 //
+#define DBSC_DBKIND				0xE6790020 //
+
+#define DBSC_DBMEMCONF_0_0		0xE6790030
+#define DBSC_DBMEMCONF_0_1		0xE6790034
+#define DBSC_DBMEMCONF_1_0		0xE6790040
+#define DBSC_DBMEMCONF_1_1		0xE6790044
+#define DBSC_DBMEMCONF_2_0		0xE6790050
+#define DBSC_DBMEMCONF_2_1		0xE6790054
+#define DBSC_DBMEMCONF_3_0		0xE6790060
+#define DBSC_DBMEMCONF_3_1		0xE6790064
+
+#define DBSC_DBMEMCONF_0_2		0xE6790038
+#define DBSC_DBMEMCONF_0_3		0xE679003C
+#define DBSC_DBMEMCONF_1_2		0xE6790048
+#define DBSC_DBMEMCONF_1_3		0xE679004C
+#define DBSC_DBMEMCONF_2_2		0xE6790058
+#define DBSC_DBMEMCONF_2_3		0xE679005C
+#define DBSC_DBMEMCONF_3_2		0xE6790068
+#define DBSC_DBMEMCONF_3_3		0xE679006C
+
+#define DBSC_DBSTATE0			0xE6790108
+
+#define DBSC_DBACEN				0xE6790200
+#define DBSC_DBRFEN				0xE6790204
+#define DBSC_DBCMD				0xE6790208
+#define DBSC_DBWAIT				0xE6790210	//wait DBCMD 1=busy, 0=ready
+
+#define DBSC_DBTR0				0xE6790300
+#define DBSC_DBTR1				0xE6790304
+#define DBSC_DBTR3				0xE679030C
+#define DBSC_DBTR4				0xE6790310
+#define DBSC_DBTR5				0xE6790314
+#define DBSC_DBTR6				0xE6790318
+#define DBSC_DBTR7				0xE679031C
+#define DBSC_DBTR8				0xE6790320
+#define DBSC_DBTR9				0xE6790324
+#define DBSC_DBTR10				0xE6790328
+#define DBSC_DBTR11				0xE679032C
+#define DBSC_DBTR12				0xE6790330
+#define DBSC_DBTR13				0xE6790334
+#define DBSC_DBTR14				0xE6790338
+#define DBSC_DBTR15				0xE679033C
+#define DBSC_DBTR16				0xE6790340
+#define DBSC_DBTR17				0xE6790344
+#define DBSC_DBTR18				0xE6790348
+#define DBSC_DBTR19				0xE679034C
+#define DBSC_DBTR20				0xE6790350
+#define DBSC_DBTR21				0xE6790354
+#define DBSC_DBTR22				0xE6790358
+
+#define DBSC_DBBL				0xE6790400
+
+#define DBSC_DBRFCNF1			0xE6790414
+#define DBSC_DBRFCNF2			0xE6790418
+
+#define DBSC_DBRNK0				0xE6790430
+#define DBSC_DBRNK1				0xE6790434
+#define DBSC_DBRNK2				0xE6790438
+#define DBSC_DBRNK3				0xE679043C
+#define DBSC_DBRNK4				0xE6790440
+#define DBSC_DBRNK5				0xE6790444
+#define DBSC_DBRNK6				0xE6790448
+
+#define DBSC_DBADJ0				0xE6790500
+#define DBSC_DBADJ2				0xE6790508
+
+#define DBSC_DBDFIPMSTRCNF		0xE6790520
+
+#define DBSC_DBPDLK_0			0xE6790620
+#define DBSC_DBPDLK_1			0xE6790660
+#define DBSC_DBPDLK_2			0xE67906a0
+#define DBSC_DBPDLK_3			0xE67906e0
+
+#define DBSC_INITCOMP_0			0xE6790600
+#define DBSC_INITCOMP_1			0xE6790640
+#define DBSC_INITCOMP_2			0xE6790680
+#define DBSC_INITCOMP_3			0xE67906C0
+
+#define DBSC_DBDFICNT_0			0xE6790604
+#define DBSC_DBDFICNT_1			0xE6790644
+#define DBSC_DBDFICNT_2			0xE6790684
+#define DBSC_DBDFICNT_3			0xE67906C4
+
+#define DBSC_DBPDCNT0_0			0xE6790610
+#define DBSC_DBPDCNT0_1			0xE6790650
+#define DBSC_DBPDCNT0_2			0xE6790690
+#define DBSC_DBPDCNT0_3			0xE67906D0
+
+#define DBSC_DBPDCNT_0			0xE679061C
+#define DBSC_DBPDCNT_1			0xE679065C
+#define DBSC_DBPDCNT_2			0xE679069C
+#define DBSC_DBPDCNT_3			0xE67906DC
+
+#define DBSC_DBPDRGA_0			0xE6790624  //
+#define DBSC_DBPDRGD_0			0xE6790628  //
+#define DBSC_DBPDRGA_1			0xE6790664  //
+#define DBSC_DBPDRGD_1			0xE6790668  //
+#define DBSC_DBPDRGA_2			0xE67906A4  //
+#define DBSC_DBPDRGD_2			0xE67906A8  //
+#define DBSC_DBPDRGA_3			0xE67906E4  //
+#define DBSC_DBPDRGD_3			0xE67906E8  //
+
+#define DBSC_DBBUS0CNF0			0xE6790800
+#define DBSC_DBBUS0CNF1			0xE6790804
+
+#define DBSC_DBCAM0CNF0			0xE6790900
+#define DBSC_DBCAM0CNF1			0xE6790904
+#define DBSC_DBCAM0CNF2			0xE6790908
+#define DBSC_DBCAM0CNF3			0xE679090C
+#define DBSC_DBBCAMDIS			0xE67909FC
+#define DBSC_DBSCHCNT0			0xE6791000
+#define DBSC_DBSCHCNT1			0xE6791004
+#define DBSC_DBSCHSZ0			0xE6791010
+#define DBSC_DBSCHRW0			0xE6791020
+#define DBSC_DBSCHRW1			0xE6791024
+
+#define DBSC_DBSCHQOS_0_0		0xE6791030
+#define DBSC_DBSCHQOS_0_1		0xE6791034
+#define DBSC_DBSCHQOS_0_2		0xE6791038
+#define DBSC_DBSCHQOS_0_3		0xE679103C
+#define DBSC_DBSCHQOS_4_0		0xE6791070
+#define DBSC_DBSCHQOS_4_1		0xE6791074
+#define DBSC_DBSCHQOS_4_2		0xE6791078
+#define DBSC_DBSCHQOS_4_3		0xE679107C
+#define DBSC_DBSCHQOS_9_0		0xE67910C0
+#define DBSC_DBSCHQOS_9_1		0xE67910C4
+#define DBSC_DBSCHQOS_9_2		0xE67910C8
+#define DBSC_DBSCHQOS_9_3		0xE67910CC
+#define DBSC_DBSCHQOS_13_0		0xE6791100
+#define DBSC_DBSCHQOS_13_1		0xE6791104
+#define DBSC_DBSCHQOS_13_2		0xE6791108
+#define DBSC_DBSCHQOS_13_3		0xE679110C
+#define DBSC_DBSCHQOS_14_0		0xE6791110
+#define DBSC_DBSCHQOS_14_1		0xE6791114
+#define DBSC_DBSCHQOS_14_2		0xE6791118
+#define DBSC_DBSCHQOS_14_3		0xE679111C
+#define DBSC_DBSCHQOS_15_0		0xE6791120
+#define DBSC_DBSCHQOS_15_1		0xE6791124
+#define DBSC_DBSCHQOS_15_2		0xE6791128
+#define DBSC_DBSCHQOS_15_3		0xE679112C
+
+#define DBSC_DBSCTR0			0xE6791700
+#define DBSC_DBSCTR1			0xE6791708
+#define DBSC_DBSCHRW2			0xE679170C
+
+#define DBSC_SCFCTST0 0xE6791700	//Schedule timing setting register 0
+#define DBSC_SCFCTST1 0xE6791708	//Schedule timing setting register 1
+#define DBSC_SCFCTST2 0xE679170C	//Schedule timing setting register 2
+
+#define TSREG1					0xE60603E8	// Fuse Monitor Register 1
+
+#define DBSC_PLL_LOCK_0 		0xE6794054
+#define DBSC_PLL_LOCK_1 		0xE6794154
+#define DBSC_PLL_LOCK_2 		0xE6794254
+#define DBSC_PLL_LOCK_3 		0xE6794354
+
+#define DBSC_FREQ_CHG_ACK_0 	0xE6790618
+#define DBSC_FREQ_CHG_ACK_1 	0xE6790658
+#define DBSC_FREQ_CHG_ACK_2 	0xE6790698
+#define DBSC_FREQ_CHG_ACK_3 	0xE67906D8
+
+#define DBSC_DFI_FREQ_0 		0xE6790614
+#define DBSC_DFI_FREQ_1 		0xE6790654
+#define DBSC_DFI_FREQ_2 		0xE6790694
+#define DBSC_DFI_FREQ_3 		0xE67906D4
+
+
+
+////////////////////////////////////////////////////////////
+// 2800: RL=28,WL=14,nWR=30,nRTP=12
+#define DDR2800_PI_MR1				0xd4	//DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16		// 1 101 0100
+#define DDR2800_PI_MR2				0x2d	//DeviceFeature2(0,0SetA,101=WL14,101=RL28)					// 0 0 101 101
+#define DDR2800_PI_TFC				0x00c8	//	xxxx
+#define DDR2800_PI_TRTP				0x0B
+#define DDR2800_PI_TCCD				0x08
+#define DDR2800_PI_TWR				0x1A
+//#define DDR2800_PI_TWTR				0x25
+#define DDR2800_PI_TWTR				0x0E
+#define DDR2800_PI_TRCD				0x1A
+#define DDR2800_PI_TRP				0x1E
+#define DDR2800_PI_TRAS_MIN			0x3B
+#define DDR2800_PI_TRAS_MAX			0x0db60	//	xxxx
+#define DDR2800_PI_TMRW				0x08	//	xxxx
+#define DDR2800_PI_TMRD				0x0c	//	xxxx
+#define DDR2800_PI_TCCDMW			0x20
+#define DDR2800_PI_TDQSCK_MAX		0x03
+#define DDR2800_PI_RDLAT_ADJ		0x10	//???
+#define DDR2800_PI_CASLAT_LIN		0x50
+#define DDR2800_PI_WRLAT			0x0e
+#define DDR2800_PI_WRLAT_ADJ		0x0c
+
+
+///////////////////////////////////////////////////////////
+// 2400: RL=24,WL=12,nWR=24,nRTP=10
+#define DDR2400_PI_MR1				0xc4	//DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16		// 1 100 0100
+#define DDR2400_PI_MR2				0x24	//DeviceFeature2(0,0SetA,100=WL12,100=RL24)					// 0 0 100 100
+#define DDR2400_PI_TFC				0x00c8	//	xxxx
+#define DDR2400_PI_TRTP				0x09
+#define DDR2400_PI_TCCD				0x08
+#define DDR2400_PI_TWR				0x16
+#define DDR2400_PI_TWTR				0x0c
+#define DDR2400_PI_TRCD				0x16
+#define DDR2400_PI_TRP				0x1a
+#define DDR2400_PI_TRAS_MIN			0x33
+#define DDR2400_PI_TRAS_MAX			0x0db60	//	xxxx
+#define DDR2400_PI_TMRW				0x08	//	xxxx
+#define DDR2400_PI_TMRD				0x0c	//	xxxx
+#define DDR2400_PI_TCCDMW			0x20
+#define DDR2400_PI_TDQSCK_MAX		0x03
+#define DDR2400_PI_RDLAT_ADJ		0x0e
+#define DDR2400_PI_CASLAT_LIN		0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
+#define DDR2400_PI_WRLAT			0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
+#define DDR2400_PI_WRLAT_ADJ		0x0a
+/////////////////
+#define DDR1600_PI_MR1				0xa4	//MRW DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16//OK		// 1 010 0100
+#define DDR1600_PI_MR2				0x52	//MRW DeviceFeature2(0,1SetB,010=WL12,010=RL14(nRTP14))//						// 01 010 010
+#define DDR1600_PI_TFC				0x00c8
+#define DDR1600_PI_TRTP				0x08
+#define DDR1600_PI_TCCD				0x08
+#define DDR1600_PI_TWR				0x11
+#define DDR1600_PI_TWTR				0x0a
+#define DDR1600_PI_TRCD				0x0f
+#define DDR1600_PI_TRP				0x11
+#define DDR1600_PI_TRAS_MIN			0x22
+#define DDR1600_PI_TRAS_MAX			0x0db60
+#define DDR1600_PI_TMRW				0x08	//10
+#define DDR1600_PI_TMRD				0x0c
+#define DDR1600_PI_TCCDMW			0x20
+#define DDR1600_PI_TDQSCK_MAX		0x3
+#define DDR1600_PI_RDLAT_ADJ		0x08	//PI_RDLAT_ADJ_F2:RW:16:8:=0x07       //try 07+2 1600
+#define DDR1600_PI_CASLAT_LIN		0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
+#define DDR1600_PI_WRLAT			0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
+#define DDR1600_PI_WRLAT_ADJ		0x0a
+
+//////////////////////////////////////////////////////////////////
+
+void InitDram_h3_es10(void);
+
+static void pvt_dbsc_regset(uint32_t freq);
+static void pvt_manual_update(uint32_t flag);
+static void set_cacs_delay();
+static void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16]);
+static void rx_cal_manual1(uint32_t chmask);
+static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val);
+static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val);
+static void pvt_lvl_enable_set(uint32_t go);
+static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag);
+static uint32_t pvt_pi_training_go_all_o(uint32_t freq);
+
+inline void PLL3_FREQ(uint32_t freq,uint32_t freq_flag);
+static uint32_t pvt_pi_training_go_all(uint32_t freq);
+static uint32_t pvt_pi_training(uint32_t freq);
+static void WaitDBCMD(void);
+
+static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata);
+static void change_lpddr4_en(uintptr_t phychno, uint32_t mode);
+static void copy_csdelay(uint32_t	phychno, uint32_t s_byte);
+static void adjust_rddqsgatedelay(uintptr_t phychno);
+static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte);
+static uint32_t pvt_pi_training_go_all_soft(uint32_t freq);
+
+inline void dsb_sev(void);
+
+static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd);
+static uint32_t InitDDR_0917(uint32_t freq);
+//void freq2800_reg_set();
+//void freq2400_reg_set();
+static void freq1600_reg_set();
+
+
+uint8_t cal_code_up[4][4][16];//[11-15]are dummy
+uint8_t cal_code_dn[4][4][16];//[11-15]are dummy
+uint8_t fst1[4][4][16];//[11-15]are dummy
+uint8_t lst0[4][4][16];//[11-15]are dummy
+uint32_t val[4][4][16][4];
+
+void SoftDelay(uint32_t loop)
+{
+	volatile uint32_t i;
+	for(i=0;i<loop;i++);
+}
+
+///////////////////////////////////////////////////////////////////
+
+void InitDram_h3_es10(void)
+{
+	uint32_t md=0;
+	uint32_t freq=DDR3200_CLK;
+
+	md = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
+
+	if (md == 0x0) {
+		NOTICE("BL2: DDR3200(%s)\n", RCAR_DDR_VERSION);
+	} else if (md == 0x1) {
+		freq = DDR2800_CLK;	//MD19=0,MD17=1 : LPDDR4-3000, 4GByte(1GByte x4)
+		NOTICE("BL2: DDR2800(%s)\n", RCAR_DDR_VERSION);
+	} else if (md == 0x4) {
+		freq = DDR2400_CLK;	//MD19=1,MD17=0 : LPDDR4-2400, 4GByte(1GByte x4)
+		NOTICE("BL2: DDR2400(%s)\n", RCAR_DDR_VERSION);
+	} else {
+		freq = DDR1600_CLK;	//MD19=1,MD17=1 : LPDDR4-1600, 4GByte(1GByte x4)
+		NOTICE("BL2: DDR1600(%s)\n", RCAR_DDR_VERSION);
+	}
+	InitDDR_0917(freq);
+}
+
+
+static void pvt_dbsc_regset(uint32_t freq)
+{
+
+	*((volatile uint32_t*)DBSC_DBPDCNT0_0)	= 0x00;
+	*((volatile uint32_t*)DBSC_DBPDCNT0_1)	= 0x00;
+	*((volatile uint32_t*)DBSC_DBPDCNT0_2)	= 0x00;
+	*((volatile uint32_t*)DBSC_DBPDCNT0_3)	= 0x00;
+
+	//LPDDR4-1600(CL14NoDBI),4GByte(8GBit x 4)
+
+	*((volatile uint32_t*)DBSC_DBSTATE0)	= 0x00000010;
+	*((volatile uint32_t*)DBSC_DBKIND)		= 0x0000000a;	//ddcg=a(lpddr4)
+
+	*((volatile uint32_t*)DBSC_DBBL)		= 0x00000002;	//BL=16(lpddr4)
+
+//DRAM Size Registers
+//Please set for 4ranks
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_0)	= 0x0f030a02;	//memconf00(ch0/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_1)	= 0x0f030a02;	//memconf01(ch0/rank1) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_0)	= 0x0f030a02;	//memconf10(ch1/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1)	= 0x0f030a02;	//memconf11(ch1/rank1) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_0)	= 0x0f030a02;	//memconf20(ch2/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_1)	= 0x0f030a02;	//memconf21(ch2/rank1) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_0)	= 0x0f030a02;	//memconf30(ch3/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1)	= 0x0f030a02;	//memconf31(ch3/rank1) 4GB
+
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2)	= 0x0f030a02;	//memconf01(ch0/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3)	= 0x0f030a02;	//memconf01(ch0/rank3) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2)	= 0x0f030a02;	//memconf01(ch1/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3)	= 0x0f030a02;	//memconf01(ch1/rank3) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2)	= 0x0f030a02;	//memconf01(ch2/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3)	= 0x0f030a02;	//memconf01(ch2/rank3) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2)	= 0x0f030a02;	//memconf01(ch3/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3)	= 0x0f030a02;	//memconf01(ch3/rank3) 4GB
+
+	*((volatile uint32_t*)DBSC_DBPHYCONF0)	= 0x00000001;	//phyconf0
+
+	if(freq>0x53)
+	{
+		// DDR3200
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000020;	//dbtr0  cl=32
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001d;	//dbtr3  trcd=29
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0022001d;	//dbtr4  trpa=34 trp=29
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000060;	//dbtr5  trc=102
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000044;	//dbtr6  tras=68
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00100010;	//dbtr7  trrd_s=16 trrd=16
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000040;	//dbtr8  tfaw=64
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001d;	//dbtr10 twr=30
+//NG:	*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000021;	//dbtr11 trdwr=33
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000025;	//dbtr11 trdwr=37
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00270027;	//dbtr12 twrrd_s=39 twrrd=39
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00900120;	//dbtr13 trfcpb=96 trfc=208
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x001e000c;	//dbtr15 tckesr=30 tckel=12   currently tckesr is TBD.
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x10400c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2 
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x012c012c;	//dbtr20 txsdll=trfc+12=220 txs=220
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s= 8 tccd= 8
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ng			// for lowfreq
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000d000d;	//dbtr21 tccd_s=13 tccd=13	u-boot ng			// for lowfreq
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000e000e;	//dbtr21 tccd_s=14 tccd=14	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
+
+	} 
+	else if(freq>0x47)
+	{
+		// DDR2800
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000001c;	//dbtr0  cl=28
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001a;	//dbtr3  trcd=26
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001e001a;	//dbtr4  trpa=30 trp=26
+//		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000059;	//dbtr5  trc=89
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000055;	//dbtr5  trc=85
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x0000003b;	//dbtr6  tras=59
+//		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000e000e;	//dbtr7  trrd_s=14 trrd=14
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000f000f;	//dbtr7  trrd_s=15 trrd=15
+//		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000038;	//dbtr8  tfaw=56
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000039;	//dbtr8  tfaw=57
+//		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000b;	//dbtr9  trdpr=11
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
+//		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001b;	//dbtr10 twr=27
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001E;	//dbtr10 twr=30, nWR is 26, but its value is not defined in MR1.nWR
+//		*((volatile uint32_t*)DBSC_DBTR11)	= 0x0000001e;	//dbtr11 trdwr=30
+//NG:	*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000020;	//dbtr11 trdwr=32
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000022;	//dbtr11 trdwr=33
+//		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00250025;	//dbtr12 twrrd_s=37 twrrd=37
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00260026;	//dbtr12 twrrd_s=38 twrrd=38
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x007f00fd;	//dbtr13 trfcpb=127 trfc=253
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0016000b;	//dbtr15 tckesr=22 tckel=11 
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x101f0c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2 
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x0c0f0020;	//dbtr17 tmodrd=12  tmod=15 trdmr=32
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x01070107;	//dbtr20 txsdll=txs=tRFCab+7.5ns=263
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s= 8 tccd= 8
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11 But PHY may restrict tccd+1/+2, so set it big enough.
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ng			// for lowfreq
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000d000d;	//dbtr21 tccd_s=16 tccd=13	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000e000e;	//dbtr21 tccd_s=16 tccd=14	u-boot ok			// for lowfreq
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
+
+	} 
+	else if(freq>0x2f)
+	{
+		// DDR2400
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000018;	//dbtr0  cl=24
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=12
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x00000016;	//dbtr3  trcd=22
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001a0016;	//dbtr4  trpa=26 trp=22
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000049;	//dbtr5  trc=73
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000033;	//dbtr6  tras=51
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000d000d;	//dbtr7  trrd_s=13 trrd=13
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000031;	//dbtr8  tfaw=49
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000a;	//dbtr9  trdpr=10
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x00000016;	//dbtr10 twr=22
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x0000001c;	//dbtr11 trdwr=28   PHY may have restriction of this value.
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00220022;	//dbtr12 twrrd_s=34 twrrd=34   PHY may restriction of this value.
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x006d00d9;	//dbtr13 trfcpb=109 trfc=217
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000a000a;	//dbtr14 tckehdll=10 tckeh=10
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0013000c;	//dbtr15 tckesr=19 tckel=12 
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x08400a0c;	//dbtr16 latency?  CL=24 & PHY_RDDATA_EN_DLY_X = 0e (???), CWL=12 & TDFI_PHY_WRDATA=2 
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00e200e2;	//dbtr20 txsdll=txs=tRFCab+7.5ns=226
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11 But PHY may restrict tccd+1/+2, so set it big enough.
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ok			// for lowfreq
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x04b10025;	//dbtr22 tzqcal=1201 tzqlat=37
+
+	}
+	else
+	{
+		// DDR1600
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000000e;	//dbtr0  cl=14
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=c
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000000f;	//dbtr3  trcd=15
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0011000f;	//dbtr4  trpa=17 trp=15
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000030;	//dbtr5  trc=48
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000022;	//dbtr6  tras=34
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00080008;	//dbtr7  trrd_s=8 trrd=8
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000020;	//dbtr8  tfaw=32
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x00000006;	//dbtr9  trdpr=6
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000000f;	//dbtr10 twr=15
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000011;	//dbtr11 trdwr=22
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x001D001D;	//dbtr12 twrrd_s=20
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00480090;	//dbtr13 trfcpb=72  trfcab=144
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x00060006;	//dbtr14 tckehdll=6
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x000c0006;	//dbtr15 tckesr=12
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x06200a0C;	//dbtr16 latency?
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00b00096;	//dbtr20 txsdll=150
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11	u-boot ok But PHY may restrict tccd+1/+2, so set it big enough.
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ok			// for lowfreq
+//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x03200018;	//dbtr22 tzqcal=800 tzqlat=24
+	}
+
+	*((volatile uint32_t*)DBSC_DBRNK0)	= 0x00000000;	//dbrnk0 No odt for DQ exists in LPDDR4(N.Honda).
+	*((volatile uint32_t*)DBSC_DBRNK1)	= 0x00000000;	//dbrnk1 Don't need to set it cause we use all-rank refresh.
+	*((volatile uint32_t*)DBSC_DBRNK2)	= 0x00008888;	//dbrnk2 rkrr=8
+	*((volatile uint32_t*)DBSC_DBRNK3)	= 0x00008888;	//dbrnk3 rkrw=8
+	*((volatile uint32_t*)DBSC_DBRNK4)	= 0x00008888;	//dbrnk4 rkwr=8
+	*((volatile uint32_t*)DBSC_DBRNK5)	= 0x00008888;	//dbrnk5 rkww=8
+	*((volatile uint32_t*)DBSC_DBRNK6)	= 0x00000000;	//dbrnk6 Use ALL Rank
+	*((volatile uint32_t*)DBSC_DBADJ0)	= 0x00000000;	//dbadj0 No Optional setting
+	*((volatile uint32_t*)DBSC_DBADJ2)	= 0x00000000;	//dbadj2 No Optional setting
+
+//BUFCAM settings
+//	*((volatile uint32_t*)DBSC_DBCAM0CNF0)	= 0x00000000;	//dbcam0cnf0 inoen=0, actually it is not used.
+	*((volatile uint32_t*)DBSC_DBCAM0CNF1)	= 0x00044218;	//dbcam0cnf1 
+	*((volatile uint32_t*)DBSC_DBCAM0CNF2)	= 0x000000F4;	//dbcam0cnf2 
+//	*((volatile uint32_t*)DBSC_DBCAM0CNF3)	= 0x00000003;	//
+	*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000002;	//Subcam Disable
+	*((volatile uint32_t*)DBSC_DBSCHCNT0)	= 0x080F003F;	//dbschcnt0
+	*((volatile uint32_t*)DBSC_DBSCHCNT1)	= 0x00001010;	//dbschcnt1
+	*((volatile uint32_t*)DBSC_DBSCHSZ0)	= 0x00000001;	//dbschsz0
+	*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//dbschrw0
+	*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000037;	//dbschrw1
+
+//QoS Settings
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_0)	= 0x0000F000;	//dbschqos00
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_1)	= 0x0000E000;	//dbschqos01
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_2)	= 0x00007000;	//dbschqos02
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_3)	= 0x00000000;	//dbschqos03
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_0)	= 0x0000F000;	//dbschqos40
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_1)	= 0x0000EFFF;	//dbschqos41
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_2)	= 0x0000B000;	//dbschqos42
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_3)	= 0x00000000;	//dbschqos43
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_0)	= 0x0000F000;	//dbschqos90
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_1)	= 0x0000EFFF;	//dbschqos91
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_2)	= 0x0000D000;	//dbschqos92
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_3)	= 0x00000000;	//dbschqos93
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_0)	= 0x0000F000;	//dbschqos130
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_1)	= 0x0000EFFF;	//dbschqos131
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_2)	= 0x0000E800;	//dbschqos132
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_3)	= 0x00007000;	//dbschqos133
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_0)	= 0x0000F000;	//dbschqos140
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_1)	= 0x0000EFFF;	//dbschqos141
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_2)	= 0x0000E800;	//dbschqos142
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_3)	= 0x00007000;	//dbschqos143
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_0)	= 0x000007D0;	//dbschqos150
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_1)	= 0x000007CF;	//dbschqos151
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_2)	= 0x000005D0;	//dbschqos152
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_3)	= 0x000003D0;	//dbschqos153
+
+	*((volatile uint32_t*)DBSC_DBSYSCONF1)		= 0x00000002;	//dbsysconf1 freqratio=2.
+
+//Under Verification
+	*((volatile uint32_t*)DBSC_DBCAM0CNF1)	= 0x00044218;	//wbkwait(0004), wbkmdhi(4,2),wbkmdlo(1,8)             <- independent of dram freq
+	*((volatile uint32_t*)DBSC_DBCAM0CNF2)	= 0x00000284;	//rg_scexp[15:0] 0,0(fillunit),8(dirtymax),4(dirtymin) <- independent of dram freq
+
+	if(freq>0x53)
+	{
+		// DDR3200
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000048;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x18030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x090a080c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x111f1fff;	//rd-wr/wr-rd toggle count, independent of dram freq
+	}
+	else if(freq>0x47)
+	{
+		// DDR2800
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00018248;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+//		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x15030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180b1508;	//[31:24]=trc/2.5=18   ; [23:16]=trda->act/2.5=11; [15:8]=twra->act/2.5=21; [7:0]=trp/2.5=8
+//		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x080a070c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0a0b080C;	//[31:24]=trdwr/2.5=9 ; [23:16]=twrrd/2.5=16   ; [15:8]=trcd/2.5=8     ; [7:0]=asyncofs
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
+	}
+	else if(freq>0x2f)
+	{
+		// DDR2400
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0x22421111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00180034;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180B1708;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0808070C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x012F1123;	//rd-wr/wr-rd toggle count, independent of dram freq
+	}
+	else
+	{
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000024;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x0c020905;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0508040C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
+	}
+}
+
+
+static void pvt_manual_update(uint32_t flag)
+{
+	if(flag&0x1) {REG_DDRPHY_WRITE(0,0x702,REG_DDRPHY_READ(0,0x702) | (1<<16));};
+	if(flag&0x2) {REG_DDRPHY_WRITE(1,0x702,REG_DDRPHY_READ(1,0x702) | (1<<16));};
+	if(flag&0x4) {REG_DDRPHY_WRITE(2,0x702,REG_DDRPHY_READ(2,0x702) | (1<<16));};
+	if(flag&0x8) {REG_DDRPHY_WRITE(3,0x702,REG_DDRPHY_READ(3,0x702) | (1<<16));};
+
+	if(flag&0x10) {REG_DDRPHY_WRITE(0,0x732,REG_DDRPHY_READ(0,0x732) | (1<<16));};
+	if(flag&0x20) {REG_DDRPHY_WRITE(1,0x732,REG_DDRPHY_READ(1,0x732) | (1<<16));};
+	if(flag&0x40) {REG_DDRPHY_WRITE(2,0x732,REG_DDRPHY_READ(2,0x732) | (1<<16));};
+	if(flag&0x80) {REG_DDRPHY_WRITE(3,0x732,REG_DDRPHY_READ(3,0x732) | (1<<16));};
+}
+
+
+static void set_cacs_delay()
+{
+	uint32_t i,f,dataL;
+
+	//FREQ_SEL_INDEX=3 (not needed? because MULTICAST_EN=1) ==> NEED!! otherwise, copy will not copy
+	REG_DDRPHY_WRITE (1,0x00000700,0x0301);
+	REG_DDRPHY_WRITE (2,0x00000700,0x0301);
+	REG_DDRPHY_WRITE (3,0x00000700,0x0301);
+
+	for (i=0;i<4;i++)
+	{
+		for(f=0;f<2;f++)
+		{
+			REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffcfe) | (f<<8)) );
+
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0],dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0],dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0],dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0],dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
+
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0]+0x80,dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0]+0x80,dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0]+0x80,dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0]+0x80,dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
+
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[4][0],dataL=((DDR_CA_DELAY[4][1] & 0x000000ff) | (DDR_GRP_A<<8)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[5][0],dataL=((DDR_CA_DELAY[5][1] & 0x00000000) | (DDR_GRP_B<<16) | (DDR_GRP_A<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[6][0],dataL=((DDR_CA_DELAY[6][1] & 0x00000000) | (DDR_GRP_B<<0)) );
+		}
+		REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffffe) | 1) );
+	}
+
+	for (i=0;i<4;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x702,dataL=((REG_DDRPHY_READ(i,0x702) & 0xfeffffff) | (DDR_LP4_BOOT_DISABLE<<24) ) );
+//		0x00000601, 0x00000000, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
+//		0x00000681, 0x00000404, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+//		0x00000701, 0x00000000, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x601,dataL=((REG_DDRPHY_READ(i,0x601) & 0xf800ffff) | (DDR_BPCAD<<16)) );
+		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xf800ffff) | (DDR_BPCAD<<16)) );
+		REG_DDRPHY_WRITE(i,0x701,dataL=((REG_DDRPHY_READ(i,0x701) & 0xf800ffff) | (DDR_BPGRP<<16)) );
+
+//		0x00000680, 0x04040404, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+//		0x00000681, 0x00000404, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+		REG_DDRPHY_WRITE(i,0x680,dataL=((REG_DDRPHY_READ(i,0x680) & 0xe0e0e0e0) | 0x05050505) );
+		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xffffe0e0) | 0x00000505) );
+	}
+}
+
+
+
+static void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16])
+{
+	uint32_t i;
+	uint32_t code;
+	for(i=0;i<6;i++)
+	{
+		code=((      cal_code_up[ch][slice][i*2+1] &0x3f) <<22)
+		    |((      cal_code_dn[ch][slice][i*2+1] &0x3f) <<16)
+			|((      cal_code_up[ch][slice][i*2]   &0x3f) << 6)
+		    |((      cal_code_dn[ch][slice][i*2]   &0x3f) << 0);
+		REG_DDRPHY_WRITE(ch,0x434+i+slice*0x80,code);
+	}
+}
+
+static void rx_cal_manual1(uint32_t chmask)
+{ 
+
+	uint32_t ch,slice;
+	uint32_t index;
+	uint32_t trial;
+	
+	uint16_t cal_obs;
+	uint32_t rx_cal_val;
+	uint32_t NS_WA; //for backward compat
+	
+	uint32_t regadd, o_dataL,dataL;
+	
+/*
+Reports the calibration results. This parameter is only applicable if the phy_rx_cal_override_X parameter is set to fb1. 
+There is a phy_rx_cal_obs_X parameter for each of the slices of data sent on the DFI data bus.
+? Bit [10] = Calibration result from FDBK
+? Bit [9] = rx_cal_rd_dqs; Calibration result from DQS
+? Bit [8] = rx_cal_rd_dm; Calibration result from DM
+? Bits [7:0] = wrlvl_rd_dq;	
+*/
+	rx_cal_val = DDR_RX_CAL_MAN&0x3f;
+	if(DDR_RX_CAL_MAN&0x200)NS_WA=1;
+	else NS_WA=0;
+
+	for(ch=0;ch<4;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));	//IE_on
+			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)|0x100); //CAL_OVERRIDE on
+			for(index=0;index<16;index++)
+			{
+				cal_code_up[ch][slice][index]=rx_cal_val;
+				cal_code_dn[ch][slice][index]=rx_cal_val;
+				fst1[ch][slice][index]=0xff;
+				lst0[ch][slice][index]=0xff;
+				for(trial=0;trial<128;trial+=32)
+					val[ch][slice][index][trial/32]=0;
+			}
+			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
+		}
+	}
+
+	for(trial=0;trial<2*rx_cal_val;trial++)
+	{
+		for(ch=0;ch<4;ch++)
+		{
+			if(!(chmask & (1<<ch)))continue;
+			for(slice=0;slice<4;slice++)
+			{
+				for(index=0;index<11;index++)
+				{
+					if(trial>=rx_cal_val)
+					{
+						cal_code_up[ch][slice][index]=rx_cal_val;
+						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
+					}
+					else
+					{
+						cal_code_up[ch][slice][index]=trial;
+						cal_code_dn[ch][slice][index]=rx_cal_val;
+					}
+				}
+				_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
+			}
+		}
+		for(ch=0;ch<4;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+				cal_obs = (uint16_t)(REG_DDRPHY_READ(ch,0x439+0x80*slice)>>16);
+				for(index=0;index<11;index++)
+				{
+					if(cal_obs&(1<<index) )
+					{
+						val[ch][slice][index][trial/32]|=(1ULL<<trial%32);
+					}
+					else
+					{
+						val[ch][slice][index][trial/32]&=~(1ULL<<trial%32);
+					}
+
+					if(((ch==0 || ch==3)&&(slice==2||slice==3)) || !NS_WA)
+					{
+						if(cal_obs&(1<<index) )
+						{
+							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
+						}
+						else
+						{
+							lst0[ch][slice][index]=trial;
+						}
+					}
+					else
+					{
+						if(!(cal_obs&(1<<index) ))
+						{
+							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
+						}
+						else
+						{
+							lst0[ch][slice][index]=trial;
+						}
+					}
+				}
+			}
+		}
+	}
+
+	for(ch=0;ch<4;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			for(index=0;index<16;index++)
+			{
+				if(fst1[ch][slice][index]==0xff || lst0[ch][slice][index]==0xff)
+				{
+					cal_code_up[ch][slice][index]=rx_cal_val;
+					cal_code_dn[ch][slice][index]=rx_cal_val;
+				}
+				else
+				{
+					trial=(fst1[ch][slice][index]+lst0[ch][slice][index])>>1;
+					if(trial>=rx_cal_val)
+					{
+						cal_code_up[ch][slice][index]=rx_cal_val;
+						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
+					}
+					else
+					{
+						cal_code_up[ch][slice][index]=trial;
+						cal_code_dn[ch][slice][index]=rx_cal_val;
+					}
+				}
+			}
+			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
+		}
+	}
+
+	for(ch=0;ch<4;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice)&~(1<<16));	//IE_off
+			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)&~0x100); //CAL_OVERRIDE off
+		}
+	}
+	if(1)
+	{
+		for(ch=0;ch<4;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+				for(index=0;index<11;index++)
+				{
+					regadd=0x434+0x80*slice+index/2;
+					o_dataL=REG_DDRPHY_READ(ch,regadd);
+					if(index%2)dataL=(o_dataL>>16);
+					else dataL=o_dataL;
+					dataL&=0xffff;
+				}
+			}
+		}
+	}
+}
+
+
+static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val)
+{
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040d00|(0x00100000 * phychno)|mr13_val;	//MRW 13 chA rkA 0d:00 //FSPOP&FSPWP is fixed to 0, VRO off
+	WaitDBCMD();
+
+	if(freq>0x47)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401d4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16
+	}
+	else if (freq > 0x2f)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401c4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16
+	}
+	else
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401a4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16
+	}
+
+	WaitDBCMD();
+
+	if(freq>0x47)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e04022e|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,101=WL14,110=RL32)
+	}
+	else if (freq > 0x2f)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040224|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,100=WL12,100=RL24)
+	}
+	else
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040252|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,1SetB,010=WL12,010=RL14)
+	}
+
+	
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW 3 chA rkA 03:31
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040b00|(0x00100000 * phychno)|DDR_MR11;	//MRW 11
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040c11|(0x00100000 * phychno);	//MRW 12
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040e11|(0x00100000 * phychno);	//MRW 14
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e041600|(0x00100000 * phychno)|DDR_MR22;	//MRW 22 
+	WaitDBCMD();
+}
+
+static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val)
+{
+	int ch;
+	uint32_t dataL;
+	uint64_t valids;
+	uint64_t valids_shift;
+
+	valids=(1ULL<<width)-1;
+	valids_shift = valids<<pos;
+
+	for(ch=0;ch<4;ch++)
+	{
+		if(!((1<<ch)&ch_mask))continue;
+		dataL=REG_DDRPHY_READ(ch,regadd);
+		dataL=(dataL&~valids_shift) | ((val&valids)<<pos);
+		REG_DDRPHY_WRITE(ch,regadd,dataL);
+	}
+}
+
+
+static void pvt_lvl_enable_set(uint32_t go)
+{
+	uint32_t i;
+
+	for(i=0;i<4;i++)
+	{
+	//CALVL_EN
+		if((DDR_LVLEN&go)&0x00000001)
+		{
+			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) | (1ULL<<8));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) &~(1ULL<<8));
+		}
+
+	//WRLVL_EN
+		if((DDR_LVLEN&go)&0x00000002)
+		{
+			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) | (1ULL<<24));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) &~(1ULL<<24));
+		}
+
+	//RDLVL_GATE_EN
+		if((DDR_LVLEN&go)&0x00000004)
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<24));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<24));
+		}
+
+	//RDLVL_EN
+		if((DDR_LVLEN&go)&0x00000008)
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<16));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<16));
+		}
+
+	//WRDQLVL_EN
+		if((DDR_LVLEN&go)&0x00000010)
+		{
+			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) | (1ULL<<16));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) &~(1ULL<<16));
+		}
+
+	//CSLVL_EN
+		if((DDR_LVLEN&go)&0x00000020)
+		{
+			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) | (1));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) &~(1));
+		}
+	}
+}
+
+static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag)
+{
+	uint32_t dataL;
+	uint32_t j;
+
+	dsb_sev();
+	//DFI FREQ
+	*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = freq_flag;
+	dataL=*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno));
+	dsb_sev();
+
+#ifdef DDR_FREQCHG
+	j = *((volatile uint32_t*)CPG_PLL3CR);
+	dsb_sev();
+
+//	j = (j&0x00ffff7f) | ((((freq/(3-freq_flag))  << 24))&0xff000000)| ((fdiv << 7)&0x00000080);
+	j = (j&0x00ffff7f) | ((freq & 0xff) << 24)| ((freq_flag == 0) << 7);
+	*((volatile uint32_t*)CPG_PLL3CR) = j;
+	dsb_sev();
+	j = *((volatile uint32_t*)CPG_PLL3CR);
+
+	dsb_sev();
+	do {
+		dataL=*((volatile uint32_t*)CPG_PLLECR);
+	} while( (dataL&0x1f00)!=0x1f00 );
+#endif
+
+	//FREQ CHANGE ACK
+	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+	dataL=*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno));
+
+	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x00000000;
+	dsb_sev();
+}
+
+
+static uint32_t pvt_pi_training_go_all_o(uint32_t freq)
+{
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uint32_t pll_status[4];
+	uint32_t wait_count[4];
+	uintptr_t phychno;
+
+	if(DDR_TVAL1==0)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+			//dfi_init_start negate
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+			dsb_sev();
+		}
+	}
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		if( (DDR_PHYVALID&(1<<phychno))==0 )
+		{
+			continue;
+		}
+		////////////////////////////////////////////////////////////////////////////////////////////////// PI_START 
+		REG_DDRPHY_WRITE(phychno, 0x200, 0x20410B01);
+//		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x00000200;
+//		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+		if(DDR_TVAL1==1)
+		{
+			//dfi_init_start negate 
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+			dsb_sev();
+		}
+	}
+	//////////////////////
+
+	dsb_sev();
+
+	if(DDR_TVAL1==2)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+			//dfi_init_start negate 
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+			dsb_sev();
+		}
+	}
+
+	phytrainingok=0;
+	retry=0;
+
+	// 0 : wait first unlock
+	// 1 : pll is off
+	// 2 : pll is on
+
+	pll_status[0]=0;//wait unlock
+	pll_status[1]=0;//wait unlock
+	pll_status[2]=0;//wait unlock
+	pll_status[3]=0;//wait unlock
+
+	while(1)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+			if(DDR_PHYVALID&phytrainingok&(1<<phychno))
+			{
+				continue;
+			}
+
+			if(pll_status[phychno]==0)
+			{
+				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Wait for PLL is unlock
+				if((dataL & 0x0000001F) == 0x0)
+				{
+					pll_status[phychno]=1;
+					wait_count[phychno]=1000;
+
+					pvt_freq_change_ack(freq,phychno,0);
+					retry=0;
+				}
+			}
+			else if(pll_status[phychno]==1)
+			{
+				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Wait for PLL Lock
+				if((dataL & 0x0000001F) == 0x1F)
+				{
+					pll_status[phychno]=2;
+					wait_count[phychno]=1000;
+					retry=0;
+				}
+				else
+				{
+					wait_count[phychno]--;
+					if(wait_count[phychno]==0)
+					{
+						pvt_freq_change_ack(freq,phychno,2);
+						wait_count[phychno]=1000;
+					}
+				}
+			}
+			else
+			{
+				if(wait_count[phychno]>0)
+				{
+					wait_count[phychno]--;
+					dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+					if(dataL&0x1)
+					{
+						phytrainingok |= (0x1<<phychno);
+						retry=0;
+						// TRAING OK
+					}
+				}
+				else
+				{
+					dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Check PLL is unlock again
+					if((dataL & 0x0000001F) == 0x00)
+					{
+						pll_status[phychno]=1;
+						pvt_freq_change_ack(freq,phychno,0);
+						wait_count[phychno]=1000;
+						retry=0;
+					}
+					else
+					{
+						wait_count[phychno]=1000;
+					}
+				}
+			}
+		}
+
+		if( (DDR_PHYVALID& phytrainingok&0xf)==0xf )
+		{
+			break;
+		}
+		retry++;
+		if(retry==10000)
+		{
+			break;
+		}
+	}
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
+	}
+
+	return phytrainingok;
+}
+
+
+inline void PLL3_FREQ(uint32_t freq, uint32_t freq_flag)
+{
+	uint32_t dataL;
+
+#ifdef	DDR_FREQCHG
+
+	dsb_sev();
+
+	if(freq_flag==0)
+	{
+#ifdef	DDR_LOWFIX
+		dataL = DDR_LOWFIX;
+#else
+		dataL = (freq+1)/DDR_LOWDIV-1;
+#endif
+	}
+	else
+	{
+		dataL = (freq);
+	}
+
+	dataL = (dataL<<24);
+	*((volatile uint32_t*)CPG_CPGWPR) = ~dataL;
+	*((volatile uint32_t*)CPG_PLL3CR) =  dataL;
+
+	dsb_sev();
+	do {
+		dataL=*((volatile uint32_t*)CPG_PLLECR);
+	} while( (dataL&0x1f00)!=0x1f00 );
+
+#endif	// DDR_FREQCHG
+}
+
+#define TR_ERR 4000
+#define TR_MAX (TR_ERR*2)
+#define TE_ERR 10000
+#define TE_MAX (TE_ERR*2)
+
+uint32_t pvt_pi_training_go_all(uint32_t freq)
+{
+	uint32_t flag,i,j;
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uintptr_t phychno;
+	uint32_t FREQ_H;
+
+	FREQ_H=1;
+
+	PLL3_FREQ(freq,0);
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		//dfi_init_start negate
+		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+		dsb_sev();
+	}
+
+	if(DDR_TVAL0&0x100)
+	{
+//		//CHANGE IMPEDANCE CODE to CMOS MODE
+		change_lpddr4_en(0xf,0);
+	}
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		if(DDR_TVAL0&0x1)
+		{
+//		0x00000268, 0x09090605, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+//NOTE:TDFI_INIT_COMPLETE_MIN: wait cycle for init_complete: should be max value
+			REG_DDRPHY_WRITE(phychno, 0x268, (REG_DDRPHY_READ(phychno,0x268)&0xffffff00) | 0xff);
+		}
+
+		if(DDR_TVAL0&0x2)
+		{
+//		0x0000026D, 0x18020100, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+//		0x0000026E, 0x00010118, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+//NOTE:TCKEHDQS
+			REG_DDRPHY_WRITE(phychno, 0x26D, (REG_DDRPHY_READ(phychno,0x26D)&0xc0c0ffff) | (0x18<<24) | (0x18<<16));
+			REG_DDRPHY_WRITE(phychno, 0x26E, (REG_DDRPHY_READ(phychno,0x26E)&0xffffffc0) | (0x18<<0));
+		}
+
+		if(DDR_TVAL0&0x4)
+		{
+//		0x00000262, 0x00060100, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+//		0x00000263, 0x01000006, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+//		0x00000264, 0x018E018E, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
+//		0x00000265, 0x018E0100, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
+//		0x00000266, 0x0F0F018E, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
+//NOTE:TDFI_TVREF_LONG: wait cycle from CKE assert to MRW :
+//			REG_DDRPHY_WRITE(phychno, 0x263, REG_DDRPHY_READ(phychno,0x263)&0xfffffc00 | (0x3ff<<0));
+//			REG_DDRPHY_WRITE(phychno, 0x264, REG_DDRPHY_READ(phychno,0x264)&0xfc00ffff | (0x3ff<<16));
+//			REG_DDRPHY_WRITE(phychno, 0x266, REG_DDRPHY_READ(phychno,0x266)&0xfffffc00 | (0x3ff<<0));
+
+			REG_DDRPHY_WRITE(phychno, 0x262, (REG_DDRPHY_READ(phychno,0x262)&0xfc00ffff) | (0x18e<<0));
+			REG_DDRPHY_WRITE(phychno, 0x263, (REG_DDRPHY_READ(phychno,0x263)&0xfffffc00) | (0x18e<<0));
+			REG_DDRPHY_WRITE(phychno, 0x264, (REG_DDRPHY_READ(phychno,0x264)&0xfc00fc00) | (0x18e<<16) | (0x18e<<0));
+			REG_DDRPHY_WRITE(phychno, 0x266, (REG_DDRPHY_READ(phychno,0x266)&0xfffffc00) | (0x18e<<0));
+		}
+
+		if(DDR_TVAL0&0x8)
+		{
+//		0x0000025F, 0x00FF010A, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+//		0x00000260, 0x03018D03, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+//		0x00000261, 0x000A018D, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+//NOTE:TDFI_TCAENT: wait cycle to begin CA operation
+			REG_DDRPHY_WRITE(phychno, 0x25f, (REG_DDRPHY_READ(phychno,0x25f)&0xc000ffff) | (0x3fff<<16));
+			REG_DDRPHY_WRITE(phychno, 0x260, (REG_DDRPHY_READ(phychno,0x260)&0xffc000ff) | (0x3fff<<8));
+			REG_DDRPHY_WRITE(phychno, 0x261, (REG_DDRPHY_READ(phychno,0x261)&0xffffc000) | (0x3fff<<0));
+		}
+
+		if(DDR_TVAL0&0x10)
+		{
+//		0x00000267, 0x10010204, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
+//NOTE:TDFI_INIT_START_MIN: wait to assert init_start
+			REG_DDRPHY_WRITE(phychno, 0x267, (REG_DDRPHY_READ(phychno,0x267)&0x00ffffff) | (0xff<<24));
+		}
+		if(DDR_TVAL0&0x20)
+		{
+//		0x00000269, 0x20000202, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
+//NOTE:PI_TCKCKEH :
+			REG_DDRPHY_WRITE(phychno, 0x269, (REG_DDRPHY_READ(phychno,0x269)&0xfffffff0) | (0xf<<0));
+		}
+
+		if(DDR_TVAL0&0x40)
+		{
+//		0x0000026D, 0x18020100, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+			REG_DDRPHY_WRITE(phychno, 0x26d, (REG_DDRPHY_READ(phychno,0x26d)&0xfffffffe) | (0x1<<0));
+		}
+
+		if(DDR_TVAL0&0x100)
+		{
+			for(i=0;i<4;i++)
+			{
+				REG_DDRPHY_WRITE(phychno, 0x44e + 0x80*i, REG_DDRPHY_READ(phychno, 0x44e + 0x80*i)|1);
+			}
+		}
+//		0x00000414, 0x04080000, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
+//		0x00000415, 0x04080a04, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
+		for(i=0;i<4;i++)
+		{
+			j=((REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)>>24)+((DDR_TVAL0>>12)&0x0f))&0x0f;
+			REG_DDRPHY_WRITE(phychno, 0x414 + 0x80*i, (REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)&0xf0ffffff) | (j<<24));
+		}
+	}
+
+	if(DDR_TVAL0&0x80)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+//		0x00000700, 0x00000001, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
+			REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x0<<0));
+		}
+	}
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		int slice;
+
+		if(DDR_PHYVALID&(1<<phychno))
+		{
+		}
+		else
+		{
+			continue;
+		}
+
+		for(slice=0;slice<4;slice++)
+		{
+			for(i=0;i<4;i++)
+			{
+//		0x00000409, 0x000700C0, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
+				REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
+//		0x00000412, 0x00000000, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
+				REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
+//		0x00000413, 0x00000000, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
+				REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
+
+
+//		0x00000423, 0x00000000, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
+//		0x00000424, 0x00000000, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
+
+				dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
+//		0x00000425, 0x00000000, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
+				dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
+			}
+		}
+	}
+
+	phytrainingok=DDR_PHYVALID;
+	if(DDR_UPDT_WA&0x1000)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+			//////////////////////
+			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
+			dsb_sev();
+			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+			retry=0;
+			do {
+				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				retry++;
+			} while(dataL && retry<TR_MAX);
+			if(retry>=TR_ERR)
+			{
+				phytrainingok&=~(1<<phychno);
+			}
+		}
+	}
+	else
+	{
+
+		for(phychno=0;phychno<4;phychno++)
+		{
+			//////////////////////
+			if(!(DDR_PHYVALID&(1<<phychno)))continue;
+			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
+			dsb_sev();
+//BEGIN:timing critical:
+			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+		}
+		do {
+			dataL  = 0;
+			if(DDR_PHYVALID&(1<<0)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+			if(DDR_PHYVALID&(1<<1)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+			if(DDR_PHYVALID&(1<<2)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+			if(DDR_PHYVALID&(1<<3)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		} while(dataL);
+	}
+
+	if(DDR_LVLEN&0x21)
+	{
+
+		if(DDR_TVAL0&0x100)
+		{
+		//CHANGE IMPEDANCE CODE to LP4 MODE
+			change_lpddr4_en(0xf,0);
+		}
+
+		dsb_sev();
+		dsb_sev();
+
+		if(!(DDR_UPDT_WA&0x2000))
+		{
+			PLL3_FREQ(freq,FREQ_H);
+			
+			dsb_sev();
+			dsb_sev();
+		}
+
+		for(phychno=0;phychno<4;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+			//DFI FREQ
+			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
+	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 0;
+			dsb_sev();
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+			dsb_sev();
+	//		//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+			dsb_sev();
+			if(DDR_UPDT_WA&0x800)	 //SEQ mode
+			{
+				do {
+					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				} while(dataL!=0x1f);
+				do {
+					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				} while(dataL);
+			}
+		}
+
+
+		if(!(DDR_UPDT_WA&0x800))	//PARA mode
+		{
+			//lock check
+			do {
+				dataL=0x1f;
+				if(phytrainingok&(1<<0))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+				if(phytrainingok&(1<<1))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+				if(phytrainingok&(1<<2))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+				if(phytrainingok&(1<<3))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+			} while(dataL!=0x1f);
+
+			///////////////////////////////////////////////////////////////////////
+			//unlock check
+			do {
+				dataL  = 0;
+				if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+				if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+				if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+				if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+			} while(dataL);
+		}
+
+		if(DDR_TVAL0&0x200)
+		{
+		//CHANGE IMPEDANCE CODE to CMOS MODE
+			change_lpddr4_en(0xf,0);
+		}
+
+		dsb_sev();
+		dsb_sev();
+		dsb_sev();
+
+		PLL3_FREQ(freq,0);
+
+		dsb_sev();
+		dsb_sev();
+		dsb_sev();
+
+if(0){	//////// Retry check NG -----
+		for(phychno=0;phychno<4;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+
+			//DFI FREQ
+			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
+	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+			retry=0;
+			do {
+				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				retry++;
+			} while(dataL!=0x1f && retry<1000);
+			if(retry<1000) {
+				// pi_start_status |= (0x10<<phychno);
+			}
+			else {
+				phytrainingok&=~(1<<phychno);
+			}
+		}
+		//------------NG/////
+} else {
+		for(phychno=0;phychno<4;phychno++){
+			if(!(phytrainingok&(1<<phychno)))continue;
+
+			//DFI FREQ
+			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
+	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
+			dsb_sev();
+
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+			dsb_sev();
+
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+			dsb_sev();
+			
+			//NOTE: this detecting may be failed, because asserting period is very short (retry = 1 or 2)
+			// therefore, do not treat as error when timeout.
+			retry=0;
+			do {
+				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				retry++;
+			} while(dataL!=0x1f && retry<32);
+		}
+}
+
+//END:timing critical:
+		//unlock check
+		do {
+			dataL  = 0;
+			if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+			if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+			if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+			if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		} while(dataL);
+
+		if(DDR_TVAL0&0x200)
+		{
+		//CHANGE IMPEDANCE CODE to LP4 MODE
+			change_lpddr4_en(0xf,1);
+		}
+
+		dsb_sev();
+		dsb_sev();
+
+		if(DDR_TVAL0&0x80)
+		{
+			for(phychno=0;phychno<4;phychno++)
+			{
+//		0x00000700, 0x00000001, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
+				REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x1<<0));
+			}
+		}
+
+		if(DDR_UPDT_WA&0x8000)
+		{
+			if(phytrainingok&(1<<0))		copy_csdelay(0,0);
+			if(phytrainingok&(1<<1))		copy_csdelay(1,2);
+			if(phytrainingok&(1<<2))		copy_csdelay(2,0);
+			if(phytrainingok&(1<<3))		copy_csdelay(3,0);
+			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n1 -> 0
+			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
+			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
+			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
+			dsb_sev();
+			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
+			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
+			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
+			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
+
+			dsb_sev();
+			dsb_sev();
+		}
+
+	}	/////////////////////////////////////////lvlen&0x21
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,FREQ_H);
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+//	for(phychno=0;phychno<4;phychno++)
+//	{
+//		if(!(phytrainingok&(1<<phychno)))continue;
+///////////////////
+	for(i=0;i<4;i++){
+		if(DDR_TVAL1&0x10){
+			phychno=3-i;
+		} else {
+			phychno=i;
+		}
+		if(!(phytrainingok&(1<<phychno)))continue;
+
+		if(DDR_TVAL1&0x03){
+//		0x00000408, 0x00000133, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
+			uint32_t o_ch,o_slice,o_tmp;
+			o_ch=phychno^0x1;
+			if((DDR_TVAL1&0x03)==1)
+					o_tmp=0x43;
+			else	o_tmp=0x47;
+			for(o_slice=0;o_slice<4;o_slice++){
+				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice,(REG_DDRPHY_READ(o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
+			}
+		}
+////////////////////
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+		dsb_sev();
+
+		if(0)
+		{
+			int slice;
+
+			for(slice=0;slice<4;slice++)
+			{
+				for(i=0;i<4;i++)
+				{
+//		0x00000409, 0x000700C0, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
+					REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
+//		0x00000412, 0x00000000, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
+					REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
+//		0x00000413, 0x00000000, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
+					REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
+
+
+//		0x00000423, 0x00000000, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
+//		0x00000424, 0x00000000, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
+
+					dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
+//		0x00000425, 0x00000000, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
+					dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
+				}
+			}
+		}
+
+		if(DDR_UPDT_WA&0x400)	//SEQ MODE
+		{
+			retry=0;
+			while(retry<TE_MAX)
+			{
+				dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+				if(dataL&0x1)break;
+				retry++;
+			}
+			if(retry>=TE_ERR)
+			{
+				phytrainingok&=~(1<<phychno);
+			}
+		}
+
+		if(DDR_TVAL1&0x03)
+		{
+//		0x00000408, 0x00000133, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
+			uint32_t o_ch,o_slice,o_tmp;
+			o_ch=phychno^0x1;
+			o_tmp=0x0;
+
+			for(o_slice=0;o_slice<4;o_slice++){
+				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice, 
+					(REG_DDRPHY_READ (o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
+			}
+		}
+	}
+
+	retry=10000;
+	flag=0;
+	while(retry>0)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+			if(flag & (1<<phychno))continue;
+			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+			
+			if(dataL&0x1)
+			{
+				flag |= (0x1<<phychno);
+				// TRAING OK
+			}
+		}
+		if((flag&phytrainingok)==phytrainingok)break;
+		retry--;
+	}
+
+	phytrainingok&=flag;
+
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
+	}
+
+	return phytrainingok;
+}
+
+static uint32_t pvt_pi_training(uint32_t freq)
+{
+	uint32_t phytrainingok=0;
+
+	if(1)
+	{
+		pvt_lvl_enable_set(0x3f);
+
+		if(DDR_UPDT_WA&0x4000)
+		{
+			phytrainingok = pvt_pi_training_go_all_soft(freq);
+		}
+		else if(DDR_UPDT_WA&0x100)
+		{
+			phytrainingok = pvt_pi_training_go_all_o(freq);
+		}
+		else
+		{
+			phytrainingok = pvt_pi_training_go_all(freq);
+		}
+
+		//FREQ_SEL_INDEX=3 (not needed? because MULTICAST_EN=1) ==> NEED!! otherwise, copy will not copy
+		REG_DDRPHY_WRITE (0,0x00000700,0x0301);
+		REG_DDRPHY_WRITE (1,0x00000700,0x0301);
+		REG_DDRPHY_WRITE (2,0x00000700,0x0301);
+		REG_DDRPHY_WRITE (3,0x00000700,0x0301);
+
+		copy_dqdelay(1 ,1,2);		// ch1 2:0:1:3
+		copy_dqdelay(1 ,3,0);
+		copy_dqdelay(2 ,1,3);		// ch2 3:1:2:0
+		copy_dqdelay(2 ,2,0);
+		copy_dqdelay(3 ,1,3);		// ch3 3:1:2:0
+		copy_dqdelay(3 ,2,0);
+
+
+		if(DDR_LVLEN&0x20)
+		{
+			if(DDR_CALVLSIDE== 0x0)
+			{
+				copy_csdelay(0,0);
+				copy_csdelay(1,0);
+				copy_csdelay(2,0);
+				copy_csdelay(3,0);
+			}
+			else if(DDR_CALVLSIDE== 0x1)
+			{
+				copy_csdelay(0,2);
+				copy_csdelay(1,2);
+				copy_csdelay(2,2);
+				copy_csdelay(3,2);
+			}
+			else
+			{
+				copy_csdelay(0,0);
+				copy_csdelay(1,2);
+				copy_csdelay(2,0);
+				copy_csdelay(3,0);
+			}
+		}
+
+		if(DDR_LVLEN&0x4)
+		{
+			adjust_rddqsgatedelay(0);
+			adjust_rddqsgatedelay(1);
+			adjust_rddqsgatedelay(2);
+			adjust_rddqsgatedelay(3);
+		}
+	}
+
+	return phytrainingok;
+}
+
+static void WaitDBCMD(void)
+{
+	uint32_t dataL;
+
+	while(1)
+	{
+		dataL = *((volatile uint32_t*)DBSC_DBWAIT);	//wait DBCMD 1=busy, 0=ready
+		if((dataL & 0x00000001) == 0x0)	break;
+	}
+}
+
+
+static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata)
+{
+	uint32_t i;
+
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
+	dsb_sev();
+	(void)i;
+}
+
+static void change_lpddr4_en(uintptr_t phychno, uint32_t mode)
+{
+/*
+		0x0000071A, 0x027F6E00, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
+		0x0000071B, 0x047F027F, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
+		0x0000071C, 0x00027F6E, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
+		0x0000071D, 0x00047F6E, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
+		0x0000071E, 0x00030F68, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
+		0x0000071F, 0x00010F68, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
+		0x00000720, 0x00010F68, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
+		0x00000721, 0x00010F68, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
+		0x00000722, 0x00010F68, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
+		0x00000723, 0x00027F6E, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
+		0x00000724, 0x00010F68, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
+		0x00000725, 0x00027F6E, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
+		0x00000726, 0x00010F68, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
+		0x00000727, 0x00027F6E, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
+		0x00000728, 0x00010F68, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
+*/
+
+	uint32_t i,from,to;
+	uint32_t set,clr;
+	uint32_t dataL;
+	uint32_t addr;
+
+#ifdef	DDR_LPDDR4_EN_OFF_FIRST
+#else
+	return;
+#endif
+
+	if(phychno>=4)
+	{
+		from=0; to=3;
+	}
+	else
+	{
+		from=phychno; to=phychno;
+	}
+
+
+	for(i=from;i<=to;i++)
+	{
+#ifdef	DDR_LPDDR4_EN_OFF_FIRST
+		set = 1ULL <<14;
+		clr = ~set;
+		
+		if(!mode)
+		{
+			set = 0;
+		};
+		
+		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+#else
+		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
+		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=0x00047B22 );
+		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
+		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
+#endif
+	}
+
+}
+
+static void copy_csdelay(uint32_t	phychno, uint32_t s_byte)
+{
+	uint32_t	dataL[4];
+
+	dataL[0] = ((REG_DDRPHY_READ ( phychno, 0x00000712))& 0x000fff00) >> 8;
+	dataL[1] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x00000fff);
+	dataL[2] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x0fff0000) >> 16;
+	dataL[3] = ((REG_DDRPHY_READ ( phychno, 0x00000714))& 0x00000fff);
+
+	REG_DDRPHY_WRITE (phychno,0x00000712,( dataL[s_byte] << 8) |((REG_DDRPHY_READ ( phychno, 0x00000712)) & 0x0ff));
+	REG_DDRPHY_WRITE (phychno,0x00000713,((dataL[s_byte] << 16)| dataL[s_byte]));
+	REG_DDRPHY_WRITE (phychno,0x00000714,  dataL[s_byte]);
+
+}
+
+static void adjust_rddqsgatedelay(uintptr_t phychno)
+{
+	uint32_t	i;
+	uint32_t	s_dataL;
+	uint32_t	d_dataL;
+	uint32_t	teL;
+	uint32_t	leL;
+	uint32_t	meL;
+	uint32_t	fsL;
+	uint32_t	latL,dlyL;
+	uint32_t	maxlatL =0x0;
+	uint32_t	maxdlyL =0x0;
+
+#ifdef	DDR_DBS_DFI_WA
+	for(i=0;i<4;i++)
+	{
+		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
+		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
+		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16) & 0x3ff;
+		meL = (leL+teL)>>1;
+		dlyL = (meL-fsL)&0x1ff;
+		latL = ((meL-fsL)>>9) & 7;
+		if(maxlatL < (dlyL + latL* 0x200))
+		{
+			maxdlyL =dlyL;
+			maxlatL =dlyL + latL* 0x200;
+		}
+	}
+#endif
+
+	for(i=0;i<4;i++)
+	{
+		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
+		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
+		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16 ) & 0x3ff;
+		meL = (leL+teL)>>1;
+		if(meL<fsL)meL=fsL;///CLIP
+		dlyL = (meL-fsL)&0x1ff;
+		latL = ((meL-fsL)>>9) & 7;
+#ifdef	DDR_DBS_DFI_WA
+		if((maxdlyL > 0xff) & (dlyL < 0x100))
+		{
+			REG_DDRPHY_WRITE ( phychno, 0x0454 + 0x80*i, (REG_DDRPHY_READ ( phychno, 0x00000454 + 0x80*i) + 0x00010000));
+		}
+#endif
+		s_dataL = REG_DDRPHY_READ ( phychno, 0x0000044C + 0x80*i);
+		d_dataL = (s_dataL & 0xff000000) | (latL<<16) | dlyL;
+		REG_DDRPHY_WRITE ( phychno, 0x0000044C + 0x80*i,d_dataL);
+	}
+}
+
+
+static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte)
+{
+	uint32_t	i;
+	uint32_t	s_dataL;
+	uint32_t	d_dataL;
+
+	for (i=0x43A;i<=0x43E;i++)
+	{
+								// 43A-43E:PHY_CLK_WRDQx_SLAVE_DELAY_0
+								// 43F-442:PHY_RDDQx_SLAVE_DELAY_0
+								// 443-44B:PHY_RDDQS_DQx_FALL_SLAVE_DELAY_0
+		if(i==0x43E)
+		{			// 43E:PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10
+			s_dataL = (REG_DDRPHY_READ ( phychno, i+s_byte*0x80)) & 0x0000ffff; // DM code
+			d_dataL = (REG_DDRPHY_READ ( phychno, i+d_byte*0x80)) & 0xffff0000; // DQS code
+			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,(s_dataL|d_dataL));
+		}
+		else
+		{
+			s_dataL = REG_DDRPHY_READ ( phychno, i+s_byte*0x80);
+			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,s_dataL);
+		}
+	}
+
+}
+
+uint32_t pvt_pi_training_go_all_soft(uint32_t freq)
+{
+	uint32_t flag;
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uintptr_t phychno;
+
+	PLL3_FREQ(freq,0);
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		//dfi_init_start negate
+		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+		dsb_sev();
+	}
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		//////////////////////
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
+		dsb_sev();
+		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+		dsb_sev();
+
+		dsb_sev();
+		dsb_sev();
+	}
+	do {
+		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		dsb_sev();
+	} while(dataL);
+
+	dsb_sev();
+	dsb_sev();
+
+	if(!(DDR_UPDT_WA&0x2000))
+	{
+		PLL3_FREQ(freq,2);
+		dsb_sev();
+		dsb_sev();
+	}
+
+//	//CHANGE IMPEDANCE CODE to LP4 MODE
+//	change_lpddr4_en(0xf,1);
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
+//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 0;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		dsb_sev();
+//		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+		dsb_sev();
+
+		dsb_sev();
+		dsb_sev();
+	}
+
+
+	///////////////////////////////////////////////////////////////////////
+	//unlock check
+	do {
+		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		dsb_sev();
+	} while(dataL);
+
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,0);
+
+	dsb_sev();
+	dsb_sev();
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
+//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+
+		dsb_sev();
+		dsb_sev();
+	}
+
+//END:timing critical:
+	//unlock check
+	do {
+		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+	} while(dataL);
+
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,2);
+
+	dsb_sev();
+	dsb_sev();
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+
+		dsb_sev();
+		dsb_sev();
+	}
+
+	retry=100000;
+	flag=0;
+	while(retry>0)
+	{
+		for(phychno=0;phychno<4;phychno++)
+		{
+			if(flag & (1<<phychno))continue;
+			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+			if(dataL&0x1)
+			{
+				flag |= (0x1<<phychno);
+				// TRAING OK
+			}
+		}
+		if((flag&DDR_PHYVALID)==DDR_PHYVALID)break;
+		retry--;
+	}
+
+	phytrainingok=flag;
+
+	for(phychno=0;phychno<4;phychno++)
+	{
+		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
+	}
+
+	return phytrainingok;
+}
+
+inline void dsb_sev(void)
+{
+	__asm__ __volatile__ ("dsb sy");
+
+}
+
+static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd)
+{
+	uint32_t i;
+
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
+	dsb_sev();
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
+	dsb_sev();
+	return i ;
+}
+
+static uint32_t InitDDR_0917(uint32_t freq)
+{
+	uint32_t i=0;
+	uint32_t j=0;
+	uint32_t k=0;
+	uint32_t dataL=0;
+	uintptr_t phychno=0x0;
+	uint32_t phytrainingok=0x0;
+	uint32_t retry;
+	uint32_t ch,slice;
+
+
+//	if(mode==0 || mode==1|| mode==3)
+	{
+		//DDR RESET ASSERT
+		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x01;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x01;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x01;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x01;
+
+		dsb_sev();
+
+#ifdef	DDR_PLL3ONLY
+		dataL = *((volatile uint32_t*)DBSC_DBKIND);
+
+/*
+//		//reset pulse
+		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
+		dsb_sev();
+		do {
+			*((volatile uint32_t*)CPG_SRCR4) =  0x40000000;
+//			dsb_sev();
+			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
+			dsb_sev();
+			dataL = *((volatile uint32_t*)DBSC_DBKIND);
+		} while (dataL!=0);
+*/
+		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;	//Unlock DDRPHY register
+		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
+
+		REG_DDRPHY_WRITE(0,0x229,0x0);
+		REG_DDRPHY_WRITE(1,0x229,0x0);
+		REG_DDRPHY_WRITE(2,0x229,0x0);
+		REG_DDRPHY_WRITE(3,0x229,0x0);
+
+		dataL=	*((volatile uint32_t*)CPG_PLLECR);
+		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL & 0xFFFFFFF7);
+		*((volatile uint32_t*)CPG_PLLECR) =   dataL & 0xFFFFFFF7;
+
+		dsb_sev();
+
+		// PLL3
+#ifdef	DDR_FREQCHG
+		j = *((volatile uint32_t*)CPG_PLL3CR);
+
+#ifdef	DDR_LOWFIX
+		j = (j&0x00ffff7f) | ((DDR_LOWFIX & 0xff) << 24);
+#else	// DDR_LOWFIX
+		j = (j&0x00ffff7f) | ((freq & 0xff) << 24) | 0x080;
+#endif	// DDR_LOWFIX
+
+#else	// DDR_FREQCHG
+		j = *((volatile uint32_t*)CPG_PLL3CR);
+		j = (j&0x00ffff7f) | ((freq << 24)&0xff000000)| ((DDR_FDIV << 7)&0x00000080);
+#endif	// DDR_FREQCHG
+
+		*((volatile uint32_t*)CPG_CPGWPR) = ~j;
+		*((volatile uint32_t*)CPG_PLL3CR) =  j;		// CPG_PLL3CL
+
+		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL |0x8);
+		*((volatile uint32_t*)CPG_PLLECR) =   dataL |0x8;
+
+		do {
+			dataL=*((volatile uint32_t*)CPG_PLLECR);
+		} while( (dataL&0x800)==0 );
+
+		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
+		do {
+			*((volatile uint32_t*)CPG_SRCR4) = 0x40000000;
+			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
+			dataL = *((volatile uint32_t*)DBSC_DBKIND);
+		} while (dataL!=0);
+
+		REG_DDRPHY_WRITE(0,0x229,0x100);
+		REG_DDRPHY_WRITE(1,0x229,0x100);
+		REG_DDRPHY_WRITE(2,0x229,0x100);
+		REG_DDRPHY_WRITE(3,0x229,0x100);
+
+#endif	//	DDR_PLL3ONLY
+
+		pvt_dbsc_regset(freq);
+
+		//DDR RESET NEGATE
+		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x00;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x00;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x00;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x00;
+
+		//(DDRPHY Kick Initialize Sequence)
+		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;	//Unlock DDRPHY register(AGAIN)
+		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
+
+		//(PHY parameter and PI parameter Initialize)	Initialize Leveling parameter including WDQLVL
+
+		for( i=0; i<DDR_PHY_NUM; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+		}
+
+#ifdef	DDR_DRIVE
+		for( i=0; i<DDR_PHY_DRIVE_TERM_OVERWRITE_NUM; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+		}
+#endif
+//		0x00000404, 0x03006E0E, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+//		0x00000405, 0x02006E0E, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+#ifdef	DDR_TSEL_SELECT
+		{
+			uint32_t adr;
+
+			for(ch=0;ch<4;ch++)
+			{
+				for(slice=0;slice<4;slice++)
+				{
+					for(i=0;i<2;i++)
+					{
+						adr=0x404+i+0x80*slice;
+						dataL=REG_DDRPHY_READ(ch,adr);
+						dataL=(dataL&0xff000000) | DDR_TSEL_SELECT;
+						REG_DDRPHY_WRITE(ch,adr,dataL);
+					}
+				}
+			}
+		}
+#endif
+
+		for( i=0; i<DDR_PI_NUM; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+		}
+
+// Traning Reg setting
+		if(freq>0x53)
+		{
+			//							// def 3200
+		}
+		else if(freq>0x47)
+		{
+//			freq2800_reg_set();			// need more tuning
+		}
+		else if(freq>0x2f)
+		{
+//			freq2400_reg_set();			// need more tuning
+		}
+		else
+		{
+			freq1600_reg_set();
+		}
+
+		//Set PCB bit swap connection 
+		for( i=0; i<9+5; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_SIP_SWAP_CH0[i][0],DDR_SIP_SWAP_CH0[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_SIP_SWAP_CH1[i][0],DDR_SIP_SWAP_CH1[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_SIP_SWAP_CH2[i][0],DDR_SIP_SWAP_CH2[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_SIP_SWAP_CH3[i][0],DDR_SIP_SWAP_CH3[i][1]);
+		}
+
+		for (i=0;i<4;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x40B,REG_DDRPHY_READ(i,0x40B) & (0xfffcffff));
+			REG_DDRPHY_WRITE(i,0x48B,REG_DDRPHY_READ(i,0x48B) & (0xfffcffff));
+			REG_DDRPHY_WRITE(i,0x50B,REG_DDRPHY_READ(i,0x50B) & (0xfffcffff));
+			REG_DDRPHY_WRITE(i,0x58B,REG_DDRPHY_READ(i,0x58B) & (0xfffcffff));
+		}
+
+		if(DDR_CALVLSIDE== 0x0)
+		{
+			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
+			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000001));
+
+			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
+			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x60c,0x00543210);
+			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
+
+			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000001));
+			REG_DDRPHY_WRITE(2,0x60c,0x00DCBA98);
+			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
+
+			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000001));
+			REG_DDRPHY_WRITE(3,0x60c,0x00DCBA98);
+			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
+		}
+
+		if(DDR_CALVLSIDE== 0x1)
+		{
+			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
+			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000004));
+
+			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
+			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000004));
+			REG_DDRPHY_WRITE(1,0x60c,0x00DCBA98);
+			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
+
+			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000004));
+			REG_DDRPHY_WRITE(2,0x60c,0x00543210);
+			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
+
+			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000004));
+			REG_DDRPHY_WRITE(3,0x60c,0x00543210);
+			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
+		}
+#ifdef	DDR_VREF
+		for (i=0;i<4;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(DDR_VREF << 8) ));
+			REG_DDRPHY_WRITE(i,0x710,(DDR_VREF |(DDR_VREF << 16) ));
+			REG_DDRPHY_WRITE(i,0x711,(DDR_VREF |(DDR_VREF << 16) ));
+		}
+#endif
+
+
+#ifdef	DDR_PAD_BOOST
+		for (i=0;i<4;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) & 0xfbfffdff) ));	//phy_pad_dqs_drive ,phy_pad_data_drive
+		}
+#else
+		for (i=0;i<4;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) | 0x04000200) ));	//phy_pad_dqs_drive ,phy_pad_data_drive
+		}
+#endif
+
+#ifdef	DDR_PAD_ADDR_CS_DRIVE
+		for (i=0;i<4;i++){
+			REG_DDRPHY_WRITE(i,0x71C,DDR_PAD_ADDR_CS_DRIVE);	//pad_addr_drive
+			REG_DDRPHY_WRITE(i,0x727,DDR_PAD_ADDR_CS_DRIVE);	//pad_cs_drive
+		}
+#endif
+
+//#define CH0B
+#ifdef  CH0B
+		// CH0 CALVL for swap
+		// CH0 CALVL to CS[2] ( M2 dq_h -> soc M2 dq_h )
+		REG_DDRPHY_WRITE(0,0x0257,0x00181704);		// PI_CALVL_CS_MAP:RW:0:4:= 0x4
+		//0x0000060F, 0x01000000, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+		REG_DDRPHY_WRITE(0,0x060F,0x02DCBA98);
+#endif
+		// CH1 CALVL for swap
+		// CH1 CALVL can be done only for CS[2] ( M2 dq_h -> soc M2 dq_h )
+		REG_DDRPHY_WRITE(1,0x0257,0x00181704);		// PI_CALVL_CS_MAP:RW:0:4:= 0x4
+
+		*((volatile uint32_t*)DBSC_DBDFIPMSTRCNF) = 0x00000001;	//DFI_PHYMSTR_ACK = 1
+	}	// (mode==0 || mode==1|| mode==3)
+
+
+	///////////////////////////////////////////////////////////////////////////////////////////////////////////end_of_mode1
+	pvt_lvl_enable_set(0x3f);
+
+	set_cacs_delay();
+
+	REG_DDRPHY_WRITE(0,0x44c,0x0004000c);
+	REG_DDRPHY_WRITE(0,0x4cc,0x0004000c);
+	REG_DDRPHY_WRITE(0,0x54c,0x00040042);
+	REG_DDRPHY_WRITE(0,0x5cc,0x0004004e);
+	REG_DDRPHY_WRITE(1,0x44c,0x0004004e);
+	REG_DDRPHY_WRITE(1,0x4cc,0x0004005a);
+	REG_DDRPHY_WRITE(1,0x54c,0x00040078);
+	REG_DDRPHY_WRITE(1,0x5cc,0x00040042);
+	REG_DDRPHY_WRITE(2,0x44c,0x00040012);
+	REG_DDRPHY_WRITE(2,0x4cc,0x00040066);
+	REG_DDRPHY_WRITE(2,0x54c,0x000301f4);
+	REG_DDRPHY_WRITE(2,0x5cc,0x0004004e);
+	REG_DDRPHY_WRITE(3,0x44c,0x0004001e);
+	REG_DDRPHY_WRITE(3,0x4cc,0x00040042);
+	REG_DDRPHY_WRITE(3,0x54c,0x00040066);
+	REG_DDRPHY_WRITE(3,0x5cc,0x000400c6);
+
+// 9/24
+//cacs_capture_cnt//cacs_resp_wait_cnt
+//		0x00000257, 0x00181701, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+//		0x00000258, 0x00280006, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
+//		0x00000259, 0x00280016, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
+//		0x0000025A, 0x00000016, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+	for(ch=0;ch<4;ch++){
+//		0x00000610, 0x00020010, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
+//		0x0000060A, 0x00400320, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
+//		0x0000060B, 0x00000040, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
+//		0x00000624, 0x00000003, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
+
+		uint32_t cc=(DDR_CACS_CCCP>>16)&0xff;
+		uint32_t cp=(DDR_CACS_CCCP>>0)&0xff;
+
+		REG_DDRPHY_WRITE(ch,0x257,(REG_DDRPHY_READ(ch,0x257) & 0x0000ffff) | (cc<<16)); 
+		REG_DDRPHY_WRITE(ch,0x258,(REG_DDRPHY_READ(ch,0x258) & 0x00000000) | (cc<<16) | cp); 
+		REG_DDRPHY_WRITE(ch,0x259,(REG_DDRPHY_READ(ch,0x259) & 0x00000000) | (cc<<16) | cp); 
+		REG_DDRPHY_WRITE(ch,0x25a,(REG_DDRPHY_READ(ch,0x25a) & 0x00000000) | cp); 
+
+
+		for(slice=0;slice<2;slice++){
+			REG_DDRPHY_WRITE(ch,0x610+0x80*slice,(REG_DDRPHY_READ(ch,0x610+0x80*slice) & 0xf0f0ffff )
+				| ((DDR_CACS_RESP_WAIT_CNT&0x0f)<<24)
+				| ((DDR_CACS_CAPTURE_CNT&0x0f)<<16)
+			);
+			REG_DDRPHY_WRITE(ch,0x60a+0x80*slice,(REG_DDRPHY_READ(ch,0x60a+0x80*slice) & 0xfffff000 )
+				| DDR_CACS_START
+			);
+			REG_DDRPHY_WRITE(ch,0x60b+0x80*slice,(REG_DDRPHY_READ(ch,0x60b+0x80*slice) & 0xfffff000 )
+				| DDR_CACS_QTR
+			);
+			REG_DDRPHY_WRITE(ch,0x624+0x80*slice,(REG_DDRPHY_READ(ch,0x624+0x80*slice) & 0xfffffff0 )
+				| DDR_CACS_STEP
+			);
+		}
+
+//		0x00000704, 0x00020040, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
+//		0x00000705, 0x00020055, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
+		slice=0;
+		REG_DDRPHY_WRITE(ch,0x704+0x80*slice,(REG_DDRPHY_READ(ch,0x704+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
+		REG_DDRPHY_WRITE(ch,0x705+0x80*slice,(REG_DDRPHY_READ(ch,0x705+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
+	}
+//-------
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,0);
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+#ifdef	DDR_PAD_CAL_WA
+	for(i=0;i<4;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x72c,REG_DDRPHY_READ(i,0x72c)& ~(1<<24) ); //init_start_disable clear
+	}
+
+	// Rx Cal IE issue w/a
+	for(ch=0;ch<4;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			if(DDR_TVAL2&0x1)
+			{
+				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));
+			}
+//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+			if(DDR_TVAL2&0x2)
+			{
+				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x100);
+			}
+			else
+			{
+				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xfffffeff);
+			}
+		}
+	}
+	dsb_sev();
+#endif
+
+	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
+	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
+	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
+	dsb_sev();
+
+	dsb_sev();
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
+	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
+	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
+	dsb_sev();
+
+	dsb_sev();
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x000000;	//dll_rst_n0 -> 1
+	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x000000;
+	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x000000;
+	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x000000;
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n0 -> 1
+	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
+	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
+	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
+	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
+	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
+	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
+	dsb_sev();
+
+	SoftDelay(1*1000); 	//wait for 1ms
+
+	phytrainingok=0;
+	//Need Handshake sequence betweed DBSC and PHY
+	if(DDR_UPDT_WA&0x40)
+	{
+		for(ch=0;ch<4;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+				if(DDR_TVAL2&0x2)
+				{
+					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1|0x100);
+				}
+				else
+				{
+					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1);
+				}
+			}
+		}
+		dsb_sev();
+	}
+
+	j=(DDR_UPDT_WA>>24)&0xff;
+	k=0;
+	for(phychno=0;phychno<4;phychno++)
+	{
+		if(!(DDR_PHYVALID&(1<<phychno)))continue;
+		for(i=0;i<=j;i++)
+		{
+			if(i>0)
+			{ //after first init, init_start should be negated so as to wakeup pll
+				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+				dsb_sev();
+				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =0
+				dsb_sev();
+//			0x000004B3, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
+				for(retry=0;retry<4;retry++)
+				{
+					REG_DDRPHY_WRITE(phychno,0x433+retry*0x80,REG_DDRPHY_READ(phychno,0x433+retry*0x80)|0x1);
+				}
+			}
+
+			retry=0;
+			while(retry<2048)
+			{
+				dataL = *((volatile uint32_t*)(DBSC_INITCOMP_0+phychno*0x40));	//Wait for DBSC_INITCOMP_0[0] is 1
+				if((dataL & 0x00000001) == 0x1)	break;
+				retry++;
+			}
+			if(retry<2048)
+			{
+				phytrainingok|=(1<<phychno);
+			}
+			else
+			{
+				k|=(1<<phychno);
+			}
+		}
+	}
+
+	phytrainingok &=~k;
+	if((phytrainingok&DDR_PHYVALID)!=DDR_PHYVALID)
+	{
+		return phytrainingok;
+	}
+
+#ifdef	DDR_PAD_CAL_WA
+	{
+		uint32_t pvtn_h,pvtn_l;
+		uint32_t pvtp_h,pvtp_l;
+		uint32_t pvtr;
+		uint32_t o_dataL;
+
+		for(j=0;j<4;j++){
+			dataL=REG_DDRPHY_READ(j,0x731);
+			pvtn_h=(dataL >>18)& 0x03f;
+			pvtn_l=(dataL >>12)& 0x03f;
+			pvtp_h=(dataL >> 6)& 0x03f;
+			pvtp_l=(dataL >> 0)& 0x03f;
+			for( i=0; i<DDR_PHY_PVT_OVERWRITE_NUM; i++ )
+			{
+				o_dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
+				pvtr=(o_dataL >>12)& 0x01f;
+				dataL=(o_dataL & 0xffe00000) | (((pvtr+DDR_PVTR_ADJ)&0x1f)<<12) | (((pvtn_h+pvtn_l)>>1)<<6) | ((pvtp_h+pvtp_l)>>1);
+				REG_DDRPHY_WRITE(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0],dataL);
+
+				dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
+			}
+		}
+
+		for(ch=0;ch<4;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) & ~(1<<16));//PAD_PHY_IE_MODE OFF
+//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xffff0000);
+			}
+		}
+
+	}
+#endif
+
+	if(DDR_RX_CAL_MAN&0x100)
+	{
+		rx_cal_manual1(phytrainingok);
+	}
+
+	//Need Handshake sequence betweed DBSC and PHY
+
+	if(DDR_UPDT_WA&0x2)
+	{
+		pvt_manual_update(0x0f);
+	}
+	if(DDR_UPDT_WA&0x4)
+	{
+		pvt_manual_update(0xf0);
+	}
+
+	//CHANGE IMPEDANCE CODE to CMOS MODE
+	change_lpddr4_en(0xf,0);
+
+	for(phychno=0;phychno<4;phychno+=1)
+	{
+		if((DDR_PHYVALID&0x0f)==0x0f)
+		{
+			phychno=0x0f;
+		}
+		else
+		{
+			if( (DDR_PHYVALID&(1<<phychno))==0 )
+			{
+				continue;
+			}
+		}
+
+		//(SDRAM Initalize)
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
+		WaitDBCMD();
+
+		dsb_sev();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
+		WaitDBCMD();
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040200|(0x00100000 * phychno);	//MRW chA rkA 02:00
+		WaitDBCMD();
+
+//		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040331|(0x00100000 * phychno);	//MRW chA rkA 03:31
+//		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040311|(0x00100000 * phychno);	//MRW chA rkA 03:31
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW chA rkA 03:31
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040100|(0x00100000 * phychno);	//MRW chA rkA 01:00
+		WaitDBCMD();
+
+		if((DDR_PHYMRW & (1<<phychno)) || (phychno==0x0f))
+		{/////////////////////////////////////////////////////////// phymrw
+			mode_register_set(freq, phychno, 0x40);
+			mode_register_set(freq, phychno, 0x00);
+		} /////////////////////////////////////////////////////////// phymrw
+
+		dsb_sev();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d04004F|(0x00100000 * phychno);	//MPC chA rkA 4FH (ZQCAL start)
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d040051|(0x00100000 * phychno);	//MPC chA rkA 51H (ZQCAL latch)
+		WaitDBCMD();
+	}
+	{
+		for(ch=0;ch<4;ch++)
+		{
+			j=0x276; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x278; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x279; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x27b; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x27d; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x27e; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
+			;REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x280; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x281; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x283; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x285; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x286; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x288; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+		}
+
+		_set_reg(0x0f,0x277, 0,8,DDR_MR11);
+		_set_reg(0x0f,0x278,16,8,DDR_MR11);
+		_set_reg(0x0f,0x27a, 0,8,DDR_MR11);
+		_set_reg(0x0f,0x27b,24,8,DDR_MR11);
+		_set_reg(0x0f,0x27d, 8,8,DDR_MR11);
+		_set_reg(0x0f,0x27e,24,8,DDR_MR11);
+		_set_reg(0x0f,0x280,16,8,DDR_MR11);
+		_set_reg(0x0f,0x282, 0,8,DDR_MR11);
+		_set_reg(0x0f,0x283,16,8,DDR_MR11);
+		_set_reg(0x0f,0x285, 8,8,DDR_MR11);
+		_set_reg(0x0f,0x286,24,8,DDR_MR11);
+		_set_reg(0x0f,0x288, 8,8,DDR_MR11);
+	}
+
+	//CHANGE IMPEDANCE CODE to LPDDR4 MODE
+	change_lpddr4_en(0xf,1);
+
+	phytrainingok&=pvt_pi_training(freq);
+	if(DDR_UPDT_WA&0x2)
+	{
+		pvt_manual_update(0x0f);
+	}
+	if(DDR_UPDT_WA&0x4)
+	{
+		pvt_manual_update(0xf0);
+	}
+
+	for(phychno=0;phychno<4;phychno+=1)
+	{
+		if((DDR_PHYVALID&phytrainingok& 0x0f)==0x0f)
+		{
+			phychno=0x0f;
+		}
+		else
+		{
+			if( (DDR_PHYVALID&phytrainingok&(1<<phychno))==0 )
+			{
+				continue;
+			}
+		}
+		mode_register_set(freq, phychno, 0x40);
+		mode_register_set(freq, phychno, 0x00);
+	}
+
+	if(DDR_UPDT_WA&0x38)
+	{
+		for(i=0;i<1000;i++)
+		{
+			//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x20)
+	{
+		REG_DDRPHY_WRITE(0,0x229,0x000);
+		REG_DDRPHY_WRITE(1,0x229,0x000);
+		REG_DDRPHY_WRITE(2,0x229,0x000);
+		REG_DDRPHY_WRITE(3,0x229,0x000);
+
+		REG_DDRPHY_WRITE(0,0x229,0x100);
+		REG_DDRPHY_WRITE(1,0x229,0x100);
+		REG_DDRPHY_WRITE(2,0x229,0x100);
+		REG_DDRPHY_WRITE(3,0x229,0x100);
+	}
+
+	if(DDR_UPDT_WA&0x08)
+	{
+		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n0 -> 1
+		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
+		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
+		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
+		dsb_sev();
+
+		for(i=0;i<1000;i++)
+		{
+			//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x10)
+	{
+		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1 
+		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1 
+		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
+		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
+		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
+		dsb_sev();
+	}
+
+	if(DDR_UPDT_WA&0x08)
+	{
+		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
+		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
+		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
+		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
+		dsb_sev();
+
+		for(i=0;i<1000;i++){//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x18)
+	{
+		for(i=0;i<1000;i++)
+		{
+			//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x10)
+	{
+		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1 
+		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
+		dsb_sev();
+
+		//Need Handshake sequence betweed DBSC and PHY
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_0);	//Wait for DBSC_INITCOMP_0[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_1);	//Wait for DBSC_INITCOMP_1[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_2);	//Wait for DBSC_INITCOMP_2[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_3);	//Wait for DBSC_INITCOMP_3[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+	}
+
+	*((volatile uint32_t*)DBSC_DBBUS0CNF1) = 0x70000100;	//dbbus0cnf1
+	*((volatile uint32_t*)DBSC_DBBUS0CNF0) = 0x18010001;	//dbbus0cnf
+
+//Auto Refresh setting
+//	*((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;	//dbrfcnf1 refpmax=8 refint=6240
+	if(freq>0x53) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;	//dbrfcnf1 refpmax=8 refint=6240
+	else if(freq>0x47) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081554;	//dbrfcnf1 refpmax=8 refint=5460
+	else if(freq>0x2f) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081248;	//dbrfcnf1 refpmax=8 refint=4680
+	else *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080C30;	//dbrfcnf1 refpmax=8 refint=3120
+
+	*((volatile uint32_t*)DBSC_DBRFCNF2) = 0x00010000;	//dbrfcnf2 refpmin=1 refints=0
+
+	*((volatile uint32_t*)DBSC_DBRFEN) = 0x00000001;	//dbrfen
+
+//DRAM ACCESS enable
+	*((volatile uint32_t*)DBSC_DBACEN) = 0x00000001;	//dbacen
+
+	return phytrainingok;
+}
+
+#if 0
+void freq2800_reg_set()
+{
+	uint32_t i;
+
+	for(i=0;i<4;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x22B, (DDR2800_PI_CASLAT_LIN<<24)|(DDR2800_PI_WRLAT<<16)|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
+		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
+
+		REG_DDRPHY_WRITE(i,0x252, (DDR2800_PI_RDLAT_ADJ<<16)|(DDR2800_PI_RDLAT_ADJ<<8)|(DDR2800_PI_RDLAT_ADJ<<0));
+		REG_DDRPHY_WRITE(i,0x253, (DDR2800_PI_WRLAT_ADJ<<16)|(DDR2800_PI_WRLAT_ADJ<<8)|(DDR2800_PI_WRLAT_ADJ<<0));
+
+		REG_DDRPHY_WRITE(i,0x28A, (DDR2800_PI_TFC<<16)|(DDR2800_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28B, (DDR2800_PI_TRTP<<24)|(DDR2800_PI_TCCD<<16)|(DDR2800_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28C, (DDR2800_PI_TWR<<24) |(DDR2800_PI_TWTR<<16)|(DDR2800_PI_TRCD<<8)|(DDR2800_PI_TRP<<0));
+		REG_DDRPHY_WRITE(i,0x28D, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28E, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28F, (DDR2800_PI_TWTR<<24) | (DDR2800_PI_TRCD<<16)|(DDR2800_PI_TRP<<8)   |(DDR2800_PI_TRTP<<0));
+		REG_DDRPHY_WRITE(i,0x290, (DDR2800_PI_TRAS_MAX<<8) | (DDR2800_PI_TWR<<0));
+		REG_DDRPHY_WRITE(i,0x291, (DDR2800_PI_TMRD<<24) | (DDR2800_PI_TCCDMW<<16) | (DDR2800_PI_TDQSCK_MAX<<8)|(DDR2800_PI_TRAS_MIN<<0));
+		REG_DDRPHY_WRITE(i,0x292, (DDR2800_PI_TRCD<<24) | (DDR2800_PI_TRP<<16) | (DDR2800_PI_TRTP<<8)|(DDR2800_PI_TMRW<<0));
+		REG_DDRPHY_WRITE(i,0x293, (DDR2800_PI_TWR<<8)|(DDR2800_PI_TWTR<<0));
+		REG_DDRPHY_WRITE(i,0x294, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x295, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
+
+		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|0x00);
+		REG_DDRPHY_WRITE(i,0x277, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27C, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27F, (DDR2800_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x282, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x284, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x287, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
+
+		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+
+		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	}
+}
+
+
+void freq2400_reg_set()
+{
+	uint32_t i;
+
+	for(i=0;i<4;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x22B, (DDR2400_PI_CASLAT_LIN<<24)|(DDR2400_PI_WRLAT<<16)|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
+		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
+
+		REG_DDRPHY_WRITE(i,0x252, (DDR2400_PI_RDLAT_ADJ<<16)|(DDR2400_PI_RDLAT_ADJ<<8)|(DDR2400_PI_RDLAT_ADJ<<0));
+		REG_DDRPHY_WRITE(i,0x253, (DDR2400_PI_WRLAT_ADJ<<16)|(DDR2400_PI_WRLAT_ADJ<<8)|(DDR2400_PI_WRLAT_ADJ<<0));
+
+		REG_DDRPHY_WRITE(i,0x28A, (DDR2400_PI_TFC<<16)|(DDR2400_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28B, (DDR2400_PI_TRTP<<24)|(DDR2400_PI_TCCD<<16)|(DDR2400_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28C, (DDR2400_PI_TWR<<24) |(DDR2400_PI_TWTR<<16)|(DDR2400_PI_TRCD<<8)|(DDR2400_PI_TRP<<0));
+		REG_DDRPHY_WRITE(i,0x28D, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28E, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28F, (DDR2400_PI_TWTR<<24) | (DDR2400_PI_TRCD<<16)|(DDR2400_PI_TRP<<8)   |(DDR2400_PI_TRTP<<0));
+		REG_DDRPHY_WRITE(i,0x290, (DDR2400_PI_TRAS_MAX<<8) | (DDR2400_PI_TWR<<0));
+		REG_DDRPHY_WRITE(i,0x291, (DDR2400_PI_TMRD<<24) | (DDR2400_PI_TCCDMW<<16) | (DDR2400_PI_TDQSCK_MAX<<8)|(DDR2400_PI_TRAS_MIN<<0));
+		REG_DDRPHY_WRITE(i,0x292, (DDR2400_PI_TRCD<<24) | (DDR2400_PI_TRP<<16) | (DDR2400_PI_TRTP<<8)|(DDR2400_PI_TMRW<<0));
+		REG_DDRPHY_WRITE(i,0x293, (DDR2400_PI_TWR<<8)|(DDR2400_PI_TWTR<<0));
+		REG_DDRPHY_WRITE(i,0x294, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x295, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
+
+		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|0x00);
+		REG_DDRPHY_WRITE(i,0x277, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27C, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27F, (DDR2400_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x282, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x284, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x287, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
+
+		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+
+		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	}
+}
+#endif
+
+static void freq1600_reg_set()
+{
+	uint32_t i;
+
+	for(i=0;i<4;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x22B, (DDR1600_PI_CASLAT_LIN<<24)|(DDR1600_PI_WRLAT<<16)|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
+		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
+
+		REG_DDRPHY_WRITE(i,0x252, (DDR1600_PI_RDLAT_ADJ<<16)|(DDR1600_PI_RDLAT_ADJ<<8)|(DDR1600_PI_RDLAT_ADJ<<0));
+		REG_DDRPHY_WRITE(i,0x253, (DDR1600_PI_WRLAT_ADJ<<16)|(DDR1600_PI_WRLAT_ADJ<<8)|(DDR1600_PI_WRLAT_ADJ<<0));
+
+		REG_DDRPHY_WRITE(i,0x28A, (DDR1600_PI_TFC<<16)|(DDR1600_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28B, (DDR1600_PI_TRTP<<24)|(DDR1600_PI_TCCD<<16)|(DDR1600_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28C, (DDR1600_PI_TWR<<24) |(DDR1600_PI_TWTR<<16)|(DDR1600_PI_TRCD<<8)|(DDR1600_PI_TRP<<0));
+		REG_DDRPHY_WRITE(i,0x28D, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28E, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28F, (DDR1600_PI_TWTR<<24) | (DDR1600_PI_TRCD<<16)|(DDR1600_PI_TRP<<8)   |(DDR1600_PI_TRTP<<0));
+		REG_DDRPHY_WRITE(i,0x290, (DDR1600_PI_TRAS_MAX<<8) | (DDR1600_PI_TWR<<0));
+		REG_DDRPHY_WRITE(i,0x291, (DDR1600_PI_TMRD<<24) | (DDR1600_PI_TCCDMW<<16) | (DDR1600_PI_TDQSCK_MAX<<8)|(DDR1600_PI_TRAS_MIN<<0));
+		REG_DDRPHY_WRITE(i,0x292, (DDR1600_PI_TRCD<<24) | (DDR1600_PI_TRP<<16) | (DDR1600_PI_TRTP<<8)|(DDR1600_PI_TMRW<<0));
+		REG_DDRPHY_WRITE(i,0x293, (DDR1600_PI_TWR<<8)|(DDR1600_PI_TWTR<<0));
+		REG_DDRPHY_WRITE(i,0x294, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x295, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
+
+		REG_DDRPHY_WRITE(i,0x276, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|0x00);
+		REG_DDRPHY_WRITE(i,0x277, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x279, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27C, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27F, (DDR1600_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x281, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x282, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x284, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x287, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
+
+		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+
+		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	}
+}
+
diff --git a/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h b/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h
new file mode 100644
index 0000000..d03b513
--- /dev/null
+++ b/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h
@@ -0,0 +1,37 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef	__BOOT_INIT_DRAM_H3_ES10_
+#define	__BOOT_INIT_DRAM_H3_ES10_
+
+extern void InitDram_h3_es10(void);
+
+#endif /* __BOOT_INIT_DRAM_H3_ES10_ */
diff --git a/plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h b/plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h
new file mode 100644
index 0000000..b6edfb5
--- /dev/null
+++ b/plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h
@@ -0,0 +1,1383 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef	__INIT_DRAM_TBL_H3_ES10_
+#define	__INIT_DRAM_TBL_H3_ES10_
+
+#define PI_WRLAT 0x0e //F2=0x0e,F1=0x0e,F0=4
+#define PI_WRLAT_ADJ 0x0c
+
+#define PI_TFC  0x018D
+#define PI_TRTP 0x0c
+#define PI_TCCD 0x08   //common for all F
+#define PI_TWR  0x1f
+#define PI_TWTR 0x12
+#define PI_TRCD 0x1d
+#define PI_TRP  0x22
+#define PI_TRAS_MIN 0x43
+#define PI_TRAS_MAX 0x01b267
+#define PI_TMRW 0x0a
+#define PI_TMRD 0x17
+#define PI_TCCDMW 0x20
+#define PI_TDQSCK_MAX 0x6
+//////////////////////////////////////////////////////////////////////////////
+#define PI_MR1  0xd4	//MRW DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16//OK
+#define PI_MR2  0x2e	//MRW DeviceFeature2(0,0SetA,101=WL14,110=RL32(nRTP14))//NG
+#define PI_MR3  0x31
+#define PI_MR11 0x36
+#define PI_MR12 0x11
+#define PI_MR14 0x11
+#define PI_MR13 0x00
+
+/*RDLAT*/
+#define PI_RDLAT_ADJ (0x12) //try 0e+4 OK
+
+/*CASLAT*/
+#define PI_CASLAT_LIN 0x50 //try OK
+	
+
+#define DDR_PHY_NUM 827
+#define DDR_PI_NUM  181
+#define DDR_PHY_PVT_OVERWRITE_NUM 8
+
+
+#define DDR_PHY_DRIVE_TERM_OVERWRITE_NUM (8+1+2+7+3+1)
+static const uint32_t DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[DDR_PHY_DRIVE_TERM_OVERWRITE_NUM][2] = 
+{
+	{	0x00000404, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000405, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000484, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000485, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000504, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000505, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000584, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000585, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+
+	//CKE 27F6E(LVSTL) -> 03fee(CMOS40orm)
+	{	0x00000723, 0x00003fee}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
+	//RST 27F6E(LVSTL) -> 03fee(CMOS40orm)
+	{	0x00000725, 0x00003fee}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
+	{	0x00000726, 0x0001154f}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
+
+	// TERM 10F68(PVTR=10,PVTN=3D,PVTP=28) -> 1154f(PVTR=11,PVTN=15,PVTP=0f
+	{	0x0000071E, 0x0003154f}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 // TSEL = ON
+	{	0x0000071F, 0x0001154f}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
+	{	0x00000720, 0x0001154f}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
+	{	0x00000721, 0x0001154f}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
+	{	0x00000722, 0x0001154f}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
+	{	0x00000724, 0x0001154f}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
+	{	0x00000728, 0x0001154f}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
+
+	// VREF
+	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
+//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
+	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
+	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
+	// PAD CAL?
+	{	0x0000072C, 0x75000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000		
+};
+
+
+// 2015/07/20 suresh regconfig
+static const uint32_t DDR_PHY_suresh[827][2] = 
+{
+	{	0x00000400, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:11:=0x04f0
+	{	0x00000401, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
+	{	0x00000402, 0x00000000}, // PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
+//	{	0x00000403, 0x00000100}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
+	{	0x00000403, 0x00000300}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
+//	{	0x00000404, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000404, 0x030e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+//	{	0x00000404, 0x036e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+//	{	0x00000405, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000405, 0x020e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+//	{	0x00000405, 0x026e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000406, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_0:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_0:RW:8:2:=0x0f PHY_DBI_MODE_0:RW:0:1:=0x00
+	{	0x00000407, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_0:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_0:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
+	{	0x00000408, 0x00000133}, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
+	{	0x00000409, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
+	{	0x0000040A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_0:RW:16:9:=0x00cc PHY_LPDDR_TYPE_0:RW:8:2:=0x02 PHY_LPDDR_0:RW:0:1:=0x01
+	{	0x0000040B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:0:9:=0x0066
+	{	0x0000040C, 0x00000000}, // PHY_GATE_TRACKING_OBS_0:RD:0:32:=0x00000000
+	{	0x0000040D, 0x00000000}, // PHY_LP4_PST_AMBLE_0:RW:0:1:=0x00
+	{	0x0000040E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000040F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_0:RW:0:32:=0x00000000
+	{	0x00000410, 0x00000000}, // PHY_LP4_RDLVL_PATT10_0:RW:0:32:=0x00000000
+	{	0x00000411, 0x00000000}, // PHY_LP4_RDLVL_PATT11_0:RW:0:32:=0x00000000
+	{	0x00000412, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
+	{	0x00000413, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
+	{	0x00000414, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
+	{	0x00000415, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
+	{	0x00000416, 0x00000000}, // PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
+	{	0x00000417, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_0:RW:0:32:=0x32103210
+	{	0x00000418, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_0:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_0:RW:0:6:=0x08
+	{	0x00000419, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_0:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x0c
+	{	0x0000041A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
+	{	0x0000041B, 0x55555555}, // PHY_USER_PATT0_0:RW:0:32:=0x55555555
+	{	0x0000041C, 0xAAAAAAAA}, // PHY_USER_PATT1_0:RW:0:32:=0xAAAAAAAA
+	{	0x0000041D, 0x55555555}, // PHY_USER_PATT2_0:RW:0:32:=0x55555555
+	{	0x0000041E, 0xAAAAAAAA}, // PHY_USER_PATT3_0:RW:0:32:=0xAAAAAAAA
+	{	0x0000041F, 0x00005555}, // PHY_USER_PATT4_0:RW:0:16:=0x5555
+	{	0x00000420, 0x76543210}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210
+	{	0x00000421, 0x00000001}, // PHY_FIFO_PTR_OBS_0:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_0:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_0:RW:0:1:=0x01
+	{	0x00000422, 0x00000000}, // PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
+	{	0x00000423, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
+	{	0x00000424, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
+	{	0x00000425, 0x00000000}, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
+	{	0x00000426, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_0:RD:0:10:=0x0000
+	{	0x00000427, 0x00000000}, // PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
+	{	0x00000428, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0:RD:0:9:=0x0000
+	{	0x00000429, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_0:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_0:RD:0:16:=0x0000
+	{	0x0000042A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_0:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_0:RD:0:14:=0x0000
+	{	0x0000042B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
+	{	0x0000042C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
+	{	0x0000042D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
+	{	0x0000042E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_0:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_0:RD:0:11:=0x0000
+	{	0x0000042F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_0:RD:0:32:=0x00000000
+	{	0x00000430, 0x00000000}, // PHY_DDL_MODE_0:RW:0:18:=0x000000
+	{	0x00000431, 0x00000000}, // PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
+	{	0x00000432, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
+	{	0x00000433, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+	{	0x00000434, 0x00000000}, // PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
+	{	0x00000435, 0x00000000}, // PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
+	{	0x00000436, 0x00000000}, // PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
+	{	0x00000437, 0x00000000}, // PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
+	{	0x00000438, 0x00000000}, // PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
+	{	0x00000439, 0x00000000}, // PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
+	{	0x0000043A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000440, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000441, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000442, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000443, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000444, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000445, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000446, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000447, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000448, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000449, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x0000044A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x0000044B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x0000044C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+	{	0x0000044D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:0:10:=0x01d0
+	{	0x0000044E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_0:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:0:1:=0x00
+	{	0x0000044F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:11:=0x0200
+//	{	0x00000450, 0x41315141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
+	{	0x00000450, 0x41415141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
+//	{	0x00000451, 0xC0013150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
+	{	0x00000451, 0xC0014150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
+	{	0x00000452, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+	{	0x00000453, 0x0010000C}, // PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+	{	0x00000454, 0x0C064208}, // PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+	{	0x00000455, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_0:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW+:0:5:=0x18
+	{	0x00000456, 0x01000140}, // PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x0140
+	{	0x00000457, 0x00000C20}, // PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_0:RW+:0:8:=0x20
+	{	0x00000458, 0x00000000}, //
+	{	0x00000459, 0x00000000}, //
+	{	0x0000045A, 0x00000000}, //
+	{	0x0000045B, 0x00000000}, //
+	{	0x0000045C, 0x00000000}, //
+	{	0x0000045D, 0x00000000}, //
+	{	0x0000045E, 0x00000000}, //
+	{	0x0000045F, 0x00000000}, //
+	{	0x00000460, 0x00000000}, //
+	{	0x00000461, 0x00000000}, //
+	{	0x00000462, 0x00000000}, //
+	{	0x00000463, 0x00000000}, //
+	{	0x00000464, 0x00000000}, //
+	{	0x00000465, 0x00000000}, //
+	{	0x00000466, 0x00000000}, //
+	{	0x00000467, 0x00000000}, //
+	{	0x00000468, 0x00000000}, //
+	{	0x00000469, 0x00000000}, //
+	{	0x0000046A, 0x00000000}, //
+	{	0x0000046B, 0x00000000}, //
+	{	0x0000046C, 0x00000000}, //
+	{	0x0000046D, 0x00000000}, //
+	{	0x0000046E, 0x00000000}, //
+	{	0x0000046F, 0x00000000}, //
+	{	0x00000470, 0x00000000}, //
+	{	0x00000471, 0x00000000}, //
+	{	0x00000472, 0x00000000}, //
+	{	0x00000473, 0x00000000}, //
+	{	0x00000474, 0x00000000}, //
+	{	0x00000475, 0x00000000}, //
+	{	0x00000476, 0x00000000}, //
+	{	0x00000477, 0x00000000}, //
+	{	0x00000478, 0x00000000}, //
+	{	0x00000479, 0x00000000}, //
+	{	0x0000047A, 0x00000000}, //
+	{	0x0000047B, 0x00000000}, //
+	{	0x0000047C, 0x00000000}, //
+	{	0x0000047D, 0x00000000}, //
+	{	0x0000047E, 0x00000000}, //
+	{	0x0000047F, 0x00000000}, //
+	{	0x00000480, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:11:=0x04f0
+	{	0x00000481, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
+	{	0x00000482, 0x00000000}, // PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
+//	{	0x00000483, 0x00000100}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
+	{	0x00000483, 0x00000300}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
+//	{	0x00000484, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000484, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+//	{	0x00000484, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+//	{	0x00000485, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000485, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+//	{	0x00000485, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000486, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_1:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_1:RW:8:2:=0x0f PHY_DBI_MODE_1:RW:0:1:=0x00
+	{	0x00000487, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_1:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_1:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
+	{	0x00000488, 0x00000133}, // PHY_LPBK_CONTROL_1:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_1:RW:0:10:=0x0133
+	{	0x00000489, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
+	{	0x0000048A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_1:RW:16:9:=0x00cc PHY_LPDDR_TYPE_1:RW:8:2:=0x02 PHY_LPDDR_1:RW:0:1:=0x01
+	{	0x0000048B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_1:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_1:RW:0:9:=0x0066
+	{	0x0000048C, 0x00000000}, // PHY_GATE_TRACKING_OBS_1:RD:0:32:=0x00000000
+	{	0x0000048D, 0x00000000}, // PHY_LP4_PST_AMBLE_1:RW:0:1:=0x00
+	{	0x0000048E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000048F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_1:RW:0:32:=0x00000000
+	{	0x00000490, 0x00000000}, // PHY_LP4_RDLVL_PATT10_1:RW:0:32:=0x00000000
+	{	0x00000491, 0x00000000}, // PHY_LP4_RDLVL_PATT11_1:RW:0:32:=0x00000000
+	{	0x00000492, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
+	{	0x00000493, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
+	{	0x00000494, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
+	{	0x00000495, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
+	{	0x00000496, 0x00000000}, // PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
+	{	0x00000497, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_1:RW:0:32:=0x32103210
+	{	0x00000498, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_1:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_1:RW:0:6:=0x08
+	{	0x00000499, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_1:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x0c
+	{	0x0000049A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
+	{	0x0000049B, 0x55555555}, // PHY_USER_PATT0_1:RW:0:32:=0x55555555
+	{	0x0000049C, 0xAAAAAAAA}, // PHY_USER_PATT1_1:RW:0:32:=0xAAAAAAAA
+	{	0x0000049D, 0x55555555}, // PHY_USER_PATT2_1:RW:0:32:=0x55555555
+	{	0x0000049E, 0xAAAAAAAA}, // PHY_USER_PATT3_1:RW:0:32:=0xAAAAAAAA
+	{	0x0000049F, 0x00005555}, // PHY_USER_PATT4_1:RW:0:16:=0x5555
+	{	0x000004A0, 0x76543210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210
+	{	0x000004A1, 0x00000000}, // PHY_FIFO_PTR_OBS_1:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_1:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_1:RW:0:1:=0x00
+	{	0x000004A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
+	{	0x000004A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_1:RD:0:10:=0x0000
+	{	0x000004A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
+	{	0x000004A5, 0x00000000}, // PHY_WR_SHIFT_OBS_1:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:0:7:=0x00
+	{	0x000004A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_1:RD:0:10:=0x0000
+	{	0x000004A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
+	{	0x000004A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1:RD:0:9:=0x0000
+	{	0x000004A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_1:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_1:RD:0:16:=0x0000
+	{	0x000004AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_1:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_1:RD:0:14:=0x0000
+	{	0x000004AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
+	{	0x000004AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
+	{	0x000004AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
+	{	0x000004AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_1:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_1:RD:0:11:=0x0000
+	{	0x000004AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_1:RD:0:32:=0x00000000
+	{	0x000004B0, 0x00000000}, // PHY_DDL_MODE_1:RW:0:18:=0x000000
+	{	0x000004B1, 0x00000000}, // PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
+	{	0x000004B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
+	{	0x000004B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
+	{	0x000004B4, 0x00000000}, // PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
+	{	0x000004B5, 0x00000000}, // PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
+	{	0x000004B6, 0x00000000}, // PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
+	{	0x000004B7, 0x00000000}, // PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
+	{	0x000004B8, 0x00000000}, // PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
+	{	0x000004B9, 0x00000000}, // PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
+	{	0x000004BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+	{	0x000004CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:0:10:=0x01d0
+	{	0x000004CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_1:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:0:1:=0x00
+	{	0x000004CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:11:=0x0200
+//	{	0x000004D0, 0x41315141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
+	{	0x000004D0, 0x41415141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
+//	{	0x000004D1, 0xC0013150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
+	{	0x000004D1, 0xC0014150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
+	{	0x000004D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+	{	0x000004D3, 0x0010000C}, // PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+	{	0x000004D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+	{	0x000004D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_1:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW+:0:5:=0x18
+	{	0x000004D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x0140
+	{	0x000004D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_1:RW+:0:8:=0x20
+	{	0x000004D8, 0x00000000}, //
+	{	0x000004D9, 0x00000000}, //
+	{	0x000004DA, 0x00000000}, //
+	{	0x000004DB, 0x00000000}, //
+	{	0x000004DC, 0x00000000}, //
+	{	0x000004DD, 0x00000000}, //
+	{	0x000004DE, 0x00000000}, //
+	{	0x000004DF, 0x00000000}, //
+	{	0x000004E0, 0x00000000}, //
+	{	0x000004E1, 0x00000000}, //
+	{	0x000004E2, 0x00000000}, //
+	{	0x000004E3, 0x00000000}, //
+	{	0x000004E4, 0x00000000}, //
+	{	0x000004E5, 0x00000000}, //
+	{	0x000004E6, 0x00000000}, //
+	{	0x000004E7, 0x00000000}, //
+	{	0x000004E8, 0x00000000}, //
+	{	0x000004E9, 0x00000000}, //
+	{	0x000004EA, 0x00000000}, //
+	{	0x000004EB, 0x00000000}, //
+	{	0x000004EC, 0x00000000}, //
+	{	0x000004ED, 0x00000000}, //
+	{	0x000004EE, 0x00000000}, //
+	{	0x000004EF, 0x00000000}, //
+	{	0x000004F0, 0x00000000}, //
+	{	0x000004F1, 0x00000000}, //
+	{	0x000004F2, 0x00000000}, //
+	{	0x000004F3, 0x00000000}, //
+	{	0x000004F4, 0x00000000}, //
+	{	0x000004F5, 0x00000000}, //
+	{	0x000004F6, 0x00000000}, //
+	{	0x000004F7, 0x00000000}, //
+	{	0x000004F8, 0x00000000}, //
+	{	0x000004F9, 0x00000000}, //
+	{	0x000004FA, 0x00000000}, //
+	{	0x000004FB, 0x00000000}, //
+	{	0x000004FC, 0x00000000}, //
+	{	0x000004FD, 0x00000000}, //
+	{	0x000004FE, 0x00000000}, //
+	{	0x000004FF, 0x00000000}, //
+	{	0x00000500, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:11:=0x04f0
+	{	0x00000501, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
+	{	0x00000502, 0x00000000}, // PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
+//	{	0x00000503, 0x00000100}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
+	{	0x00000503, 0x00000300}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
+//	{	0x00000504, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000504, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+//	{	0x00000504, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+//	{	0x00000505, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000505, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+//	{	0x00000505, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000506, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_2:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_2:RW:8:2:=0x0f PHY_DBI_MODE_2:RW:0:1:=0x00
+	{	0x00000507, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_2:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_2:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
+	{	0x00000508, 0x00000133}, // PHY_LPBK_CONTROL_2:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_2:RW:0:10:=0x0133
+	{	0x00000509, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
+	{	0x0000050A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_2:RW:16:9:=0x00cc PHY_LPDDR_TYPE_2:RW:8:2:=0x02 PHY_LPDDR_2:RW:0:1:=0x01
+	{	0x0000050B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_2:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_2:RW:0:9:=0x0066
+	{	0x0000050C, 0x00000000}, // PHY_GATE_TRACKING_OBS_2:RD:0:32:=0x00000000
+	{	0x0000050D, 0x00000000}, // PHY_LP4_PST_AMBLE_2:RW:0:1:=0x00
+	{	0x0000050E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000050F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_2:RW:0:32:=0x00000000
+	{	0x00000510, 0x00000000}, // PHY_LP4_RDLVL_PATT10_2:RW:0:32:=0x00000000
+	{	0x00000511, 0x00000000}, // PHY_LP4_RDLVL_PATT11_2:RW:0:32:=0x00000000
+	{	0x00000512, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
+	{	0x00000513, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
+	{	0x00000514, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
+	{	0x00000515, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
+	{	0x00000516, 0x00000000}, // PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
+	{	0x00000517, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_2:RW:0:32:=0x32103210
+	{	0x00000518, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_2:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_2:RW:0:6:=0x08
+	{	0x00000519, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_2:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x0c
+	{	0x0000051A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
+	{	0x0000051B, 0x55555555}, // PHY_USER_PATT0_2:RW:0:32:=0x55555555
+	{	0x0000051C, 0xAAAAAAAA}, // PHY_USER_PATT1_2:RW:0:32:=0xAAAAAAAA
+	{	0x0000051D, 0x55555555}, // PHY_USER_PATT2_2:RW:0:32:=0x55555555
+	{	0x0000051E, 0xAAAAAAAA}, // PHY_USER_PATT3_2:RW:0:32:=0xAAAAAAAA
+	{	0x0000051F, 0x00005555}, // PHY_USER_PATT4_2:RW:0:16:=0x5555
+	{	0x00000520, 0x76543210}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210
+	{	0x00000521, 0x00000001}, // PHY_FIFO_PTR_OBS_2:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_2:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_2:RW:0:1:=0x01
+	{	0x00000522, 0x00000000}, // PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
+	{	0x00000523, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_2:RD:0:10:=0x0000
+	{	0x00000524, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
+	{	0x00000525, 0x00000000}, // PHY_WR_SHIFT_OBS_2:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:0:7:=0x00
+	{	0x00000526, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_2:RD:0:10:=0x0000
+	{	0x00000527, 0x00000000}, // PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
+	{	0x00000528, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2:RD:0:9:=0x0000
+	{	0x00000529, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_2:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_2:RD:0:16:=0x0000
+	{	0x0000052A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_2:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_2:RD:0:14:=0x0000
+	{	0x0000052B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
+	{	0x0000052C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
+	{	0x0000052D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
+	{	0x0000052E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_2:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_2:RD:0:11:=0x0000
+	{	0x0000052F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_2:RD:0:32:=0x00000000
+	{	0x00000530, 0x00000000}, // PHY_DDL_MODE_2:RW:0:18:=0x000000
+	{	0x00000531, 0x00000000}, // PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
+	{	0x00000532, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
+	{	0x00000533, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_2:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:8:1:=0x00 SC_PHY_RX_CAL_START_2:WR:0:1:=0x00
+	{	0x00000534, 0x00000000}, // PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
+	{	0x00000535, 0x00000000}, // PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
+	{	0x00000536, 0x00000000}, // PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
+	{	0x00000537, 0x00000000}, // PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
+	{	0x00000538, 0x00000000}, // PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
+	{	0x00000539, 0x00000000}, // PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
+	{	0x0000053A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000540, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000541, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000542, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000543, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000544, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000545, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000546, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000547, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000548, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000549, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x0000054A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x0000054B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x0000054C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+	{	0x0000054D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:0:10:=0x01d0
+	{	0x0000054E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_2:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:0:1:=0x00
+	{	0x0000054F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:11:=0x0200
+//	{	0x00000550, 0x41315141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
+	{	0x00000550, 0x41415141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
+//	{	0x00000551, 0xC0013150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
+	{	0x00000551, 0xC0014150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
+	{	0x00000552, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+	{	0x00000553, 0x0010000C}, // PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+	{	0x00000554, 0x0C064208}, // PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+	{	0x00000555, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_2:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW+:0:5:=0x18
+	{	0x00000556, 0x01000140}, // PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x0140
+	{	0x00000557, 0x00000C20}, // PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_2:RW+:0:8:=0x20
+	{	0x00000558, 0x00000000}, //
+	{	0x00000559, 0x00000000}, //
+	{	0x0000055A, 0x00000000}, //
+	{	0x0000055B, 0x00000000}, //
+	{	0x0000055C, 0x00000000}, //
+	{	0x0000055D, 0x00000000}, //
+	{	0x0000055E, 0x00000000}, //
+	{	0x0000055F, 0x00000000}, //
+	{	0x00000560, 0x00000000}, //
+	{	0x00000561, 0x00000000}, //
+	{	0x00000562, 0x00000000}, //
+	{	0x00000563, 0x00000000}, //
+	{	0x00000564, 0x00000000}, //
+	{	0x00000565, 0x00000000}, //
+	{	0x00000566, 0x00000000}, //
+	{	0x00000567, 0x00000000}, //
+	{	0x00000568, 0x00000000}, //
+	{	0x00000569, 0x00000000}, //
+	{	0x0000056A, 0x00000000}, //
+	{	0x0000056B, 0x00000000}, //
+	{	0x0000056C, 0x00000000}, //
+	{	0x0000056D, 0x00000000}, //
+	{	0x0000056E, 0x00000000}, //
+	{	0x0000056F, 0x00000000}, //
+	{	0x00000570, 0x00000000}, //
+	{	0x00000571, 0x00000000}, //
+	{	0x00000572, 0x00000000}, //
+	{	0x00000573, 0x00000000}, //
+	{	0x00000574, 0x00000000}, //
+	{	0x00000575, 0x00000000}, //
+	{	0x00000576, 0x00000000}, //
+	{	0x00000577, 0x00000000}, //
+	{	0x00000578, 0x00000000}, //
+	{	0x00000579, 0x00000000}, //
+	{	0x0000057A, 0x00000000}, //
+	{	0x0000057B, 0x00000000}, //
+	{	0x0000057C, 0x00000000}, //
+	{	0x0000057D, 0x00000000}, //
+	{	0x0000057E, 0x00000000}, //
+	{	0x0000057F, 0x00000000}, //
+	{	0x00000580, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_3:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_3:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:11:=0x04f0
+	{	0x00000581, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_3:RW:0:5:=0x00
+	{	0x00000582, 0x00000000}, // PHY_SW_WRDM_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_3:RW:0:5:=0x00
+//	{	0x00000583, 0x00000100}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
+	{	0x00000583, 0x00000300}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
+//	{	0x00000584, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000584, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+//	{	0x00000584, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+//	{	0x00000585, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000585, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+//	{	0x00000585, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000586, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_3:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_3:RW:8:2:=0x0f PHY_DBI_MODE_3:RW:0:1:=0x00
+	{	0x00000587, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_3:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_3:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3:RW:0:2:=0x00
+	{	0x00000588, 0x00000133}, // PHY_LPBK_CONTROL_3:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_3:RW:0:10:=0x0133
+	{	0x00000589, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x00c0
+	{	0x0000058A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_3:RW:16:9:=0x00cc PHY_LPDDR_TYPE_3:RW:8:2:=0x02 PHY_LPDDR_3:RW:0:1:=0x01
+	{	0x0000058B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_3:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_3:RW:0:9:=0x0066
+	{	0x0000058C, 0x00000000}, // PHY_GATE_TRACKING_OBS_3:RD:0:32:=0x00000000
+	{	0x0000058D, 0x00000000}, // PHY_LP4_PST_AMBLE_3:RW:0:1:=0x00
+	{	0x0000058E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	{	0x0000058F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_3:RW:0:32:=0x00000000
+	{	0x00000590, 0x00000000}, // PHY_LP4_RDLVL_PATT10_3:RW:0:32:=0x00000000
+	{	0x00000591, 0x00000000}, // PHY_LP4_RDLVL_PATT11_3:RW:0:32:=0x00000000
+	{	0x00000592, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_3:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_3:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_3:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_3:RW:0:3:=0x00
+	{	0x00000593, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_3:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_3:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_3:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_3:RW:0:4:=0x00
+	{	0x00000594, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_3:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_3:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_3:RW:0:1:=0x00
+	{	0x00000595, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_3:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_3:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:0:6:=0x00
+	{	0x00000596, 0x00000000}, // PHY_RDLVL_DATA_MASK_3:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_3:RW:0:2:=0x00
+	{	0x00000597, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_3:RW:0:32:=0x32103210
+	{	0x00000598, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_3:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_3:RW:0:6:=0x08
+	{	0x00000599, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_3:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x0c
+	{	0x0000059A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
+	{	0x0000059B, 0x55555555}, // PHY_USER_PATT0_3:RW:0:32:=0x55555555
+	{	0x0000059C, 0xAAAAAAAA}, // PHY_USER_PATT1_3:RW:0:32:=0xAAAAAAAA
+	{	0x0000059D, 0x55555555}, // PHY_USER_PATT2_3:RW:0:32:=0x55555555
+	{	0x0000059E, 0xAAAAAAAA}, // PHY_USER_PATT3_3:RW:0:32:=0xAAAAAAAA
+	{	0x0000059F, 0x00005555}, // PHY_USER_PATT4_3:RW:0:16:=0x5555
+	{	0x000005A0, 0x76543210}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210
+	{	0x000005A1, 0x00000000}, // PHY_FIFO_PTR_OBS_3:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_3:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_3:RW:0:1:=0x00
+	{	0x000005A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_3:RD:0:32:=0x00000000
+	{	0x000005A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_3:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_3:RD:0:10:=0x0000
+	{	0x000005A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
+	{	0x000005A5, 0x00000000}, // PHY_WR_SHIFT_OBS_3:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_3:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3:RD:0:7:=0x00
+	{	0x000005A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_3:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_3:RD:0:10:=0x0000
+	{	0x000005A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_3:RD:0:17:=0x000000
+	{	0x000005A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3:RD:0:9:=0x0000
+	{	0x000005A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_3:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_3:RD:0:16:=0x0000
+	{	0x000005AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_3:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_3:RD:0:14:=0x0000
+	{	0x000005AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:0:10:=0x0000
+	{	0x000005AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3:RD:0:2:=0x00
+	{	0x000005AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_3:RD:0:32:=0x00000000
+	{	0x000005AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_3:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_3:RD:0:11:=0x0000
+	{	0x000005AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_3:RD:0:32:=0x00000000
+	{	0x000005B0, 0x00000000}, // PHY_DDL_MODE_3:RW:0:18:=0x000000
+	{	0x000005B1, 0x00000000}, // PHY_DDL_TEST_OBS_3:RD:0:32:=0x00000000
+	{	0x000005B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_3:RD:0:32:=0x00000000
+	{	0x000005B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_3:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_3:RW:8:1:=0x00 SC_PHY_RX_CAL_START_3:WR:0:1:=0x00
+	{	0x000005B4, 0x00000000}, // PHY_RX_CAL_DQ1_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_3:RW+:0:12:=0x0000
+	{	0x000005B5, 0x00000000}, // PHY_RX_CAL_DQ3_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_3:RW+:0:12:=0x0000
+	{	0x000005B6, 0x00000000}, // PHY_RX_CAL_DQ5_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_3:RW+:0:12:=0x0000
+	{	0x000005B7, 0x00000000}, // PHY_RX_CAL_DQ7_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_3:RW+:0:12:=0x0000
+	{	0x000005B8, 0x00000000}, // PHY_RX_CAL_DQS_3:RW+:16:12:=0x0000 PHY_RX_CAL_DM_3:RW+:0:12:=0x0000
+	{	0x000005B9, 0x00000000}, // PHY_RX_CAL_OBS_3:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_3:RW+:0:12:=0x0000
+
+	{	0x000005BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x0280
+
+	{	0x000005BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+	{	0x000005CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:0:10:=0x01d0
+	{	0x000005CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_3:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:0:1:=0x00
+	{	0x000005CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:11:=0x0200
+//	{	0x000005D0, 0x41315141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
+	{	0x000005D0, 0x41415141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
+//	{	0x000005D1, 0xC0013150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
+	{	0x000005D1, 0xC0014150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
+	{	0x000005D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+	{	0x000005D3, 0x0010000C}, // PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+	{	0x000005D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+	{	0x000005D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_3:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_3:RW+:0:5:=0x18
+	{	0x000005D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x0140
+	{	0x000005D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_3:RW+:0:8:=0x20
+	{	0x000005D8, 0x00000000}, //
+	{	0x000005D9, 0x00000000}, //
+	{	0x000005DA, 0x00000000}, //
+	{	0x000005DB, 0x00000000}, //
+	{	0x000005DC, 0x00000000}, //
+	{	0x000005DD, 0x00000000}, //
+	{	0x000005DE, 0x00000000}, //
+	{	0x000005DF, 0x00000000}, //
+	{	0x000005E0, 0x00000000}, //
+	{	0x000005E1, 0x00000000}, //
+	{	0x000005E2, 0x00000000}, //
+	{	0x000005E3, 0x00000000}, //
+	{	0x000005E4, 0x00000000}, //
+	{	0x000005E5, 0x00000000}, //
+	{	0x000005E6, 0x00000000}, //
+	{	0x000005E7, 0x00000000}, //
+	{	0x000005E8, 0x00000000}, //
+	{	0x000005E9, 0x00000000}, //
+	{	0x000005EA, 0x00000000}, //
+	{	0x000005EB, 0x00000000}, //
+	{	0x000005EC, 0x00000000}, //
+	{	0x000005ED, 0x00000000}, //
+	{	0x000005EE, 0x00000000}, //
+	{	0x000005EF, 0x00000000}, //
+	{	0x000005F0, 0x00000000}, //
+	{	0x000005F1, 0x00000000}, //
+	{	0x000005F2, 0x00000000}, //
+	{	0x000005F3, 0x00000000}, //
+	{	0x000005F4, 0x00000000}, //
+	{	0x000005F5, 0x00000000}, //
+	{	0x000005F6, 0x00000000}, //
+	{	0x000005F7, 0x00000000}, //
+	{	0x000005F8, 0x00000000}, //
+	{	0x000005F9, 0x00000000}, //
+	{	0x000005FA, 0x00000000}, //
+	{	0x000005FB, 0x00000000}, //
+	{	0x000005FC, 0x00000000}, //
+	{	0x000005FD, 0x00000000}, //
+	{	0x000005FE, 0x00000000}, //
+	{	0x000005FF, 0x00000000}, //
+	{	0x00000600, 0x00000000}, // PHY_ADR3_SW_WRADDR_SHIFT_0:RW+:24:5:=0x00 PHY_ADR2_SW_WRADDR_SHIFT_0:RW+:16:5:=0x00 PHY_ADR1_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR0_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
+	{	0x00000601, 0x00000000}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
+	{	0x00000602, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_0:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_0:RW:0:1:=0x00
+	{	0x00000603, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
+	{	0x00000604, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_0:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0:RW:0:3:=0x00
+	{	0x00000605, 0x00000000}, // PHY_ADR_LPBK_CONTROL_0:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_0:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_0:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0:RW:0:3:=0x00
+	{	0x00000606, 0x00000002}, // PHY_ADR_IE_MODE_0:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_ADR_TYPE_0:RW:0:2:=0x02
+	{	0x00000607, 0x00000000}, // PHY_ADR_DDL_MODE_0:RW:0:15:=0x0000
+	{	0x00000608, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_0:RD:0:32:=0x00000000
+	{	0x00000609, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
+	{	0x0000060A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
+	{	0x0000060B, 0x00000040}, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98
+	{	0x0000060D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98
+	{	0x0000060F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000
+	{	0x00000610, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
+	{	0x00000611, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_0:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_0:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_0:RW:0:1:=0x00
+	{	0x00000612, 0x00000000}, // PHY_ADR_CALVL_OBS0_0:RD:0:32:=0x00000000
+	{	0x00000613, 0x00000000}, // PHY_ADR_CALVL_OBS1_0:RD:0:32:=0x00000000
+	{	0x00000614, 0x00002A01}, // PHY_ADR_CALVL_FG_0_0:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_0:RW:0:1:=0x01
+	{	0x00000615, 0x00000015}, // PHY_ADR_CALVL_BG_0_0:RW:0:20:=0x000015
+	{	0x00000616, 0x00000015}, // PHY_ADR_CALVL_FG_1_0:RW:0:20:=0x000015
+	{	0x00000617, 0x0000002A}, // PHY_ADR_CALVL_BG_1_0:RW:0:20:=0x00002a
+	{	0x00000618, 0x00000033}, // PHY_ADR_CALVL_FG_2_0:RW:0:20:=0x000033
+	{	0x00000619, 0x0000000C}, // PHY_ADR_CALVL_BG_2_0:RW:0:20:=0x00000c
+	{	0x0000061A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_0:RW:0:20:=0x00000c
+	{	0x0000061B, 0x00000033}, // PHY_ADR_CALVL_BG_3_0:RW:0:20:=0x000033
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210
+	{	0x0000061D, 0x003F0000}, // PHY_ADR_SEG_MASK_0:RW:24:6:=0x00 PHY_ADR_BIT_MASK_0:RW:16:6:=0x3f PHY_ADR_LP4_BOOT_SLV_DELAY_0:RW:0:10:=0x0000
+	{	0x0000061E, 0x0000003F}, // PHY_ADR_CALVL_TRAIN_MASK_0:RW:0:6:=0x3f
+//	{	0x0000061F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
+//	{	0x00000620, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+//	{	0x00000621, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+//	{	0x00000622, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
+	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x00000623, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_0:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_0:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_0:RW+:0:10:=0x0010
+	{	0x00000624, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
+	{	0x00000625, 0x00000000}, //
+	{	0x00000626, 0x00000000}, //
+	{	0x00000627, 0x00000000}, //
+	{	0x00000628, 0x00000000}, //
+	{	0x00000629, 0x00000000}, //
+	{	0x0000062A, 0x00000000}, //
+	{	0x0000062B, 0x00000000}, //
+	{	0x0000062C, 0x00000000}, //
+	{	0x0000062D, 0x00000000}, //
+	{	0x0000062E, 0x00000000}, //
+	{	0x0000062F, 0x00000000}, //
+	{	0x00000630, 0x00000000}, //
+	{	0x00000631, 0x00000000}, //
+	{	0x00000632, 0x00000000}, //
+	{	0x00000633, 0x00000000}, //
+	{	0x00000634, 0x00000000}, //
+	{	0x00000635, 0x00000000}, //
+	{	0x00000636, 0x00000000}, //
+	{	0x00000637, 0x00000000}, //
+	{	0x00000638, 0x00000000}, //
+	{	0x00000639, 0x00000000}, //
+	{	0x0000063A, 0x00000000}, //
+	{	0x0000063B, 0x00000000}, //
+	{	0x0000063C, 0x00000000}, //
+	{	0x0000063D, 0x00000000}, //
+	{	0x0000063E, 0x00000000}, //
+	{	0x0000063F, 0x00000000}, //
+	{	0x00000640, 0x00000000}, //
+	{	0x00000641, 0x00000000}, //
+	{	0x00000642, 0x00000000}, //
+	{	0x00000643, 0x00000000}, //
+	{	0x00000644, 0x00000000}, //
+	{	0x00000645, 0x00000000}, //
+	{	0x00000646, 0x00000000}, //
+	{	0x00000647, 0x00000000}, //
+	{	0x00000648, 0x00000000}, //
+	{	0x00000649, 0x00000000}, //
+	{	0x0000064A, 0x00000000}, //
+	{	0x0000064B, 0x00000000}, //
+	{	0x0000064C, 0x00000000}, //
+	{	0x0000064D, 0x00000000}, //
+	{	0x0000064E, 0x00000000}, //
+	{	0x0000064F, 0x00000000}, //
+	{	0x00000650, 0x00000000}, //
+	{	0x00000651, 0x00000000}, //
+	{	0x00000652, 0x00000000}, //
+	{	0x00000653, 0x00000000}, //
+	{	0x00000654, 0x00000000}, //
+	{	0x00000655, 0x00000000}, //
+	{	0x00000656, 0x00000000}, //
+	{	0x00000657, 0x00000000}, //
+	{	0x00000658, 0x00000000}, //
+	{	0x00000659, 0x00000000}, //
+	{	0x0000065A, 0x00000000}, //
+	{	0x0000065B, 0x00000000}, //
+	{	0x0000065C, 0x00000000}, //
+	{	0x0000065D, 0x00000000}, //
+	{	0x0000065E, 0x00000000}, //
+	{	0x0000065F, 0x00000000}, //
+	{	0x00000660, 0x00000000}, //
+	{	0x00000661, 0x00000000}, //
+	{	0x00000662, 0x00000000}, //
+	{	0x00000663, 0x00000000}, //
+	{	0x00000664, 0x00000000}, //
+	{	0x00000665, 0x00000000}, //
+	{	0x00000666, 0x00000000}, //
+	{	0x00000667, 0x00000000}, //
+	{	0x00000668, 0x00000000}, //
+	{	0x00000669, 0x00000000}, //
+	{	0x0000066A, 0x00000000}, //
+	{	0x0000066B, 0x00000000}, //
+	{	0x0000066C, 0x00000000}, //
+	{	0x0000066D, 0x00000000}, //
+	{	0x0000066E, 0x00000000}, //
+	{	0x0000066F, 0x00000000}, //
+	{	0x00000670, 0x00000000}, //
+	{	0x00000671, 0x00000000}, //
+	{	0x00000672, 0x00000000}, //
+	{	0x00000673, 0x00000000}, //
+	{	0x00000674, 0x00000000}, //
+	{	0x00000675, 0x00000000}, //
+	{	0x00000676, 0x00000000}, //
+	{	0x00000677, 0x00000000}, //
+	{	0x00000678, 0x00000000}, //
+	{	0x00000679, 0x00000000}, //
+	{	0x0000067A, 0x00000000}, //
+	{	0x0000067B, 0x00000000}, //
+	{	0x0000067C, 0x00000000}, //
+	{	0x0000067D, 0x00000000}, //
+	{	0x0000067E, 0x00000000}, //
+	{	0x0000067F, 0x00000000}, //
+	{	0x00000680, 0x04040404}, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+	{	0x00000681, 0x00000404}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+	{	0x00000682, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_1:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_1:RW:0:1:=0x00
+	{	0x00000683, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
+	{	0x00000684, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_1:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1:RW:0:3:=0x00
+	{	0x00000685, 0x00000000}, // PHY_ADR_LPBK_CONTROL_1:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_1:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_1:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1:RW:0:3:=0x00
+	{	0x00000686, 0x00000002}, // PHY_ADR_IE_MODE_1:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_ADR_TYPE_1:RW:0:2:=0x02
+	{	0x00000687, 0x00000000}, // PHY_ADR_DDL_MODE_1:RW:0:15:=0x0000
+	{	0x00000688, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_1:RD:0:32:=0x00000000
+	{	0x00000689, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
+	{	0x0000068A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_1:RW:16:11:=0x0040 PHY_ADR_CALVL_START_1:RW:0:11:=0x0320
+	{	0x0000068B, 0x00000040}, // PHY_ADR_CALVL_QTR_1:RW:0:11:=0x0040
+	{	0x0000068C, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_0_1:RW:0:24:=0x000000
+	{	0x0000068D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_1:RW:0:24:=0x000000
+	{	0x0000068E, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_1_1:RW:0:24:=0x000000
+	{	0x0000068F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_1:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_1:RW:0:24:=0x000000
+	{	0x00000690, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_1:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_1:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_1:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_1:RW:0:5:=0x10
+	{	0x00000691, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_1:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_1:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_1:RW:0:1:=0x00
+	{	0x00000692, 0x00000000}, // PHY_ADR_CALVL_OBS0_1:RD:0:32:=0x00000000
+	{	0x00000693, 0x00000000}, // PHY_ADR_CALVL_OBS1_1:RD:0:32:=0x00000000
+	{	0x00000694, 0x00002A01}, // PHY_ADR_CALVL_FG_0_1:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_1:RW:0:1:=0x01
+	{	0x00000695, 0x00000015}, // PHY_ADR_CALVL_BG_0_1:RW:0:20:=0x000015
+	{	0x00000696, 0x00000015}, // PHY_ADR_CALVL_FG_1_1:RW:0:20:=0x000015
+	{	0x00000697, 0x0000002A}, // PHY_ADR_CALVL_BG_1_1:RW:0:20:=0x00002a
+	{	0x00000698, 0x00000033}, // PHY_ADR_CALVL_FG_2_1:RW:0:20:=0x000033
+	{	0x00000699, 0x0000000C}, // PHY_ADR_CALVL_BG_2_1:RW:0:20:=0x00000c
+	{	0x0000069A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_1:RW:0:20:=0x00000c
+	{	0x0000069B, 0x00000033}, // PHY_ADR_CALVL_BG_3_1:RW:0:20:=0x000033
+	{	0x0000069C, 0x00000000}, // PHY_ADR_ADDR_SEL_1:RW:0:24:=0x000000
+	{	0x0000069D, 0x00000000}, // PHY_ADR_SEG_MASK_1:RW:24:6:=0x00 PHY_ADR_BIT_MASK_1:RW:16:6:=0x00 PHY_ADR_LP4_BOOT_SLV_DELAY_1:RW:0:10:=0x0000
+	{	0x0000069E, 0x00000000}, // PHY_ADR_CALVL_TRAIN_MASK_1:RW:0:6:=0x00
+//	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
+//	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+//	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+//	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
+	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x000006A3, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_1:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_1:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_1:RW+:0:10:=0x0010
+	{	0x000006A4, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_1:RW+:0:4:=0x03
+	{	0x000006A5, 0x00000000}, //
+	{	0x000006A6, 0x00000000}, //
+	{	0x000006A7, 0x00000000}, //
+	{	0x000006A8, 0x00000000}, //
+	{	0x000006A9, 0x00000000}, //
+	{	0x000006AA, 0x00000000}, //
+	{	0x000006AB, 0x00000000}, //
+	{	0x000006AC, 0x00000000}, //
+	{	0x000006AD, 0x00000000}, //
+	{	0x000006AE, 0x00000000}, //
+	{	0x000006AF, 0x00000000}, //
+	{	0x000006B0, 0x00000000}, //
+	{	0x000006B1, 0x00000000}, //
+	{	0x000006B2, 0x00000000}, //
+	{	0x000006B3, 0x00000000}, //
+	{	0x000006B4, 0x00000000}, //
+	{	0x000006B5, 0x00000000}, //
+	{	0x000006B6, 0x00000000}, //
+	{	0x000006B7, 0x00000000}, //
+	{	0x000006B8, 0x00000000}, //
+	{	0x000006B9, 0x00000000}, //
+	{	0x000006BA, 0x00000000}, //
+	{	0x000006BB, 0x00000000}, //
+	{	0x000006BC, 0x00000000}, //
+	{	0x000006BD, 0x00000000}, //
+	{	0x000006BE, 0x00000000}, //
+	{	0x000006BF, 0x00000000}, //
+	{	0x000006C0, 0x00000000}, //
+	{	0x000006C1, 0x00000000}, //
+	{	0x000006C2, 0x00000000}, //
+	{	0x000006C3, 0x00000000}, //
+	{	0x000006C4, 0x00000000}, //
+	{	0x000006C5, 0x00000000}, //
+	{	0x000006C6, 0x00000000}, //
+	{	0x000006C7, 0x00000000}, //
+	{	0x000006C8, 0x00000000}, //
+	{	0x000006C9, 0x00000000}, //
+	{	0x000006CA, 0x00000000}, //
+	{	0x000006CB, 0x00000000}, //
+	{	0x000006CC, 0x00000000}, //
+	{	0x000006CD, 0x00000000}, //
+	{	0x000006CE, 0x00000000}, //
+	{	0x000006CF, 0x00000000}, //
+	{	0x000006D0, 0x00000000}, //
+	{	0x000006D1, 0x00000000}, //
+	{	0x000006D2, 0x00000000}, //
+	{	0x000006D3, 0x00000000}, //
+	{	0x000006D4, 0x00000000}, //
+	{	0x000006D5, 0x00000000}, //
+	{	0x000006D6, 0x00000000}, //
+	{	0x000006D7, 0x00000000}, //
+	{	0x000006D8, 0x00000000}, //
+	{	0x000006D9, 0x00000000}, //
+	{	0x000006DA, 0x00000000}, //
+	{	0x000006DB, 0x00000000}, //
+	{	0x000006DC, 0x00000000}, //
+	{	0x000006DD, 0x00000000}, //
+	{	0x000006DE, 0x00000000}, //
+	{	0x000006DF, 0x00000000}, //
+	{	0x000006E0, 0x00000000}, //
+	{	0x000006E1, 0x00000000}, //
+	{	0x000006E2, 0x00000000}, //
+	{	0x000006E3, 0x00000000}, //
+	{	0x000006E4, 0x00000000}, //
+	{	0x000006E5, 0x00000000}, //
+	{	0x000006E6, 0x00000000}, //
+	{	0x000006E7, 0x00000000}, //
+	{	0x000006E8, 0x00000000}, //
+	{	0x000006E9, 0x00000000}, //
+	{	0x000006EA, 0x00000000}, //
+	{	0x000006EB, 0x00000000}, //
+	{	0x000006EC, 0x00000000}, //
+	{	0x000006ED, 0x00000000}, //
+	{	0x000006EE, 0x00000000}, //
+	{	0x000006EF, 0x00000000}, //
+	{	0x000006F0, 0x00000000}, //
+	{	0x000006F1, 0x00000000}, //
+	{	0x000006F2, 0x00000000}, //
+	{	0x000006F3, 0x00000000}, //
+	{	0x000006F4, 0x00000000}, //
+	{	0x000006F5, 0x00000000}, //
+	{	0x000006F6, 0x00000000}, //
+	{	0x000006F7, 0x00000000}, //
+	{	0x000006F8, 0x00000000}, //
+	{	0x000006F9, 0x00000000}, //
+	{	0x000006FA, 0x00000000}, //
+	{	0x000006FB, 0x00000000}, //
+	{	0x000006FC, 0x00000000}, //
+	{	0x000006FD, 0x00000000}, //
+	{	0x000006FE, 0x00000000}, //
+	{	0x000006FF, 0x00000000}, //
+	{	0x00000700, 0x00000001}, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
+	{	0x00000701, 0x00000000}, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
+	{	0x00000702, 0x00000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
+//	{	0x00000702, 0x01000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
+//	{	0x00000703, 0x04003100}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
+	{	0x00000703, 0x04000300}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
+	{	0x00000704, 0x00020040}, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
+	{	0x00000705, 0x00020055}, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
+	{	0x00000706, 0x00000000}, // SC_PHY_CSLVL_ERROR_CLR:WR:8:1:=0x00 SC_PHY_CSLVL_DEBUG_CONT:WR:0:1:=0x00
+	{	0x00000707, 0x00000000}, // PHY_CSLVL_OBS0:RD:0:32:=0x00000000
+	{	0x00000708, 0x00000000}, // PHY_CSLVL_OBS1:RD:0:32:=0x00000000
+	{	0x00000709, 0x00000050}, // PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 PHY_CALVL_CS_MAP:RW:0:8:=0x50
+	{	0x0000070A, 0x00000000}, // PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_GRP_SHIFT_OBS:RD:16:3:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
+	{	0x0000070B, 0x01010100}, // PHY_LP4_ACTIVE:RW:24:1:=0x01 PHY_ADRCTL_LPDDR:RW:16:1:=0x01 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
+	{	0x0000070C, 0x00000000}, // PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 PHY_UPDATE_CLK_CAL_VALUES:RW:16:1:=0x00 PHY_CALVL_RESULT_MASK:RW:8:2:=0x00 PHY_LPDDR3_CS:RW_D:0:1:=0x00
+	{	0x0000070D, 0x00001102}, // PHY_PLL_CTRL:RW+:0:13:=0x1102
+	{	0x0000070E, 0x00000000}, // PHY_PLL_BYPASS:RW+:0:5:=0x00
+	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
+//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
+	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
+	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
+//	{	0x00000712, 0x00030003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
+//	{	0x00000713, 0x03000300}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
+//	{	0x00000714, 0x00000300}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
+	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
+	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
+	{	0x00000715, 0x00001102}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
+//	{	0x00000715, 0x00001b02}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
+//NG	0x00000715, 0x00001b02, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
+//	{	0x00000715, 0x00001302}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
+	{	0x00000716, 0x000000FF}, // PHY_PLL_OBS_0:RD:8:16:=0x0000 PHY_PLL_WAIT:RW:0:8:=0x64
+	{	0x00000717, 0x00000000}, // PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
+	{	0x00000718, 0x00000000}, // PHY_PLL_OBS_4:RD:16:16:=0x0000 PHY_PLL_OBS_3:RD:0:16:=0x0000
+//	{	0x00000719, 0x00010503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	{	0x00000719, 0x00000503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	{	0x0000071A, 0x027F6E00}, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
+	{	0x0000071B, 0x047F027F}, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
+	{	0x0000071C, 0x00027F6E}, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
+	{	0x0000071D, 0x00047F6E}, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
+	{	0x0000071E, 0x00030F68}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
+	{	0x0000071F, 0x00010F68}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
+	{	0x00000720, 0x00010F68}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
+	{	0x00000721, 0x00010F68}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
+	{	0x00000722, 0x00010F68}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
+	{	0x00000723, 0x00027F6E}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
+	{	0x00000724, 0x00010F68}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
+	{	0x00000725, 0x00027F6E}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
+	{	0x00000726, 0x00010F68}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
+	{	0x00000727, 0x00027F6E}, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
+	{	0x00000728, 0x00010F68}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
+	{	0x00000729, 0x00000000}, // PHY_ADRCTL_RX_CAL:RW:0:25:=0x00000000
+	{	0x0000072A, 0x00000000}, // PHY_ADRCTL_LP3_RX_CAL:RW:0:25:=0x00000000
+	{	0x0000072B, 0x00000000}, // PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
+	{	0x0000072C, 0x65000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
+	{	0x0000072D, 0x00000000}, // PHY_CAL_START_0:WR:8:1:=0x00 PHY_CAL_CLEAR_0:WR:0:1:=0x00
+	{	0x0000072E, 0x00000000}, // PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
+	{	0x0000072F, 0x00000608}, // PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
+	{	0x00000730, 0x00000000}, // PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
+	{	0x00000731, 0x00000000}, // PHY_CAL_RESULT2_OBS_0:RD:0:24:=0x000000
+	{	0x00000732, 0x00000000}, // PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
+	{	0x00000733, 0x00000000}, // PHY_AC_LPBK_OBS_SELECT:RW:0:5:=0x00
+	{	0x00000734, 0x00000000}, // PHY_AC_LPBK_ENABLE:RW:0:32:=0x00000000
+	{	0x00000735, 0x00000000}, // PHY_AC_LPBK_CONTROL:RW:0:9:=0x0000
+	{	0x00000736, 0x00000000}, // PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
+	{	0x00000737, 0x00000000}, // PHY_AC_CLK_LPBK_CONTROL:RW:24:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:16:=0x0000 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:4:=0x00
+	{	0x00000738, 0x00000000}, // PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
+	{	0x00000739, 0x00000000}, // PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
+	{	0x0000073A, 0x00000000}, // PHY_DDL_AC_MODE:RW:0:11:=0x0000
+};
+
+
+static const uint32_t DDR_PI_suresh[181][2] = 
+{
+
+	{	0x00000200, 0x00000B00}, // PI_VERSION:RD:16:16:=0x0000 PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
+	{	0x00000201, 0x00000100}, // PI_TCMD_GAP:RW:16:16:=0x0000 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x00
+	{	0x00000202, 0x00000118}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00000118
+//	{	0x00000202, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00006098
+	{	0x00000203, 0x0000008C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x008c
+//	{	0x00000203, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x304c
+	{	0x00000204, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00006098
+	{	0x00000205, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F1:RW:0:16:=0x304c
+	{	0x00000206, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00006098
+	{	0x00000207, 0x008C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
+//	{	0x00000207, 0x304C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
+	{	0x00000208, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
+	{	0x00000209, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
+	{	0x0000020A, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
+	{	0x0000020B, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
+	{	0x0000020C, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F1:RW:0:16:=0x304c
+	{	0x0000020D, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
+	{	0x0000020E, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
+	{	0x0000020F, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
+	{	0x00000210, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
+	{	0x00000211, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F2:RW:0:16:=0x304c
+	{	0x00000212, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
+	{	0x00000213, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
+	{	0x00000214, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
+	{	0x00000215, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
+	{	0x00000216, 0x00010000}, // PI_EXIT_AFTER_INIT_CALVL:RW_D:16:1:=0x01 PI_CONTROL_ERROR_STATUS:RD:0:9:=0x0000
+//	{	0x00000217, 0x00000005}, // PI_FREQ_MAP:RW:0:32:=0x00000007
+	{	0x00000217, 0x00000003}, // PI_FREQ_MAP:RW:0:32:=0x00000007
+//	{	0x00000218, 0x01000002}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
+	{	0x00000218, 0x01000001}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
+	{	0x00000219, 0x00000000}, // PI_SEQ1_PAT:RW:0:28:=0x00000000
+	{	0x0000021A, 0x00000000}, // PI_SEQ1_PAT_MASK:RW:0:28:=0x00000000
+	{	0x0000021B, 0x00000000}, // PI_SEQ2_PAT:RW:0:28:=0x00000000
+	{	0x0000021C, 0x00000000}, // PI_SEQ2_PAT_MASK:RW:0:28:=0x00000000
+	{	0x0000021D, 0x00000000}, // PI_SEQ3_PAT:RW:0:28:=0x00000000
+	{	0x0000021E, 0x00000000}, // PI_SEQ3_PAT_MASK:RW:0:28:=0x00000000
+	{	0x0000021F, 0x00000000}, // PI_SEQ4_PAT:RW:0:28:=0x00000000
+	{	0x00000220, 0x00000000}, // PI_SEQ4_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000221, 0x00000000}, // PI_SEQ5_PAT:RW:0:28:=0x00000000
+	{	0x00000222, 0x00000000}, // PI_SEQ5_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000223, 0x00000000}, // PI_SEQ6_PAT:RW:0:28:=0x00000000
+	{	0x00000224, 0x00000000}, // PI_SEQ6_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000225, 0x00000000}, // PI_SEQ7_PAT:RW:0:28:=0x00000000
+	{	0x00000226, 0x00000000}, // PI_SEQ7_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000227, 0x00000000}, // PI_SEQ8_PAT:RW:0:28:=0x00000000
+	{	0x00000228, 0x00000000}, // PI_SEQ8_PAT_MASK:RW:0:28:=0x00000000
+//	{	0x00000229, 0x0f000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
+//	{	0x00000229, 0x01000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
+	{	0x00000229, 0x05000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
+	{	0x0000022A, 0x08494925}, // PI_TMRR:RW:24:4:=0x08 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:16:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:8:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x25
+/*--150819
+	{	0x0000022B, 0x380E0C04}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
+	{	0x0000022C, 0x0002500E}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
+*/
+//150819->
+	{	0x0000022B, (PI_CASLAT_LIN<<24)|(PI_WRLAT<<16)|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
+	{	0x0000022C, 0x00020000|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
+//<-
+	{	0x0000022D, 0x00460003}, // PI_TREF_F0:RW:16:16:=0x0046 PI_TRFC_F0:RW:0:10:=0x0003
+	{	0x0000022E, 0x182600CF}, // PI_TREF_F1:RW:16:16:=0x1826 PI_TRFC_F1:RW:0:10:=0x00cf
+	{	0x0000022F, 0x182600CF}, // PI_TREF_F2:RW:16:16:=0x1826 PI_TRFC_F2:RW:0:10:=0x00cf
+	{	0x00000230, 0x00000005}, // PI_SWLVL_OP_DONE:RD:24:1:=0x00 PI_SWLVL_LOAD:WR:16:1:=0x00 PI_TREF_INTERVAL:RW:0:16:=0x0005
+	{	0x00000231, 0x00000000}, // PI_SW_WRLVL_RESP_3:RD:24:1:=0x00 PI_SW_WRLVL_RESP_2:RD:16:1:=0x00 PI_SW_WRLVL_RESP_1:RD:8:1:=0x00 PI_SW_WRLVL_RESP_0:RD:0:1:=0x00
+	{	0x00000232, 0x00000000}, // PI_SW_RDLVL_RESP_3:RD:24:2:=0x00 PI_SW_RDLVL_RESP_2:RD:16:2:=0x00 PI_SW_RDLVL_RESP_1:RD:8:2:=0x00 PI_SW_RDLVL_RESP_0:RD:0:2:=0x00
+	{	0x00000233, 0x00000000}, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
+	{	0x00000234, 0x00000000}, // PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_RD_SLICE_0:WR:8:1:=0x00 PI_SWLVL_WR_SLICE_0:WR:0:1:=0x00
+	{	0x00000235, 0x00000000}, // PI_SWLVL_RD_SLICE_2:WR:24:1:=0x00 PI_SWLVL_WR_SLICE_2:WR:16:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:8:2:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
+	{	0x00000236, 0x00000000}, // PI_SW_WDQLVL_RESP_3:RD:24:2:=0x00 PI_SWLVL_RD_SLICE_3:WR:16:1:=0x00 PI_SWLVL_WR_SLICE_3:WR:8:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:0:2:=0x00
+	{	0x00000237, 0x00000000}, // PI_SWLVL_SM2_RD:WR:24:1:=0x00 PI_SWLVL_SM2_WR:WR:16:1:=0x00 PI_SWLVL_SM2_START:WR:8:1:=0x00 PI_SW_WDQLVL_VREF:RW:0:7:=0x00
+	{	0x00000238, 0x01000000}, // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_SRE_PERIOD_EN:RW:16:1:=0x00 PI_DFS_PERIOD_EN:RW:8:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:0:1:=0x00
+	{	0x00000239, 0x00040404}, // PI_WRLVL_REQ:WR:24:1:=0x00 PI_TDFI_CTRL_DELAY_F2:RW_D:16:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x04
+	{	0x0000023A, 0x01280A00}, // PI_WRLVL_EN:RW:24:2:=0x01 PI_WLMRD:RW:16:6:=0x28 PI_WLDQSEN:RW:8:6:=0x0a PI_WRLVL_CS:RW:0:2:=0x00
+	{	0x0000023B, 0x00000000}, // PI_WRLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WRLVL_PERIODIC:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000023C, 0x00030000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000023C, 0x00010000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000023D, 0x00001440}, // PI_TDFI_WRLVL_WW:RW:8:10:=0x0014 PI_TDFI_WRLVL_EN:RW:0:8:=0x03
+	{	0x0000023E, 0x00000000}, // PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
+	{	0x0000023F, 0x00000000}, // PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
+	{	0x00000240, 0x00060102}, // PI_TODTL_2CMD_F0:RW:24:8:=0x00 PI_WRLVL_EN_DEASSERT_2_MRR:RW:16:5:=0x06 PI_WRLVL_MRR_DQ_RETURN_HIZ:RW:8:1:=0x01 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
+	{	0x00000241, 0x00010001}, // PI_TODTL_2CMD_F2:RW:24:8:=0x00 PI_ODT_EN_F1:RW:16:1:=0x01 PI_TODTL_2CMD_F1:RW:8:8:=0x00 PI_ODT_EN_F0:RW:0:1:=0x01
+	{	0x00000242, 0x01000101}, // PI_ODT_RD_MAP_CS0:RW:24:4:=0x01 PI_TODTH_RD:RW:16:4:=0x00 PI_TODTH_WR:RW:8:4:=0x01 PI_ODT_EN_F2:RW:0:1:=0x01
+	{	0x00000243, 0x04020201}, // PI_ODT_RD_MAP_CS2:RW:24:4:=0x04 PI_ODT_WR_MAP_CS1:RW:16:4:=0x02 PI_ODT_RD_MAP_CS1:RW:8:4:=0x02 PI_ODT_WR_MAP_CS0:RW:0:4:=0x01
+	{	0x00000244, 0x00080804}, // PI_EN_ODT_ASSERT_EXCEPT_RD:RW:24:1:=0x00 PI_ODT_WR_MAP_CS3:RW:16:4:=0x08 PI_ODT_RD_MAP_CS3:RW:8:4:=0x08 PI_ODT_WR_MAP_CS2:RW:0:4:=0x04
+	{	0x00000245, 0x00000000}, // PI_TODTON_MIN_F1:RW:24:4:=0x00 PI_ODTLON_F1:RW:16:4:=0x00 PI_TODTON_MIN_F0:RW:8:4:=0x00 PI_ODTLON_F0:RW:0:4:=0x00
+	{	0x00000246, 0x08030000}, // PI_WR_TO_ODTH_F1:RW:24:6:=0x08 PI_WR_TO_ODTH_F0:RW:16:6:=0x03 PI_TODTON_MIN_F2:RW:8:4:=0x00 PI_ODTLON_F2:RW:0:4:=0x00
+	{	0x00000247, 0x15150408}, // PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+	{	0x00000248, 0x00000000}, // PI_RDLVL_SEQ_EN:RW:24:4:=0x00 PI_RDLVL_CS:RW:16:2:=0x00 PI_RDLVL_GATE_REQ:WR:8:1:=0x00 PI_RDLVL_REQ:WR:0:1:=0x00
+	{	0x00000249, 0x00000000}, // PI_RDLVL_GATE_PERIODIC:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_PERIODIC:RW:8:1:=0x00 PI_RDLVL_GATE_SEQ_EN:RW:0:4:=0x00
+	{	0x0000024A, 0x00000000}, // PI_RDLVL_GATE_ROTATE:RW:24:1:=0x00 PI_RDLVL_ROTATE:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
+//	{	0x0000024B, 0x001E0303}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
+	{	0x0000024B, 0x001E0101}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
+	{	0x0000024C, 0x00000000}, // PI_TDFI_RDLVL_RESP:RW:0:32:=0x00000000
+//	{	0x0000024D, 0x01010300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
+//	{	0x0000024D, 0x01000300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000024D, 0x01000100}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000024E, 0x00000000}, // PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
+	{	0x0000024F, 0x00000000}, // PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:2:=0x00
+	{	0x00000250, 0x01000000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+	{	0x00000251, 0x00010101}, // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
+/*--150819
+	{	0x00000252, 0x000E0E05}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
+	{	0x00000253, 0x000C0C02}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
+*/
+//150819->
+	{	0x00000252, (PI_RDLAT_ADJ<<16)|(PI_RDLAT_ADJ<<8)|(PI_RDLAT_ADJ<<0)}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
+	{	0x00000253, (PI_WRLAT_ADJ<<16)|(PI_WRLAT_ADJ<<8)|(PI_WRLAT_ADJ<<0)}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
+//<-
+	{	0x00000254, 0x02060601}, // PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+	{	0x00000255, 0x00000000}, // RESERVED:RW:24:4:=0x00 RESERVED:RW:16:1:=0x00 PI_CALVL_CS:RW:8:2:=0x00 PI_CALVL_REQ:WR:0:1:=0x00
+	{	0x00000256, 0x00000003}, // PI_CALVL_ROTATE:RW:24:1:=0x00 PI_CALVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_CALVL_PERIODIC:RW:8:1:=0x00 PI_CALVL_SEQ_EN:RW:0:2:=0x03
+//	{	0x00000257, 0x00181703}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+	{	0x00000257, 0x00181701}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+	{	0x00000258, 0x00280006}, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
+	{	0x00000259, 0x00280016}, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
+	{	0x0000025A, 0x00000016}, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+	{	0x0000025B, 0x00000000}, // PI_TDFI_CALVL_RESP:RW:0:32:=0x00000000
+	{	0x0000025C, 0x00000000}, // PI_TDFI_CALVL_MAX:RW:0:32:=0x00000000
+	{	0x0000025D, 0x00000000}, // PI_CALVL_ERROR_STATUS:RD:16:2:=0x00 PI_CALVL_EN:RW:8:2:=0x01 PI_CALVL_RESP_MASK:RW:0:1:=0x00
+	{	0x0000025E, 0x140A0000}, // PI_TCAMRD:RW:24:6:=0x14 PI_TCACKEL:RW:16:5:=0x0a PI_CALVL_INTERVAL:RW:0:16:=0x0000
+	{	0x0000025F, 0x00FF010A}, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+	{	0x00000260, 0x03018D03}, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+	{	0x00000261, 0x000A018D}, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+	{	0x00000262, 0x00060100}, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+	{	0x00000263, 0x01000006}, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+	{	0x00000264, 0x018E018E}, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
+	{	0x00000265, 0x018E0100}, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
+	{	0x00000266, 0x0F0F018E}, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
+	{	0x00000267, 0x10010204}, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
+	{	0x00000268, 0x09090605}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+//	{	0x00000268, 0x090906ff}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+	{	0x00000269, 0x20000202}, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
+	{	0x0000026A, 0x00201000}, // PI_TDFI_INIT_START_F1:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F0:RW:0:16:=0x1000
+	{	0x0000026B, 0x00201000}, // PI_TDFI_INIT_START_F2:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F1:RW:0:16:=0x1000
+	{	0x0000026C, 0x04041000}, // PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:24:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:16:8:=0x04 PI_TDFI_INIT_COMPLETE_F2:RW:0:16:=0x1000
+	{	0x0000026D, 0x18020100}, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+	{	0x0000026E, 0x00010118}, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+	{	0x0000026F, 0x004B004A}, // PI_TDFI_WDQLVL_RW:RW:16:10:=0x004b PI_TDFI_WDQLVL_WR:RW:0:10:=0x004a
+//	{	0x00000270, 0x0F010000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x00000270, 0x0F050000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x00000271, 0x0102040F}, // PI_WDQLVL_VREF_DELTA:RW:24:4:=0x01 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_VREF_INITIAL_STOP_POINT:RW:0:7:=0x1e
+	{	0x00000272, 0x34000000}, // PI_TDFI_WDQLVL_EN:RW:24:8:=0x34 PI_WDQLVL_CS:RW:16:2:=0x00 PI_WDQLVL_REQ:WR:8:1:=0x00 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
+	{	0x00000273, 0x00000000}, // PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
+	{	0x00000274, 0x00000000}, // PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
+	{	0x00000275, 0x00010000}, // PI_WDQLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WDQLVL_EN:RW:16:2:=0x01 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000
+
+// 150819 :
+	{	0x00000276, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|0x00}, // PI_MR3_DATA_F0_0:RW+:24:8:=0x31 PI_MR2_DATA_F0_0:RW+:16:8:=0x00 PI_MR1_DATA_F0_0:RW+:8:8:=0x00 PI_WDQLVL_ERROR_STATUS:RD:0:2:=0x00
+	{	0x00000277, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F1_0:RW+:24:8:=0x50 PI_MR14_DATA_F0_0:RW+:16:8:=0x11 PI_MR12_DATA_F0_0:RW+:8:8:=0x11 PI_MR11_DATA_F0_0:RW+:0:8:=0x00
+	{	0x00000278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F1_0:RW+:24:8:=0x11 PI_MR11_DATA_F1_0:RW+:16:8:=0x00 PI_MR3_DATA_F1_0:RW+:8:8:=0x31 PI_MR2_DATA_F1_0:RW+:0:8:=0x2d
+	{	0x00000279, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F2_0:RW+:24:8:=0x31 PI_MR2_DATA_F2_0:RW+:16:8:=0x2d PI_MR1_DATA_F2_0:RW+:8:8:=0x50 PI_MR14_DATA_F1_0:RW+:0:8:=0x11
+	{	0x0000027A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR13_DATA_0:RW+:24:8:=0x00 PI_MR14_DATA_F2_0:RW+:16:8:=0x11 PI_MR12_DATA_F2_0:RW+:8:8:=0x11 PI_MR11_DATA_F2_0:RW+:0:8:=0x00
+	{	0x0000027B, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F0_1:RW+:24:8:=0x00 PI_MR3_DATA_F0_1:RW+:16:8:=0x31 PI_MR2_DATA_F0_1:RW+:8:8:=0x00 PI_MR1_DATA_F0_1:RW+:0:8:=0x00
+	{	0x0000027C, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F1_1:RW+:24:8:=0x2d PI_MR1_DATA_F1_1:RW+:16:8:=0x50 PI_MR14_DATA_F0_1:RW+:8:8:=0x11 PI_MR12_DATA_F0_1:RW+:0:8:=0x11
+	{	0x0000027D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F1_1:RW+:24:8:=0x11 PI_MR12_DATA_F1_1:RW+:16:8:=0x11 PI_MR11_DATA_F1_1:RW+:8:8:=0x00 PI_MR3_DATA_F1_1:RW+:0:8:=0x31
+	{	0x0000027E, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F2_1:RW+:24:8:=0x00 PI_MR3_DATA_F2_1:RW+:16:8:=0x31 PI_MR2_DATA_F2_1:RW+:8:8:=0x2d PI_MR1_DATA_F2_1:RW+:0:8:=0x50
+	{	0x0000027F, (PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR1_DATA_F0_2:RW+:24:8:=0x00 PI_MR13_DATA_1:RW+:16:8:=0x00 PI_MR14_DATA_F2_1:RW+:8:8:=0x11 PI_MR12_DATA_F2_1:RW+:0:8:=0x11
+	{	0x00000280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F0_2:RW+:24:8:=0x11 PI_MR11_DATA_F0_2:RW+:16:8:=0x00 PI_MR3_DATA_F0_2:RW+:8:8:=0x31 PI_MR2_DATA_F0_2:RW+:0:8:=0x00
+	{	0x00000281, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F1_2:RW+:24:8:=0x31 PI_MR2_DATA_F1_2:RW+:16:8:=0x2d PI_MR1_DATA_F1_2:RW+:8:8:=0x50 PI_MR14_DATA_F0_2:RW+:0:8:=0x11
+	{	0x00000282, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F2_2:RW+:24:8:=0x50 PI_MR14_DATA_F1_2:RW+:16:8:=0x11 PI_MR12_DATA_F1_2:RW+:8:8:=0x11 PI_MR11_DATA_F1_2:RW+:0:8:=0x00
+	{	0x00000283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F2_2:RW+:24:8:=0x11 PI_MR11_DATA_F2_2:RW+:16:8:=0x00 PI_MR3_DATA_F2_2:RW+:8:8:=0x31 PI_MR2_DATA_F2_2:RW+:0:8:=0x2d
+	{	0x00000284, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0)}, // PI_MR2_DATA_F0_3:RW+:24:8:=0x00 PI_MR1_DATA_F0_3:RW+:16:8:=0x00 PI_MR13_DATA_2:RW+:8:8:=0x00 PI_MR14_DATA_F2_2:RW+:0:8:=0x11
+	{	0x00000285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F0_3:RW+:24:8:=0x11 PI_MR12_DATA_F0_3:RW+:16:8:=0x11 PI_MR11_DATA_F0_3:RW+:8:8:=0x00 PI_MR3_DATA_F0_3:RW+:0:8:=0x31
+	{	0x00000286, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F1_3:RW+:24:8:=0x00 PI_MR3_DATA_F1_3:RW+:16:8:=0x31 PI_MR2_DATA_F1_3:RW+:8:8:=0x2d PI_MR1_DATA_F1_3:RW+:0:8:=0x50
+	{	0x00000287, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F2_3:RW+:24:8:=0x2d PI_MR1_DATA_F2_3:RW+:16:8:=0x50 PI_MR14_DATA_F1_3:RW+:8:8:=0x11 PI_MR12_DATA_F1_3:RW+:0:8:=0x11
+	{	0x00000288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F2_3:RW+:24:8:=0x11 PI_MR12_DATA_F2_3:RW+:16:8:=0x11 PI_MR11_DATA_F2_3:RW+:8:8:=0x00 PI_MR3_DATA_F2_3:RW+:0:8:=0x31
+	{	0x00000289, 0x00020000                              |(PI_MR13<<0)}, // PI_ROW_DIFF:RW:16:3:=0x02 PI_BANK_DIFF:RW:8:2:=0x00 PI_MR13_DATA_3:RW+:0:8:=0x00
+
+//150819-> //F0-F2 have same value
+	{	0x0000028A, (PI_TFC<<16)|(PI_TFC<<0)}, // PI_TFC_F1:RW:16:10:=0x018d PI_TFC_F0:RW:0:10:=0x0005
+	{	0x0000028B, (PI_TRTP<<24)|(PI_TCCD<<16)|(PI_TFC<<0)}, // PI_TRTP_F0:RW:24:4:=0x08 PI_TCCD:RW:16:5:=0x08 PI_TFC_F2:RW:0:10:=0x018d
+	{	0x0000028C, (PI_TWR<<24) |(PI_TWTR<<16)|(PI_TRCD<<8)|(PI_TRP<<0)}, // PI_TWR_F0:RW:24:6:=0x04 PI_TWTR_F0:RW:16:6:=0x06 PI_TRCD_F0:RW:8:8:=0x04 PI_TRP_F0:RW:0:8:=0x03
+	{	0x0000028D, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F0:RW:24:8:=0x03 PI_TRAS_MAX_F0:RW:0:17:=0x000578
+	{	0x0000028E, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F0:RW:24:8:=0x0a PI_TMRD_F0:RW:16:6:=0x0a PI_TCCDMW_F0:RW:8:6:=0x20 PI_TDQSCK_MAX_F0:RW:0:4:=0x01
+	{	0x0000028F, (PI_TWTR<<24) | (PI_TRCD<<16)|(PI_TRP<<8)   |(PI_TRTP<<0)}, // PI_TWTR_F1:RW:24:6:=0x12 PI_TRCD_F1:RW:16:8:=0x1d PI_TRP_F1:RW:8:8:=0x22 PI_TRTP_F1:RW:0:4:=0x0c
+	{	0x00000290, (PI_TRAS_MAX<<8) | (PI_TWR<<0)}, // PI_TRAS_MAX_F1:RW:8:17:=0x01b207 PI_TWR_F1:RW:0:6:=0x1f
+	{	0x00000291, (PI_TMRD<<24) | (PI_TCCDMW<<16) | (PI_TDQSCK_MAX<<8)|(PI_TRAS_MIN<<0)}, // PI_TMRD_F1:RW:24:6:=0x17 PI_TCCDMW_F1:RW:16:6:=0x20 PI_TDQSCK_MAX_F1:RW:8:4:=0x06 PI_TRAS_MIN_F1:RW:0:8:=0x43
+	{	0x00000292, (PI_TRCD<<24) | (PI_TRP<<16) | (PI_TRTP<<8)|(PI_TMRW<<0)}, // PI_TRCD_F2:RW:24:8:=0x1d PI_TRP_F2:RW:16:8:=0x22 PI_TRTP_F2:RW:8:4:=0x0c PI_TMRW_F1:RW:0:8:=0x0a
+	{	0x00000293, (PI_TWR<<8)|(PI_TWTR<<0)}, // PI_TWR_F2:RW:8:6:=0x1f PI_TWTR_F2:RW:0:6:=0x12
+	{	0x00000294, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F2:RW:24:8:=0x43 PI_TRAS_MAX_F2:RW:0:17:=0x01b207
+	{	0x00000295, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F2:RW:24:8:=0x0a PI_TMRD_F2:RW:16:6:=0x17 PI_TCCDMW_F2:RW:8:6:=0x20 PI_TDQSCK_MAX_F2:RW:0:4:=0x06	
+//<-
+	{	0x00000296, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x00000297, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x00000298, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x00000299, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x0000029A, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x0000029B, 0x00000000}, // PI_INT_STATUS:RD:0:17:=0x000000
+	{	0x0000029C, 0x00000000}, // PI_INT_ACK:WR:0:16:=0x0000
+	{	0x0000029D, 0x00000000}, // PI_INT_MASK:RW:0:17:=0x000000
+	{	0x0000029E, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x0000029F, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x000002A0, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x000002A1, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x000002A2, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A3, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A4, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A5, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A6, 0x00000000}, // PI_BIST_FAIL_ADDR:RD:0:34:=0x00000000
+	{	0x000002A7, 0x01000400}, // PI_CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:34:=0x00
+	{	0x000002A8, 0x00008C00}, // PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+	{	0x000002A9, 0x00000578}, // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+	{	0x000002AA, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+	{	0x000002AB, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+	{	0x000002AC, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+	{	0x000002AD, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+	{	0x000002AE, 0x04000001}, // PI_ADDR_SPACE:RW:24:6:=0x08 PI_BIST_RESULT:RD:16:2:=0x00 PI_BIST_GO:WR:8:1:=0x00 PI_UPDATE_ERROR_STATUS:RD:0:7:=0x00
+	{	0x000002AF, 0x00000001}, // PI_BIST_ADDR_CHECK:RW:8:1:=0x01 PI_BIST_DATA_CHECK:RW:0:1:=0x00
+	{	0x000002B0, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00000000
+	{	0x000002B1, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00
+//	{	0x000002B2, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+//	{	0x000002B3, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+	{	0x000002B2, 0xFFFFFFff}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+	{	0x000002B3, 0xFFFFFFFF}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+	{	0x000002B4, 0x00000001}, // PI_COL_DIFF:RW:0:4:=0x01
+};
+
+
+
+static const uint32_t DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[DDR_PHY_PVT_OVERWRITE_NUM][2] = 
+{
+
+// By JTAG
+	{	0x0000071E, ((0x31 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_FDBK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x0000071F, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DATA_TERM:RW+:0:17:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000720, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DQS_TERM:RW+:0:17:=  pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000721, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_ADDR_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000722, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CLK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000724, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CKE_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000726, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_RST_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000728, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CS_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+
+};
+
+static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
+{
+	{	0x00000420, 0x20741365}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 20741365 : 00101101 : 2d -> d2
+	{	0x000004A0, 0x34256107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34256107 : 10010101 : 95 -> 6a
+	{	0x00000520, 0x57460321}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 57460321 : 11000101 : c5 -> 3a
+	{	0x000005A0, 0x70614532}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 70614532 : 10010110 : 96 -> 69
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)
+	{	0x0000040E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
+{
+	{	0x00000420, 0x23547610}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 23547610 : 01101010 : 6a -> 95
+	{	0x000004A0, 0x34526107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34526107 : 10100101 : a5 -> 5a
+	{	0x00000520, 0x67452310}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 67452310 : 01010110 : 56 -> a9
+	{	0x000005A0, 0x32106754}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 32106754 : 10100110 : a6 -> 59
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+//	{	0x0000060C, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
+//	{	0x0000060D, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
+//	{	0x0000060E, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
+////	{	0x0000060F, 0x02543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+//	{	0x0000060F, 0x01543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+
+//	{	0x0000061C, 0x00dcba98}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
+	{	0x0000060D, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
+	{	0x0000060E, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
+	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+//	{	0x0000060F, 0x01dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)	
+	{	0x0000040E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+};
+
+static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
+{
+	{	0x00000420, 0x30216754}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 30216754 : 10010110 : 96 -> 69
+	{	0x000004A0, 0x67453210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 67453210 : 01011010 : 5a -> a5
+	{	0x00000520, 0x70165243}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 70165243 : 10101001 : a9 -> 56
+	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 07162345 : 01100101 : 65 -> 9a
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)		
+	{	0x0000040E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
+{
+	{	0x00000420, 0x01327654}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01327654 : 01101010 : 6a -> 95
+	{	0x000004A0, 0x70615432}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM : 70615432 : 10011010 : 9a -> 65
+	{	0x00000520, 0x54760123}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM : 54760123 : 10100101 : a5 -> 5a
+	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM : 07162345 : 01100101 : 65 -> 9a
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)			
+	{	0x0000040E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_CA_DELAY[7][2] = 
+{
+	{	0x0000061F, 0x0002A06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02A002A0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02A002A0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002A0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002A003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02A002A0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002A0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+
+static const uint32_t DDR_CA_DELAY_CH0[7][2] = 
+{
+	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+static const uint32_t DDR_CA_DELAY_CH1[7][2] = 
+{
+	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002D003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02D002D0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002D0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+static const uint32_t DDR_CA_DELAY_CH2[7][2] = 
+{
+	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+static const uint32_t DDR_CA_DELAY_CH3[7][2] = 
+{
+	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+#endif /* __INIT_DRAM_TBL_H3_ES10_ */
diff --git a/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c b/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
new file mode 100644
index 0000000..03ee09d
--- /dev/null
+++ b/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
@@ -0,0 +1,4799 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <stdint.h>		//for uint32_t
+#include <string.h>		//for uint32_t
+#include <stdio.h>		//for uint32_t
+#include "boot_init_dram_h3_ws11.h"
+
+///////////////////////////////////////////////////////////
+// Board define
+
+#define	BOARD_SALVATOR_X
+//#define	BOARD_SALVATOR_M
+//#define	BOARD_KRIEK
+
+#define	DDR_ES1px	1	// 1:ES1.1 / 0:ES1.0
+//#define	DDR_BACKUPMODE
+//#define	DDR_QOSSETTING
+
+///////////////////////////////////////////////////////////
+#include "init_dram_tbl_h3_ws11.h"
+//#include "bit.h"
+//#include "reg_rcarh3.h"
+
+
+#define	RCAR_DDR_VERSION	"rev.0.13"
+
+
+///////////////////////////////////////////////////////////
+/* add start */
+#include <debug.h>
+#define	RST_BASE				(0xE6160000U)
+#define	RST_MODEMR				(RST_BASE + 0x0060U)
+#define	CPG_BASE				(0xE6150000U)
+#define	CPG_PLLECR				(CPG_BASE + 0x00D0U)
+#define	CPG_CPGWPR				(CPG_BASE + 0x900U)
+#define	CPG_PLL3CR				(CPG_BASE + 0x0DCU)
+#define	CPG_SRCR4				(CPG_BASE + 0x0BCU)
+#define	CPG_SRSTCLR4			(CPG_BASE + 0x950U)
+///////////////////////////////////////////////////////////
+
+
+///////////////////////////////////////////////////////////
+#define	DDR_DEBUG_ES1P1						// ES1.1 debug code
+#define	DDR_DEBUG_WL
+#define	DDR_DEBUG_REG_DDRPHY
+//#define	DDR_DEBUG_MEMCHK
+//#define	DDR_DEBUG_ODTMODE
+//#define	DDR_DEBUG_VREF
+//#define	DDR_DEBUG_FREQ			0
+//#define	DDR_DEBUG_ODT2
+//#define	DDR_DEBUG_PST_AMBLE		1
+//#define	DDR_DEBUG_REF
+//#define	DDR_DEBUG_DBI		0x02
+
+///////////////////////////////////////////////////////////
+// Kriek board settings
+#ifdef	BOARD_KRIEK
+#define DDR_REF_PR
+#define DDR_PAD_NORMAL
+#define DDR_2RANK
+#define DDR_KRIEK_MEMSWAP
+#endif 
+
+///////////////////////////////////////////////////////////
+
+#define	DDR_WDQLVL_CHAB_SWAP_WA
+#define	DDR_ODT_SET			0x7170
+
+#ifdef DDR_2RANK			// 2Rank
+#define	DDR_CSMAP		0xF
+#define	DDR_CSMAP_WDQLVL	0xF
+#define	DDR_CSMAP_RDLVL		0xF
+#define	DDR_CSMAP_GTLVL		0xF
+#define	DDR_CSMAP_WRLVL		0xF
+#define	DDR_CSMAP_CALVL		0xF
+#else					// 1Rank
+#define	DDR_CSMAP		0x5
+#define	DDR_CSMAP_WDQLVL	0x5
+#define	DDR_CSMAP_RDLVL		0x1
+#define	DDR_CSMAP_GTLVL		0x1
+#define	DDR_CSMAP_WRLVL		0x1
+#define	DDR_CSMAP_CALVL		0x1
+#endif
+
+
+#define	DDR_LVLEN				0x1e
+#define	DDR_FDIV				0x0
+#define	DDR_FDIVA				0x0
+#define	DDR_PLL3ONLY
+
+#define	DDR_DRIVE				0x1
+#define	DDR_LPDDR4_EN_OFF_FIRST	0x1
+#define	DDR_LP4_BOOT_DISABLE	0x1
+
+#ifdef DDR_PAD_NORMAL
+//#define	DDR_PAD_BOOST			0x0		// not define
+//#define	DDR_PAD_ADDR_CS_DRIVE	0x27f6e		// not define
+//#define	DDR_PAD_CLK_DRIVE		0x47F6E		// not define
+//#define	DDR_PVTR_ADJ			0x0		// not define
+#define	DDR_PVTR_ADJ			0x8
+#else
+#define	DDR_PAD_BOOST			0x0
+#define	DDR_PAD_ADDR_CS_DRIVE	0x7f2c
+#define	DDR_PVTR_ADJ			0x8
+#endif
+
+#define	DDR_RX_CAL_MAN			0x033f
+
+#ifdef	DDR_DEBUG_DBI
+#define	DDR_MR3					0xF1	//0xF1 W/DBI , 0x31 noDBI
+#else
+#define	DDR_MR3					0x31
+#endif
+
+#ifdef DDR_PAD_NORMAL
+#define	DDR_MR11				0x36	// ca.odt=80 ohm / dq.odt=40 ohm
+#else
+#define	DDR_MR11				0x32	// 120 ohm
+#endif
+#define	DDR_MR22				0x06
+
+#ifdef DDR_PAD_NORMAL
+#define	DDR_TSEL_SELECT			0x00006E0E
+
+#ifdef BOARD_KRIEK
+#define	DDR_VREF				0x0F02
+#else
+#define	DDR_VREF				0x0F19
+#endif
+
+#else
+#define	DDR_TSEL_SELECT			0x00002C0C
+
+#define	DDR_VREF				0x0F1F
+#endif
+
+#define	DDR_PAD_CAL_WA
+#ifdef DDR_PAD_NORMAL
+#define	DDR_PAD_CAL_WA2
+#endif
+
+#define	DDR_UPDT_WA				0x1c48
+#define	DDR_FREQCHG
+
+#define	DDR_RDDQSDQ				0x0
+#define	DDR_CALVLSIDE			0x2
+#define	DDR_LOWDIV				0x4
+#define	DDR_LOWFIX				0x17
+
+#define	DDR_BPGRP				0x000
+#define	DDR_BPCAD				0x000
+
+#ifdef BOARD_KRIEK
+#define DRAM_CH_CNT				4
+#define	DDR_PHYVALID			0x5
+#else
+#define DRAM_CH_CNT				4
+#define	DDR_PHYVALID			0xf
+#endif
+#define	DDR_PHYMRW				0xf
+
+#define	DDR_TVAL0				0
+#define	DDR_TVAL1				0
+#define	DDR_TVAL2				0
+#define	DDR_DBS_DFI_WA
+
+#ifdef DDR_PAD_NORMAL
+#define	DDR_CAD					0x240
+#define	DDR_GRP_A				0x240
+#define	DDR_GRP_B				0x240
+#else
+#define	DDR_CAD					0x200
+#define	DDR_GRP_A				0x200
+#define	DDR_GRP_B				0x200
+#endif
+
+#define	DDR_PVTCODE_0			0x10
+#define	DDR_PVTCODE_1			0x20
+#define	DDR_PVTCODE_2			0x20
+
+#define DDR1600_CLK				0x2F		// 1600
+#define DDR2400_CLK				0x47		// 2400
+#define DDR2800_CLK				0x53		// 2800
+#define DDR3200_CLK				0x5f		// 3200
+
+#ifdef DDR_DEBUG_FREQ
+#define DDR1433_CLK				0x2A		// 1433(1433.3333)
+#define DDR1466_CLK				0x2B		// 1466(1466.6652)
+#define DDR1500_CLK				0x2C		// 1500
+#define DDR1533_CLK				0x2D		// 1533(1533.3333)
+#define DDR2900_CLK				0x56		// 2900
+#define DDR3000_CLK				0x59		// 3000
+#define DDR3100_CLK				0x5C		// 3100
+#define DDR3133_CLK				0x5D		// 3133
+#define DDR3166_CLK				0x5E		// 3166
+#endif
+
+// 9/24
+#define DDR_CACS_CAPTURE_CNT	0x02
+#define DDR_CACS_RESP_WAIT_CNT	0x00
+#define DDR_CACS_CCCP			0x2816
+#define DDR_CACS_START			0x280		// 0x320
+#define DDR_CACS_QTR			0x80		// 0x40
+#define DDR_CACS_STEP			0x03
+
+#define	DBSC_REFINTS			0x1;		// 0: Average interval is REFINT. / 1: Average interval is 1/2 REFINT.
+
+#define DBSC_DBSYSCONF1			0xE6790004
+#define DBSC_DBPHYCONF0			0xE6790010 //
+#define DBSC_DBKIND				0xE6790020 //
+
+#define DBSC_DBMEMCONF_0_0		0xE6790030
+#define DBSC_DBMEMCONF_0_1		0xE6790034
+#define DBSC_DBMEMCONF_1_0		0xE6790040
+#define DBSC_DBMEMCONF_1_1		0xE6790044
+#define DBSC_DBMEMCONF_2_0		0xE6790050
+#define DBSC_DBMEMCONF_2_1		0xE6790054
+#define DBSC_DBMEMCONF_3_0		0xE6790060
+#define DBSC_DBMEMCONF_3_1		0xE6790064
+
+#define DBSC_DBMEMCONF_0_2		0xE6790038
+#define DBSC_DBMEMCONF_0_3		0xE679003C
+#define DBSC_DBMEMCONF_1_2		0xE6790048
+#define DBSC_DBMEMCONF_1_3		0xE679004C
+#define DBSC_DBMEMCONF_2_2		0xE6790058
+#define DBSC_DBMEMCONF_2_3		0xE679005C
+#define DBSC_DBMEMCONF_3_2		0xE6790068
+#define DBSC_DBMEMCONF_3_3		0xE679006C
+
+#define DBSC_DBSTATE0			0xE6790108
+
+#define DBSC_DBACEN				0xE6790200
+#define DBSC_DBRFEN				0xE6790204
+#define DBSC_DBCMD				0xE6790208
+#define DBSC_DBWAIT				0xE6790210	//wait DBCMD 1=busy, 0=ready
+
+#define DBSC_DBTR0				0xE6790300
+#define DBSC_DBTR1				0xE6790304
+#define DBSC_DBTR3				0xE679030C
+#define DBSC_DBTR4				0xE6790310
+#define DBSC_DBTR5				0xE6790314
+#define DBSC_DBTR6				0xE6790318
+#define DBSC_DBTR7				0xE679031C
+#define DBSC_DBTR8				0xE6790320
+#define DBSC_DBTR9				0xE6790324
+#define DBSC_DBTR10				0xE6790328
+#define DBSC_DBTR11				0xE679032C
+#define DBSC_DBTR12				0xE6790330
+#define DBSC_DBTR13				0xE6790334
+#define DBSC_DBTR14				0xE6790338
+#define DBSC_DBTR15				0xE679033C
+#define DBSC_DBTR16				0xE6790340
+#define DBSC_DBTR17				0xE6790344
+#define DBSC_DBTR18				0xE6790348
+#define DBSC_DBTR19				0xE679034C
+#define DBSC_DBTR20				0xE6790350
+#define DBSC_DBTR21				0xE6790354
+#define DBSC_DBTR22				0xE6790358
+#define DBSC_DBTR23				0xE679035C
+
+#define DBSC_DBBL				0xE6790400
+
+#define DBSC_DBRFCNF1			0xE6790414
+#define DBSC_DBRFCNF2			0xE6790418
+
+#define DBSC_DBRNK0				0xE6790430
+#define DBSC_DBRNK1				0xE6790434
+#define DBSC_DBRNK2				0xE6790438
+#define DBSC_DBRNK3				0xE679043C
+#define DBSC_DBRNK4				0xE6790440
+#define DBSC_DBRNK5				0xE6790444
+#define DBSC_DBRNK6				0xE6790448
+
+#define DBSC_DBADJ0				0xE6790500
+#define DBSC_DBADJ2				0xE6790508
+#define DBSC_DBDBICNT			0xE6790518
+
+#define DBSC_DBDFIPMSTRCNF		0xE6790520
+
+#define DBSC_DBPDLK_0			0xE6790620
+#define DBSC_DBPDLK_1			0xE6790660
+#define DBSC_DBPDLK_2			0xE67906a0
+#define DBSC_DBPDLK_3			0xE67906e0
+
+#define DBSC_INITCOMP_0			0xE6790600
+#define DBSC_INITCOMP_1			0xE6790640
+#define DBSC_INITCOMP_2			0xE6790680
+#define DBSC_INITCOMP_3			0xE67906C0
+
+#define DBSC_DBDFICNT_0			0xE6790604
+#define DBSC_DBDFICNT_1			0xE6790644
+#define DBSC_DBDFICNT_2			0xE6790684
+#define DBSC_DBDFICNT_3			0xE67906C4
+
+#define DBSC_DBPDCNT0_0			0xE6790610
+#define DBSC_DBPDCNT0_1			0xE6790650
+#define DBSC_DBPDCNT0_2			0xE6790690
+#define DBSC_DBPDCNT0_3			0xE67906D0
+
+#define DBSC_DBPDCNT_0			0xE679061C
+#define DBSC_DBPDCNT_1			0xE679065C
+#define DBSC_DBPDCNT_2			0xE679069C
+#define DBSC_DBPDCNT_3			0xE67906DC
+
+#define DBSC_DBPDRGA_0			0xE6790624  //
+#define DBSC_DBPDRGD_0			0xE6790628  //
+#define DBSC_DBPDRGA_1			0xE6790664  //
+#define DBSC_DBPDRGD_1			0xE6790668  //
+#define DBSC_DBPDRGA_2			0xE67906A4  //
+#define DBSC_DBPDRGD_2			0xE67906A8  //
+#define DBSC_DBPDRGA_3			0xE67906E4  //
+#define DBSC_DBPDRGD_3			0xE67906E8  //
+
+#define DBSC_DBBUS0CNF0			0xE6790800
+#define DBSC_DBBUS0CNF1			0xE6790804
+
+#define DBSC_DBCAM0CNF0			0xE6790900
+#define DBSC_DBCAM0CNF1			0xE6790904
+#define DBSC_DBCAM0CNF2			0xE6790908
+#define DBSC_DBCAM0CNF3			0xE679090C
+#define DBSC_DBBCAMDIS			0xE67909FC
+#define DBSC_DBSCHCNT0			0xE6791000
+#define DBSC_DBSCHCNT1			0xE6791004
+#define DBSC_DBSCHSZ0			0xE6791010
+#define DBSC_DBSCHRW0			0xE6791020
+#define DBSC_DBSCHRW1			0xE6791024
+
+#define DBSC_DBSCHQOS_0_0		0xE6791030
+#define DBSC_DBSCHQOS_0_1		0xE6791034
+#define DBSC_DBSCHQOS_0_2		0xE6791038
+#define DBSC_DBSCHQOS_0_3		0xE679103C
+#define DBSC_DBSCHQOS_4_0		0xE6791070
+#define DBSC_DBSCHQOS_4_1		0xE6791074
+#define DBSC_DBSCHQOS_4_2		0xE6791078
+#define DBSC_DBSCHQOS_4_3		0xE679107C
+#define DBSC_DBSCHQOS_9_0		0xE67910C0
+#define DBSC_DBSCHQOS_9_1		0xE67910C4
+#define DBSC_DBSCHQOS_9_2		0xE67910C8
+#define DBSC_DBSCHQOS_9_3		0xE67910CC
+#define DBSC_DBSCHQOS_13_0		0xE6791100
+#define DBSC_DBSCHQOS_13_1		0xE6791104
+#define DBSC_DBSCHQOS_13_2		0xE6791108
+#define DBSC_DBSCHQOS_13_3		0xE679110C
+#define DBSC_DBSCHQOS_14_0		0xE6791110
+#define DBSC_DBSCHQOS_14_1		0xE6791114
+#define DBSC_DBSCHQOS_14_2		0xE6791118
+#define DBSC_DBSCHQOS_14_3		0xE679111C
+#define DBSC_DBSCHQOS_15_0		0xE6791120
+#define DBSC_DBSCHQOS_15_1		0xE6791124
+#define DBSC_DBSCHQOS_15_2		0xE6791128
+#define DBSC_DBSCHQOS_15_3		0xE679112C
+
+#define DBSC_DBSCTR0			0xE6791700
+#define DBSC_DBSCTR1			0xE6791708
+#define DBSC_DBSCHRW2			0xE679170C
+
+#define DBSC_SCFCTST0			0xE6791700	//Schedule timing setting register 0
+#define DBSC_SCFCTST1			0xE6791708	//Schedule timing setting register 1
+#define DBSC_SCFCTST2			0xE679170C	//Schedule timing setting register 2
+
+#define DBSC_DBMEMSWAPCONF0		0xE6792000
+
+#define DBSC_DBMONCONF4			0xE6793010
+
+#define DBSC_PLL_LOCK_0 		0xE6794054
+#define DBSC_PLL_LOCK_1 		0xE6794154
+#define DBSC_PLL_LOCK_2 		0xE6794254
+#define DBSC_PLL_LOCK_3 		0xE6794354
+
+#define DBSC_FREQ_CHG_ACK_0 	0xE6790618
+#define DBSC_FREQ_CHG_ACK_1 	0xE6790658
+#define DBSC_FREQ_CHG_ACK_2 	0xE6790698
+#define DBSC_FREQ_CHG_ACK_3 	0xE67906D8
+
+#define DBSC_DFI_FREQ_0 		0xE6790614
+#define DBSC_DFI_FREQ_1 		0xE6790654
+#define DBSC_DFI_FREQ_2 		0xE6790694
+#define DBSC_DFI_FREQ_3 		0xE67906D4
+
+////////////////////////////////////////////////////////////
+// 2800: RL=28,WL=14,nWR=30,nRTP=12
+#define DDR2800_PI_MR1			0xd4	//DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16		// 1 101 0100
+#define DDR2800_PI_MR2			0x2d	//DeviceFeature2(0,0SetA,101=WL14,101=RL28)					// 0 0 101 101
+#define DDR2800_PI_TFC			0x00c8	//	xxxx
+#define DDR2800_PI_TRTP			0x0B
+#define DDR2800_PI_TCCD			0x08
+#define DDR2800_PI_TWR			0x1A
+#define DDR2800_PI_TWTR			0x0E
+#define DDR2800_PI_TRCD			0x1A
+#define DDR2800_PI_TRP			0x1E
+#define DDR2800_PI_TRAS_MIN		0x3B
+#define DDR2800_PI_TRAS_MAX		0x0db60	//	xxxx
+#define DDR2800_PI_TMRW			0x08	//	xxxx
+#define DDR2800_PI_TMRD			0x0c	//	xxxx
+#define DDR2800_PI_TCCDMW		0x20
+#define DDR2800_PI_TDQSCK_MAX	0x03
+#define DDR2800_PI_RDLAT_ADJ	0x10	//???
+#define DDR2800_PI_CASLAT_LIN	0x50
+#define DDR2800_PI_WRLAT		0x0e
+#define DDR2800_PI_WRLAT_ADJ	0x0c
+
+///////////////////////////////////////////////////////////
+// 2400: RL=24,WL=12,nWR=24,nRTP=10
+#define DDR2400_PI_MR1			0xc4	//DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16		// 1 100 0100
+#define DDR2400_PI_MR2			0x24	//DeviceFeature2(0,0SetA,100=WL12,100=RL24)					// 0 0 100 100
+#define DDR2400_PI_TFC			0x00c8	//	xxxx
+#define DDR2400_PI_TRTP			0x09
+#define DDR2400_PI_TCCD			0x08
+#define DDR2400_PI_TWR			0x16
+#define DDR2400_PI_TWTR			0x0c
+#define DDR2400_PI_TRCD			0x16
+#define DDR2400_PI_TRP			0x1a
+#define DDR2400_PI_TRAS_MIN		0x33
+#define DDR2400_PI_TRAS_MAX		0x0db60	//	xxxx
+#define DDR2400_PI_TMRW			0x08	//	xxxx
+#define DDR2400_PI_TMRD			0x0c	//	xxxx
+#define DDR2400_PI_TCCDMW		0x20
+#define DDR2400_PI_TDQSCK_MAX	0x03
+#define DDR2400_PI_RDLAT_ADJ	0x0e
+#define DDR2400_PI_CASLAT_LIN	0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
+#define DDR2400_PI_WRLAT		0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
+#define DDR2400_PI_WRLAT_ADJ	0x0a
+/////////////////
+#define DDR1600_PI_MR1			0xa4	//MRW DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16//OK		// 1 010 0100
+#define DDR1600_PI_MR2			0x52	//MRW DeviceFeature2(0,1SetB,010=WL12,010=RL14(nRTP14))//						// 01 010 010
+#define DDR1600_PI_TFC			0x00c8
+#define DDR1600_PI_TRTP			0x08
+#define DDR1600_PI_TCCD			0x08
+#define DDR1600_PI_TWR			0x11
+#define DDR1600_PI_TWTR			0x0a
+#define DDR1600_PI_TRCD			0x0f
+#define DDR1600_PI_TRP			0x11
+#define DDR1600_PI_TRAS_MIN		0x22
+#define DDR1600_PI_TRAS_MAX		0x0db60
+#define DDR1600_PI_TMRW			0x08	//10
+#define DDR1600_PI_TMRD			0x0c
+#define DDR1600_PI_TCCDMW		0x20
+#define DDR1600_PI_TDQSCK_MAX	0x3
+#define DDR1600_PI_RDLAT_ADJ	0x08	//PI_RDLAT_ADJ_F2:RW:16:8:=0x07       //try 07+2 1600
+#define DDR1600_PI_CASLAT_LIN	0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
+#define DDR1600_PI_WRLAT		0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
+#define DDR1600_PI_WRLAT_ADJ	0x0a
+
+//////////////////////////////////////////////////////////////////
+
+void InitDram_h3_ws11(void);
+
+static void pvt_dbsc_regset(uint32_t freq);
+static void pvt_manual_update(uint32_t flag);
+static void set_cacs_delay();
+void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16]);
+static void rx_cal_manual1(uint32_t chmask);
+static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val);
+static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val);
+static void pvt_lvl_enable_set(uint32_t go);
+static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag);
+static uint32_t pvt_pi_training_go_all_o(uint32_t freq);
+
+inline void PLL3_FREQ(uint32_t freq,uint32_t freq_flag);
+static uint32_t pvt_pi_training_go_all(uint32_t freq);
+static uint32_t pvt_pi_training(uint32_t freq);
+static void WaitDBCMD(void);
+
+static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata);
+static void change_lpddr4_en(uintptr_t phychno, uint32_t mode);
+static void copy_csdelay(uint32_t	phychno, uint32_t s_byte);
+static void adjust_rddqsgatedelay(uintptr_t phychno);
+static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte);
+static uint32_t pvt_pi_training_go_all_soft(uint32_t freq);
+
+inline void dsb_sev(void);
+
+static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd);
+#ifdef	DDR_DEBUG_VREF
+static uint32_t InitDDR_0917(uint32_t freq, uint32_t vref);
+#else
+static uint32_t InitDDR_0917(uint32_t freq);
+#endif
+//void freq2800_reg_set();
+//void freq2400_reg_set();
+static void freq1600_reg_set();
+
+#ifdef	DDR_WDQLVL_CHAB_SWAP_WA
+uint32_t wdqlvl(uint32_t phych_mask);
+#endif
+
+uint8_t cal_code_up[4][4][16];//[11-15]are dummy
+uint8_t cal_code_dn[4][4][16];//[11-15]are dummy
+uint8_t fst1[4][4][16];//[11-15]are dummy
+uint8_t lst0[4][4][16];//[11-15]are dummy
+uint32_t val[4][4][16][4];
+
+#ifdef DDR_BACKUPMODE
+uint32_t ddrBackup;		//0:ColdBoot, 1:WarmBoot(DDR-BackUp), 2:WarmBoot Timeout Error
+#endif
+
+void SoftDelay_ddr(uint32_t loop)
+{
+	volatile uint32_t i;
+	for(i=0;i<loop;i++);
+}
+
+///////////////////////////////////////////////////////////////////
+
+void InitDram_h3_ws11(void)
+{
+	uint32_t md=0;
+	uint32_t freq=DDR3200_CLK;
+
+#ifdef	DDR_DEBUG_VREF
+	uint32_t vref=DDR_VREF;
+#endif
+
+#ifdef	DDR_DEBUG_FREQ
+	md = *(volatile uint32_t *)0xe6330000;
+	if((md&0xffff0000)==0xa5a50000){
+		freq = md&0xff;
+//		NOTICE("BL2: FREQ is set by 0xe6330000 %x\n",freq);
+
+#ifdef	DDR_DEBUG_ODTMODE
+		md = ((*((volatile uint32_t*)RST_MODEMR) & 0x00020000) >> 17)|
+		     ((*((volatile uint32_t*)RST_MODEMR) & 0x00080000) >> 18);
+//		NOTICE("BL2: ODTdbg:%x \n",md);
+#endif
+
+	} else {
+
+
+#ifdef	DDR_DEBUG_ODTMODE
+		md = ((*((volatile uint32_t*)RST_MODEMR) & 0x00020000) >> 17)|
+		     ((*((volatile uint32_t*)RST_MODEMR) & 0x00080000) >> 18);
+//		NOTICE("BL2: DDR3200(ODTdbg:%x)\n",md);
+#else
+		md = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
+
+		if(DDR_DEBUG_FREQ ==0){
+			if (md == 0x0) {
+//				NOTICE("BL2: DDR3200\n");
+			} else if (md == 0x1) {
+				freq = DDR2800_CLK;
+//				NOTICE("BL2: DDR2800\n");
+			} else if (md == 0x4) {
+				freq = DDR2400_CLK;
+//				NOTICE("BL2: DDR2400\n");
+			} else {
+				freq = DDR1600_CLK;
+//				NOTICE("BL2: DDR1600\n");
+			}
+		}
+		else if(DDR_DEBUG_FREQ ==1){
+			if (md == 0x0) {
+//				NOTICE("BL2: DDR3200\n");
+			} else if (md == 0x1) {
+				freq = DDR3166_CLK;
+//				NOTICE("BL2: DDR3166\n");
+			} else if (md == 0x4) {
+				freq = DDR3133_CLK;
+//				NOTICE("BL2: DDR3133\n");
+			} else {
+				freq = DDR3100_CLK;
+//				NOTICE("BL2: DDR3100\n");
+			}
+		}
+		else if(DDR_DEBUG_FREQ ==2){
+			if (md == 0x0) {
+				freq = DDR3100_CLK;
+//				NOTICE("BL2: DDR3100\n");
+			} else if (md == 0x1) {
+				freq = DDR3200_CLK;
+//				NOTICE("BL2: DDR3200\n");
+			} else if (md == 0x4) {
+				freq = DDR3000_CLK;
+//				NOTICE("BL2: DDR3000\n");
+			} else {
+				freq = DDR2900_CLK;
+//				NOTICE("BL2: DDR2900\n");
+			}
+		}
+		else {
+			if (md == 0x0) {
+				freq = DDR1533_CLK;
+//				NOTICE("BL2: DDR1533\n");
+			} else if (md == 0x1) {
+				freq = DDR1433_CLK;
+//				NOTICE("BL2: DDR1433\n");
+			} else if (md == 0x4) {
+				freq = DDR1500_CLK;
+//				NOTICE("BL2: DDR1500\n");
+			} else {
+				freq = DDR1466_CLK;
+//				NOTICE("BL2: DDR1466\n");
+			}
+		}
+#endif
+	} // manual freq setting
+
+#else	// DDR_DEBUG_FREQ
+	md = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
+
+	if (md == 0x0) {
+		NOTICE("BL2: DDR3200(%s)\n", RCAR_DDR_VERSION);
+////		freq = DDR3100_CLK;
+////		NOTICE("BL2: DDR3100\n");
+	} else if (md == 0x1) {
+		freq = DDR2800_CLK;	//MD19=0,MD17=1 : LPDDR4-3000, 4GByte(1GByte x4)
+		NOTICE("BL2: DDR2800(%s)\n", RCAR_DDR_VERSION);
+	} else if (md == 0x4) {
+		freq = DDR2400_CLK;	//MD19=1,MD17=0 : LPDDR4-2400, 4GByte(1GByte x4)
+		NOTICE("BL2: DDR2400(%s)\n", RCAR_DDR_VERSION);
+	} else {
+		freq = DDR1600_CLK;	//MD19=1,MD17=1 : LPDDR4-1600, 4GByte(1GByte x4)
+		NOTICE("BL2: DDR1600(%s)\n", RCAR_DDR_VERSION);
+	}
+#endif	// DDR_DEBUG_FREQ
+
+
+#ifdef	DDR_DEBUG_VREF
+	md = *(volatile uint32_t *)0xe6330004;
+	if((md&0xffff0000)==0xa5a50000){
+		vref = md&0xfff;
+//		NOTICE("BL2: VREF is set by 0xe6330004 %x\n",vref);
+	}
+
+	InitDDR_0917(freq,vref);
+#else
+	InitDDR_0917(freq);
+#endif
+}
+
+
+static void pvt_dbsc_regset(uint32_t freq)
+{
+
+	*((volatile uint32_t*)DBSC_DBPDCNT0_0)	= 0x00;
+	*((volatile uint32_t*)DBSC_DBPDCNT0_1)	= 0x00;
+	*((volatile uint32_t*)DBSC_DBPDCNT0_2)	= 0x00;
+	*((volatile uint32_t*)DBSC_DBPDCNT0_3)	= 0x00;
+
+	//LPDDR4-1600(CL14NoDBI),4GByte(8GBit x 4)
+
+	*((volatile uint32_t*)DBSC_DBSTATE0)	= 0x00000010;
+	*((volatile uint32_t*)DBSC_DBKIND)		= 0x0000000a;	//ddcg=a(lpddr4)
+
+	*((volatile uint32_t*)DBSC_DBBL)		= 0x00000002;	//BL=16(lpddr4)
+
+//DRAM Size Registers
+//Please set for 4ranks
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_0)	= 0x0f030a02;	//memconf00(ch0/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_1)	= 0x0f030a02;	//memconf01(ch0/rank1) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_0)	= 0x0f030a02;	//memconf10(ch1/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1)	= 0x0f030a02;	//memconf11(ch1/rank1) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_0)	= 0x0f030a02;	//memconf20(ch2/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_1)	= 0x0f030a02;	//memconf21(ch2/rank1) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_0)	= 0x0f030a02;	//memconf30(ch3/rank0) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1)	= 0x0f030a02;	//memconf31(ch3/rank1) 4GB
+
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2)	= 0x0f030a02;	//memconf01(ch0/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3)	= 0x0f030a02;	//memconf01(ch0/rank3) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2)	= 0x0f030a02;	//memconf01(ch1/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3)	= 0x0f030a02;	//memconf01(ch1/rank3) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2)	= 0x0f030a02;	//memconf01(ch2/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3)	= 0x0f030a02;	//memconf01(ch2/rank3) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2)	= 0x0f030a02;	//memconf01(ch3/rank2) 4GB
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3)	= 0x0f030a02;	//memconf01(ch3/rank3) 4GB
+
+	*((volatile uint32_t*)DBSC_DBPHYCONF0)	= 0x00000001;	//phyconf0
+
+	if(freq>0x5f)
+	{
+#ifdef	DDR_DEBUG_WL
+		// DDR3733 ???
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000020;	//dbtr0  cl=32
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x00000022;	//dbtr3  trcd=34
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x00280022;	//dbtr4  trpa=40 trp=34
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000071;	//dbtr5  trc=113
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x0000004f;	//dbtr6  tras=79
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00130013;	//dbtr7  trrd_s=19 trrd=19
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x0000004B;	//dbtr8  tfaw=75
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000E;	//dbtr9  trdpr=14
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x00000023;	//dbtr10 twr=38
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000026;	//dbtr11 trdwr=41
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x002A002A;	//dbtr12 twrrd_s=42 twrrd=42
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00900120;	//dbtr13 trfcpb=96 trfc=208
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x001e000c;	//dbtr15 tckesr=30 tckel=12   currently tckesr is TBD.
+
+#ifdef	DDR_DEBUG_ODT2
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x13400c0e;	//dbtr16
+#else
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x10400c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2
+#endif
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x012c012c;	//dbtr20 txsdll=trfc+12=220 txs=220
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00180018;	//dbtr21 tccd_s=24 tccd=24
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
+#else
+		// DDR3733 ???
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000020;	//dbtr0  cl=32
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x00000010;	//dbtr1  cwl=16
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x00000022;	//dbtr3  trcd=29
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x00280022;	//dbtr4  trpa=34 trp=29
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000076;	//dbtr5  trc=102
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x0000004F;	//dbtr6  tras=68
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00130013;	//dbtr7  trrd_s=16 trrd=16
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x0000004B;	//dbtr8  tfaw=64
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000e;	//dbtr9  trdpr=12
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x00000023;	//dbtr10 twr=30
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000025;	//dbtr11 trdwr=37
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x002c002c;	//dbtr12 twrrd_s=44 twrrd=44
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00900120;	//dbtr13 trfcpb=96 trfc=208
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x001e000c;	//dbtr15 tckesr=30 tckel=12   currently tckesr is TBD.
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x10290e10;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x012c012c;	//dbtr20 txsdll=trfc+12=220 txs=220
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00180018;	//dbtr21 tccd_s=24 tccd=24
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
+#endif
+
+	}
+	else if(freq>0x53)
+	{
+		// DDR3200
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000020;	//dbtr0  cl=32
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001d;	//dbtr3  trcd=29
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0022001d;	//dbtr4  trpa=34 trp=29
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000060;	//dbtr5  trc=102
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000044;	//dbtr6  tras=68
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00100010;	//dbtr7  trrd_s=16 trrd=16
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000040;	//dbtr8  tfaw=64
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001d;	//dbtr10 twr=30
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000025;	//dbtr11 trdwr=37
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00270027;	//dbtr12 twrrd_s=39 twrrd=39
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00900120;	//dbtr13 trfcpb=96 trfc=208
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x001e000c;	//dbtr15 tckesr=30 tckel=12   currently tckesr is TBD.
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x10400c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x012c012c;	//dbtr20 txsdll=trfc+12=220 txs=220
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00140014;	//dbtr21 tccd_s=20 tccd=20	u-boot ok			// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
+
+	}
+	else if(freq>0x47)
+	{
+		// DDR2800
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000001c;	//dbtr0  cl=28
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001a;	//dbtr3  trcd=26
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001e001a;	//dbtr4  trpa=30 trp=26
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000055;	//dbtr5  trc=85
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x0000003b;	//dbtr6  tras=59
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000f000f;	//dbtr7  trrd_s=15 trrd=15
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000039;	//dbtr8  tfaw=57
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001E;	//dbtr10 twr=30, nWR is 26, but its value is not defined in MR1.nWR
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000022;	//dbtr11 trdwr=34
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00260026;	//dbtr12 twrrd_s=38 twrrd=38
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x007f00fd;	//dbtr13 trfcpb=127 trfc=253
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0016000b;	//dbtr15 tckesr=22 tckel=11
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x101f0c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x0c0f0020;	//dbtr17 tmodrd=12  tmod=15 trdmr=32
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x01070107;	//dbtr20 txsdll=txs=tRFCab+7.5ns=263
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000e000e;	//dbtr21 tccd_s=14 tccd=14						// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
+
+	}
+	else if(freq>0x2f)
+	{
+		// DDR2400
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000018;	//dbtr0  cl=24
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=12
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x00000016;	//dbtr3  trcd=22
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001a0016;	//dbtr4  trpa=26 trp=22
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000049;	//dbtr5  trc=73
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000033;	//dbtr6  tras=51
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000d000d;	//dbtr7  trrd_s=13 trrd=13
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000031;	//dbtr8  tfaw=49
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000a;	//dbtr9  trdpr=10
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x00000016;	//dbtr10 twr=22
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x0000001c;	//dbtr11 trdwr=28
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00220022;	//dbtr12 twrrd_s=34 twrrd=34
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x006d00d9;	//dbtr13 trfcpb=109 trfc=217
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000a000a;	//dbtr14 tckehdll=10 tckeh=10
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0013000c;	//dbtr15 tckesr=19 tckel=12
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x08400a0c;	//dbtr16 latency?  CL=24 & PHY_RDDATA_EN_DLY_X = 0e (???), CWL=12 & TDFI_PHY_WRDATA=2
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00e200e2;	//dbtr20 txsdll=txs=tRFCab+7.5ns=226
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12											// for lowfreq
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x04b10025;	//dbtr22 tzqcal=1201 tzqlat=37
+
+	}
+	else
+	{
+		// DDR1600
+		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000000e;	//dbtr0  cl=14
+		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=c
+		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000000f;	//dbtr3  trcd=15
+		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0011000f;	//dbtr4  trpa=17 trp=15
+		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000030;	//dbtr5  trc=48
+		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000022;	//dbtr6  tras=34
+		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00080008;	//dbtr7  trrd_s=8 trrd=8
+		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000020;	//dbtr8  tfaw=32
+		*((volatile uint32_t*)DBSC_DBTR9)	= 0x00000006;	//dbtr9  trdpr=6
+		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000000f;	//dbtr10 twr=15
+		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000011;	//dbtr11 trdwr=17
+		*((volatile uint32_t*)DBSC_DBTR12)	= 0x001D001D;	//dbtr12 twrrd_s=29
+		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00480090;	//dbtr13 trfcpb=72  trfcab=144
+		*((volatile uint32_t*)DBSC_DBTR14)	= 0x00060006;	//dbtr14 tckehdll=6
+		*((volatile uint32_t*)DBSC_DBTR15)	= 0x000c0006;	//dbtr15 tckesr=12
+
+		*((volatile uint32_t*)DBSC_DBTR16)	= 0x06200a0C;	//dbtr16 latency?
+		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
+		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
+		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
+		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00b00096;	//dbtr20 txsdll=150
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11 But PHY may restrict tccd+1/+2, so set it big enough.
+		*((volatile uint32_t*)DBSC_DBTR22)	= 0x03200018;	//dbtr22 tzqcal=800 tzqlat=24
+	}
+
+	*((volatile uint32_t*)DBSC_DBRNK0)	= 0x00000000;	//dbrnk0 No odt for DQ exists in LPDDR4(N.Honda).
+	*((volatile uint32_t*)DBSC_DBRNK1)	= 0x00000000;	//dbrnk1 Don't need to set it cause we use all-rank refresh.
+	*((volatile uint32_t*)DBSC_DBRNK2)	= 0x00008888;	//dbrnk2 rkrr=8
+	*((volatile uint32_t*)DBSC_DBRNK3)	= 0x00008888;	//dbrnk3 rkrw=8
+	*((volatile uint32_t*)DBSC_DBRNK4)	= 0x00008888;	//dbrnk4 rkwr=8
+	*((volatile uint32_t*)DBSC_DBRNK5)	= 0x00008888;	//dbrnk5 rkww=8
+#ifdef DDR_REF_PR
+	*((volatile uint32_t*)DBSC_DBRNK6)	= 0x00000002;	//dbrnk6 Use Per Rank
+#else
+	*((volatile uint32_t*)DBSC_DBRNK6)	= 0x00000000;	//dbrnk6 Use ALL Rank
+#endif
+	*((volatile uint32_t*)DBSC_DBADJ0)	= 0x00000000;	//dbadj0 No Optional setting
+	*((volatile uint32_t*)DBSC_DBADJ2)	= 0x00000000;	//dbadj2 No Optional setting
+
+	//BUFCAM settings
+#ifdef	DDR_DEBUG_ES1P1
+	if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) == 0x00004F00) {
+	*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000002;	//sc disable try
+	}
+#else
+#if	DDR_ES1px==0
+	*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000002;	//sc disable try
+#endif
+#endif
+
+#ifdef	DDR_QOSSETTING
+//	*((volatile uint32_t*)DBSC_DBCAM0CNF0)	= 0x00000000;	//dbcam0cnf0 inoen=0, actually it is not used.
+	*((volatile uint32_t*)DBSC_DBCAM0CNF1)	= 0x00044218;	//dbcam0cnf1 
+	*((volatile uint32_t*)DBSC_DBCAM0CNF2)	= 0x000000F4;	//dbcam0cnf2 
+//	*((volatile uint32_t*)DBSC_DBCAM0CNF3)	= 0x00000003;	//
+	*((volatile uint32_t*)DBSC_DBSCHCNT0)	= 0x080F003F;	//dbschcnt0
+	*((volatile uint32_t*)DBSC_DBSCHCNT1)	= 0x00001010;	//dbschcnt1
+	*((volatile uint32_t*)DBSC_DBSCHSZ0)	= 0x00000001;	//dbschsz0
+	*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//dbschrw0
+	*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000037;	//dbschrw1
+
+//QoS Settings
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_0)	= 0x0000F000;	//dbschqos00
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_1)	= 0x0000E000;	//dbschqos01
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_2)	= 0x00007000;	//dbschqos02
+	*((volatile uint32_t*)DBSC_DBSCHQOS_0_3)	= 0x00000000;	//dbschqos03
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_0)	= 0x0000F000;	//dbschqos40
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_1)	= 0x0000EFFF;	//dbschqos41
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_2)	= 0x0000B000;	//dbschqos42
+	*((volatile uint32_t*)DBSC_DBSCHQOS_4_3)	= 0x00000000;	//dbschqos43
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_0)	= 0x0000F000;	//dbschqos90
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_1)	= 0x0000EFFF;	//dbschqos91
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_2)	= 0x0000D000;	//dbschqos92
+	*((volatile uint32_t*)DBSC_DBSCHQOS_9_3)	= 0x00000000;	//dbschqos93
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_0)	= 0x0000F000;	//dbschqos130
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_1)	= 0x0000EFFF;	//dbschqos131
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_2)	= 0x0000E800;	//dbschqos132
+	*((volatile uint32_t*)DBSC_DBSCHQOS_13_3)	= 0x00007000;	//dbschqos133
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_0)	= 0x0000F000;	//dbschqos140
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_1)	= 0x0000EFFF;	//dbschqos141
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_2)	= 0x0000E800;	//dbschqos142
+	*((volatile uint32_t*)DBSC_DBSCHQOS_14_3)	= 0x00007000;	//dbschqos143
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_0)	= 0x000007D0;	//dbschqos150
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_1)	= 0x000007CF;	//dbschqos151
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_2)	= 0x000005D0;	//dbschqos152
+	*((volatile uint32_t*)DBSC_DBSCHQOS_15_3)	= 0x000003D0;	//dbschqos153
+#endif
+
+	*((volatile uint32_t*)DBSC_DBSYSCONF1)		= 0x00000002;	//dbsysconf1 freqratio=2.
+
+//Under Verification
+	*((volatile uint32_t*)DBSC_DBCAM0CNF1)		= 0x00044218;	//wbkwait(0004), wbkmdhi(4,2),wbkmdlo(1,8)             <- independent of dram freq
+	*((volatile uint32_t*)DBSC_DBCAM0CNF2)		= 0x00000284;	//rg_scexp[15:0] 0,0(fillunit),8(dirtymax),4(dirtymin) <- independent of dram freq
+
+#if	DDR_ES1px==1
+#ifdef	DDR_DEBUG_ES1P1
+		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
+			*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
+			*((volatile uint32_t*)DBSC_DBTR23)	= 0x00000002;	//dbtr23
+			*((volatile uint32_t*)DBSC_DBMONCONF4 )  = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
+		}
+#else
+		//ES1.1 : rg_mnstatsel setting change
+		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
+		*((volatile uint32_t*)DBSC_DBTR23)	= 0x00000002;	//dbtr23
+		*((volatile uint32_t*)DBSC_DBMONCONF4 )  = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
+#endif
+#else	// ES1px==0
+#ifdef	DDR_DEBUG_ES1P1
+		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
+			*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
+			*((volatile uint32_t*)DBSC_DBTR23)	= 0x00000002;	//dbtr23
+			*((volatile uint32_t*)DBSC_DBMONCONF4 )  = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
+		}
+#endif
+#endif
+
+
+	if(freq>0x5f)
+	{
+		// DDR3733???
+#ifdef	DDR_QOSSETTING
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000048;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x111f1fff;	//rd-wr/wr-rd toggle count, independent of dram freq
+#endif
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x18030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x090a080c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+	}
+	else if(freq>0x53)
+	{
+		// DDR3200
+#ifdef	DDR_QOSSETTING
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000048;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x111f1fff;	//rd-wr/wr-rd toggle count, independent of dram freq
+#endif
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x18030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x090a080c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+	}
+	else if(freq>0x47)
+	{
+		// DDR2800
+#ifdef	DDR_QOSSETTING
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00018248;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
+#endif
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180b1508;	//[31:24]=trc/2.5=18   ; [23:16]=trda->act/2.5=11; [15:8]=twra->act/2.5=21; [7:0]=trp/2.5=8
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0a0b080C;	//[31:24]=trdwr/2.5=9 ; [23:16]=twrrd/2.5=16   ; [15:8]=trcd/2.5=8     ; [7:0]=asyncofs
+	}
+	else if(freq>0x2f)
+	{
+		// DDR2400
+#ifdef	DDR_QOSSETTING
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0x22421111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00180034;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x012F1123;	//rd-wr/wr-rd toggle count, independent of dram freq
+#endif
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180B1708;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0808070C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+	}
+	else
+	{
+#ifdef	DDR_QOSSETTING
+		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
+		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000024;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
+		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
+#endif
+		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x0c020905;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
+		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0508040C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
+	}
+}
+
+/*
+//Clear DBSC unneeded register settings ..... Debug(2015/12/15)
+void pvt_dbsc_regclr(void)	
+{
+//	*((volatile uint32_t*)DBSC_DBMEMCONF_0_1)	= 0x0;
+//	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_1)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1)	= 0x0;
+
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2)	= 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3)	= 0x0;
+}
+*/
+
+static void pvt_manual_update(uint32_t flag)
+{
+	if(flag&0x1) {REG_DDRPHY_WRITE(0,0x702,REG_DDRPHY_READ(0,0x702) | (1<<16));};
+	if(flag&0x2) {REG_DDRPHY_WRITE(1,0x702,REG_DDRPHY_READ(1,0x702) | (1<<16));};
+	if(flag&0x4) {REG_DDRPHY_WRITE(2,0x702,REG_DDRPHY_READ(2,0x702) | (1<<16));};
+	if(flag&0x8) {REG_DDRPHY_WRITE(3,0x702,REG_DDRPHY_READ(3,0x702) | (1<<16));};
+
+	if(flag&0x10) {REG_DDRPHY_WRITE(0,0x732,REG_DDRPHY_READ(0,0x732) | (1<<16));};
+	if(flag&0x20) {REG_DDRPHY_WRITE(1,0x732,REG_DDRPHY_READ(1,0x732) | (1<<16));};
+	if(flag&0x40) {REG_DDRPHY_WRITE(2,0x732,REG_DDRPHY_READ(2,0x732) | (1<<16));};
+	if(flag&0x80) {REG_DDRPHY_WRITE(3,0x732,REG_DDRPHY_READ(3,0x732) | (1<<16));};
+}
+
+
+static void set_cacs_delay()
+{
+	uint32_t i,f,dataL;
+
+	//FREQ_SEL_INDEX=3 (not needed? because MULTICAST_EN=1) ==> NEED!! otherwise, copy will not copy
+	REG_DDRPHY_WRITE (0,0x00000700,0x0301);
+	REG_DDRPHY_WRITE (1,0x00000700,0x0301);
+	REG_DDRPHY_WRITE (2,0x00000700,0x0301);
+	REG_DDRPHY_WRITE (3,0x00000700,0x0301);
+
+	for (i=0;i<DRAM_CH_CNT;i++)
+	{
+		for(f=0;f<2;f++)
+		{
+			REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffcfe) | (f<<8)) );
+
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0],dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0],dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0],dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0],dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
+
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0]+0x80,dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0]+0x80,dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0]+0x80,dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0]+0x80,dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
+
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[4][0],dataL=((DDR_CA_DELAY[4][1] & 0x000000ff) | (DDR_GRP_A<<8)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[5][0],dataL=((DDR_CA_DELAY[5][1] & 0x00000000) | (DDR_GRP_B<<16) | (DDR_GRP_A<<0)) );
+			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[6][0],dataL=((DDR_CA_DELAY[6][1] & 0x00000000) | (DDR_GRP_B<<0)) );
+		}
+		REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffffe) | 1) );
+	}
+
+	for (i=0;i<DRAM_CH_CNT;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x702,dataL=((REG_DDRPHY_READ(i,0x702) & 0xfeffffff) | (DDR_LP4_BOOT_DISABLE<<24) ) );
+//		0x00000601, 0x00000000, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
+//		0x00000681, 0x00000404, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+//		0x00000701, 0x00000000, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x601,dataL=((REG_DDRPHY_READ(i,0x601) & 0xf800ffff) | (DDR_BPCAD<<16)) );
+		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xf800ffff) | (DDR_BPCAD<<16)) );
+		REG_DDRPHY_WRITE(i,0x701,dataL=((REG_DDRPHY_READ(i,0x701) & 0xf800ffff) | (DDR_BPGRP<<16)) );
+
+//		0x00000680, 0x04040404, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+//		0x00000681, 0x00000404, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+		REG_DDRPHY_WRITE(i,0x680,dataL=((REG_DDRPHY_READ(i,0x680) & 0xe0e0e0e0) | 0x05050505) );
+		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xffffe0e0) | 0x00000505) );
+	}
+}
+
+
+
+void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16])
+{
+	uint32_t i;
+	uint32_t code;
+	for(i=0;i<6;i++)
+	{
+		code=((      cal_code_up[ch][slice][i*2+1] &0x3f) <<22)
+		    |((      cal_code_dn[ch][slice][i*2+1] &0x3f) <<16)
+			|((      cal_code_up[ch][slice][i*2]   &0x3f) << 6)
+		    |((      cal_code_dn[ch][slice][i*2]   &0x3f) << 0);
+		REG_DDRPHY_WRITE(ch,0x434+i+slice*0x80,code);
+	}
+}
+
+static void rx_cal_manual1(uint32_t chmask)
+{
+
+	uint32_t ch,slice;
+	uint32_t index;
+	uint32_t trial;
+
+	uint16_t cal_obs;
+	uint32_t rx_cal_val;
+	uint32_t NS_WA; //for backward compat
+
+	uint32_t regadd, o_dataL,dataL;
+
+/*
+Reports the calibration results. This parameter is only applicable if the phy_rx_cal_override_X parameter is set to fb1.
+There is a phy_rx_cal_obs_X parameter for each of the slices of data sent on the DFI data bus.
+? Bit [10] = Calibration result from FDBK
+? Bit [9] = rx_cal_rd_dqs; Calibration result from DQS
+? Bit [8] = rx_cal_rd_dm; Calibration result from DM
+? Bits [7:0] = wrlvl_rd_dq;
+*/
+	rx_cal_val = DDR_RX_CAL_MAN&0x3f;
+	if(DDR_RX_CAL_MAN&0x200)NS_WA=1;
+	else NS_WA=0;
+
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));	//IE_on
+			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)|0x100); //CAL_OVERRIDE on
+			for(index=0;index<16;index++)
+			{
+				cal_code_up[ch][slice][index]=rx_cal_val;
+				cal_code_dn[ch][slice][index]=rx_cal_val;
+				fst1[ch][slice][index]=0xff;
+				lst0[ch][slice][index]=0xff;
+				for(trial=0;trial<128;trial+=32)
+					val[ch][slice][index][trial/32]=0;
+			}
+			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
+		}
+	}
+
+	for(trial=0;trial<2*rx_cal_val;trial++)
+	{
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+			if(!(chmask & (1<<ch)))continue;
+			for(slice=0;slice<4;slice++)
+			{
+				for(index=0;index<11;index++)
+				{
+					if(trial>=rx_cal_val)
+					{
+						cal_code_up[ch][slice][index]=rx_cal_val;
+						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
+					}
+					else
+					{
+						cal_code_up[ch][slice][index]=trial;
+						cal_code_dn[ch][slice][index]=rx_cal_val;
+					}
+				}
+				_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
+			}
+		}
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+				cal_obs = (uint16_t)(REG_DDRPHY_READ(ch,0x439+0x80*slice)>>16);
+				for(index=0;index<11;index++)
+				{
+					if(cal_obs&(1<<index) )
+					{
+						val[ch][slice][index][trial/32]|=(1ULL<<trial%32);
+					}
+					else
+					{
+						val[ch][slice][index][trial/32]&=~(1ULL<<trial%32);
+					}
+
+					if(((ch==0 || ch==3)&&(slice==2||slice==3)) || !NS_WA)
+					{
+						if(cal_obs&(1<<index) )
+						{
+							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
+						}
+						else
+						{
+							lst0[ch][slice][index]=trial;
+						}
+					}
+					else
+					{
+						if(!(cal_obs&(1<<index) ))
+						{
+							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
+						}
+						else
+						{
+							lst0[ch][slice][index]=trial;
+						}
+					}
+				}
+			}
+		}
+	}
+
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			for(index=0;index<16;index++)
+			{
+				if(fst1[ch][slice][index]==0xff || lst0[ch][slice][index]==0xff)
+				{
+					cal_code_up[ch][slice][index]=rx_cal_val;
+					cal_code_dn[ch][slice][index]=rx_cal_val;
+				}
+				else
+				{
+					trial=(fst1[ch][slice][index]+lst0[ch][slice][index])>>1;
+					if(trial>=rx_cal_val)
+					{
+						cal_code_up[ch][slice][index]=rx_cal_val;
+						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
+					}
+					else
+					{
+						cal_code_up[ch][slice][index]=trial;
+						cal_code_dn[ch][slice][index]=rx_cal_val;
+					}
+				}
+			}
+			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
+		}
+	}
+
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice)&~(1<<16));	//IE_off
+			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)&~0x100); //CAL_OVERRIDE off
+		}
+	}
+	if(1)
+	{
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+				for(index=0;index<11;index++)
+				{
+					regadd=0x434+0x80*slice+index/2;
+					o_dataL=REG_DDRPHY_READ(ch,regadd);
+					if(index%2)dataL=(o_dataL>>16);
+					else dataL=o_dataL;
+					dataL&=0xffff;
+				}
+			}
+		}
+	}
+}
+
+
+static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val)
+{
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040d00|(0x00100000 * phychno)|mr13_val;	//MRW 13 chA rkA 0d:00 //FSPOP&FSPWP is fixed to 0, VRO off
+	WaitDBCMD();
+
+	if(freq>0x5f)
+	{
+#ifdef	DDR_DEBUG_WL
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401d4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16
+#else
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401e4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=34 RDpre=static WRPre=2tCK BL=16
+#endif
+	}
+	else if(freq>0x47)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401d4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16
+	}
+	else if (freq > 0x2f)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401c4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16
+	}
+	else
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401a4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16
+	}
+
+	WaitDBCMD();
+
+	if(freq>0x5f)
+	{
+#ifdef	DDR_DEBUG_WL
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e04022e|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,101=WL14,110=RL32)
+#else
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040236|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,110=WL16,110=RL32)
+#endif
+	}
+	else if(freq>0x47)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e04022e|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,101=WL14,110=RL32)
+	}
+	else if (freq > 0x2f)
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040224|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,100=WL12,100=RL24)
+	}
+	else
+	{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040252|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,1SetB,010=WL12,010=RL14)
+	}
+
+
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW 3 chA rkA 03:31
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040b00|(0x00100000 * phychno)|DDR_MR11;	//MRW 11
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040c11|(0x00100000 * phychno);	//MRW 12
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040e11|(0x00100000 * phychno);	//MRW 14
+	WaitDBCMD();
+
+	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e041600|(0x00100000 * phychno)|DDR_MR22;	//MRW 22
+	WaitDBCMD();
+}
+
+static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val)
+{
+	int ch;
+	uint32_t dataL;
+	uintptr_t valids;
+	uintptr_t valids_shift;
+
+	valids=(1ULL<<width)-1;
+	valids_shift = valids<<pos;
+
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+	{
+		if(!((1<<ch)&ch_mask))continue;
+		dataL=REG_DDRPHY_READ(ch,regadd);
+		dataL=(dataL&~valids_shift) | ((val&valids)<<pos);
+		REG_DDRPHY_WRITE(ch,regadd,dataL);
+	}
+}
+
+
+static void pvt_lvl_enable_set(uint32_t go)
+{
+	uint32_t i;
+
+	for(i=0;i<DRAM_CH_CNT;i++)
+	{
+	//CALVL_EN
+		if((DDR_LVLEN&go)&0x00000001)
+		{
+			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) | (1ULL<<8));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) &~(1ULL<<8));
+		}
+
+	//WRLVL_EN
+		if((DDR_LVLEN&go)&0x00000002)
+		{
+			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) | (1ULL<<24));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) &~(1ULL<<24));
+		}
+
+	//RDLVL_GATE_EN
+		if((DDR_LVLEN&go)&0x00000004)
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<24));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<24));
+		}
+
+	//RDLVL_EN
+		if((DDR_LVLEN&go)&0x00000008)
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<16));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<16));
+		}
+
+	//WRDQLVL_EN
+		if((DDR_LVLEN&go)&0x00000010)
+		{
+			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) | (1ULL<<16));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) &~(1ULL<<16));
+		}
+
+	//CSLVL_EN
+		if((DDR_LVLEN&go)&0x00000020)
+		{
+			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) | (1));
+		}
+		else
+		{
+			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) &~(1));
+		}
+	}
+}
+
+static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag)
+{
+	uint32_t dataL;
+	uint32_t j;
+
+	dsb_sev();
+	//DFI FREQ
+	*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = freq_flag;
+	dataL=*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno));
+	dsb_sev();
+
+#ifdef DDR_FREQCHG
+	j = *((volatile uint32_t*)CPG_PLL3CR);
+	dsb_sev();
+
+//	j = (j&0x00ffff7f) | ((((freq/(3-freq_flag))  << 24))&0xff000000)| ((fdiv << 7)&0x00000080);
+	j = (j&0x00ffff7f) | ((freq & 0xff) << 24)| ((freq_flag == 0) << 7);
+	*((volatile uint32_t*)CPG_PLL3CR) = j;
+	dsb_sev();
+	j = *((volatile uint32_t*)CPG_PLL3CR);
+
+	dsb_sev();
+	do {
+		dataL=*((volatile uint32_t*)CPG_PLLECR);
+	} while( (dataL&0x1f00)!=0x1f00 );
+#endif
+
+	//FREQ CHANGE ACK
+	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+	dataL=*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno));
+
+	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x00000000;
+	dsb_sev();
+}
+
+
+static uint32_t pvt_pi_training_go_all_o(uint32_t freq)
+{
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uint32_t pll_status[4];
+	uint32_t wait_count[4];
+	uintptr_t phychno;
+
+	if(DDR_TVAL1==0)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			//dfi_init_start negate
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+			dsb_sev();
+		}
+	}
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		if( (DDR_PHYVALID&(1<<phychno))==0 )
+		{
+			continue;
+		}
+		////////////////////////////////////////////////////////////////////////////////////////////////// PI_START
+		REG_DDRPHY_WRITE(phychno, 0x200, 0x20410B01);
+//		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x00000200;
+//		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+		if(DDR_TVAL1==1)
+		{
+			//dfi_init_start negate
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+			dsb_sev();
+		}
+	}
+	//////////////////////
+
+	dsb_sev();
+
+	if(DDR_TVAL1==2)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			//dfi_init_start negate
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+			dsb_sev();
+		}
+	}
+
+	phytrainingok=0;
+	retry=0;
+
+	// 0 : wait first unlock
+	// 1 : pll is off
+	// 2 : pll is on
+
+	pll_status[0]=0;//wait unlock
+	pll_status[1]=0;//wait unlock
+	pll_status[2]=0;//wait unlock
+	pll_status[3]=0;//wait unlock
+
+	while(1)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			if(DDR_PHYVALID&phytrainingok&(1<<phychno))
+			{
+				continue;
+			}
+
+			if(pll_status[phychno]==0)
+			{
+				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Wait for PLL is unlock
+				if((dataL & 0x0000001F) == 0x0)
+				{
+					pll_status[phychno]=1;
+					wait_count[phychno]=1000;
+
+					pvt_freq_change_ack(freq,phychno,0);
+					retry=0;
+				}
+			}
+			else if(pll_status[phychno]==1)
+			{
+				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Wait for PLL Lock
+				if((dataL & 0x0000001F) == 0x1F)
+				{
+					pll_status[phychno]=2;
+					wait_count[phychno]=1000;
+					retry=0;
+				}
+				else
+				{
+					wait_count[phychno]--;
+					if(wait_count[phychno]==0)
+					{
+						pvt_freq_change_ack(freq,phychno,2);
+						wait_count[phychno]=1000;
+					}
+				}
+			}
+			else
+			{
+				if(wait_count[phychno]>0)
+				{
+					wait_count[phychno]--;
+					dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+					if(dataL&0x1)
+					{
+						phytrainingok |= (0x1<<phychno);
+						retry=0;
+						// TRAING OK
+					}
+				}
+				else
+				{
+					dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Check PLL is unlock again
+					if((dataL & 0x0000001F) == 0x00)
+					{
+						pll_status[phychno]=1;
+						pvt_freq_change_ack(freq,phychno,0);
+						wait_count[phychno]=1000;
+						retry=0;
+					}
+					else
+					{
+						wait_count[phychno]=1000;
+					}
+				}
+			}
+		}
+
+		if( (DDR_PHYVALID& phytrainingok&0xf)==0xf )
+		{
+			break;
+		}
+		retry++;
+		if(retry==10000)
+		{
+			break;
+		}
+	}
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
+	}
+
+	return phytrainingok;
+}
+
+
+inline void PLL3_FREQ(uint32_t freq, uint32_t freq_flag)
+{
+	uint32_t dataL;
+
+#ifdef	DDR_FREQCHG
+
+	dsb_sev();
+
+	if(freq_flag==0)
+	{
+#ifdef	DDR_LOWFIX
+		dataL = DDR_LOWFIX;
+#else
+		dataL = (freq+1)/DDR_LOWDIV-1;
+#endif
+	}
+	else
+	{
+		dataL = (freq);
+	}
+
+	dataL = (dataL<<24);
+	*((volatile uint32_t*)CPG_CPGWPR) = ~dataL;
+	*((volatile uint32_t*)CPG_PLL3CR) =  dataL;
+
+	dsb_sev();
+	do {
+		dataL=*((volatile uint32_t*)CPG_PLLECR);
+	} while( (dataL&0x1f00)!=0x1f00 );
+
+#endif	// DDR_FREQCHG
+}
+
+#define TR_ERR 4000
+#define TR_MAX (TR_ERR*2)
+#define TE_ERR 10000
+#define TE_MAX (TE_ERR*2)
+
+uint32_t pvt_pi_training_go_all(uint32_t freq)
+{
+	uint32_t flag,i,j;
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uintptr_t phychno;
+	uint32_t FREQ_H;
+
+	FREQ_H=1;
+
+	PLL3_FREQ(freq,0);
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		//dfi_init_start negate
+		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+		dsb_sev();
+	}
+
+	if(DDR_TVAL0&0x100)
+	{
+//		//CHANGE IMPEDANCE CODE to CMOS MODE
+		change_lpddr4_en(0xf,0);
+	}
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		if(DDR_TVAL0&0x1)
+		{
+//		0x00000268, 0x09090605, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+//NOTE:TDFI_INIT_COMPLETE_MIN: wait cycle for init_complete: should be max value
+			REG_DDRPHY_WRITE(phychno, 0x268, (REG_DDRPHY_READ(phychno,0x268)&0xffffff00) | 0xff);
+		}
+
+		if(DDR_TVAL0&0x2)
+		{
+//		0x0000026D, 0x18020100, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+//		0x0000026E, 0x00010118, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+//NOTE:TCKEHDQS
+			REG_DDRPHY_WRITE(phychno, 0x26D, (REG_DDRPHY_READ(phychno,0x26D)&0xc0c0ffff) | (0x18<<24) | (0x18<<16));
+			REG_DDRPHY_WRITE(phychno, 0x26E, (REG_DDRPHY_READ(phychno,0x26E)&0xffffffc0) | (0x18<<0));
+		}
+
+		if(DDR_TVAL0&0x4)
+		{
+//		0x00000262, 0x00060100, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+//		0x00000263, 0x01000006, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+//		0x00000264, 0x018E018E, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
+//		0x00000265, 0x018E0100, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
+//		0x00000266, 0x0F0F018E, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
+//NOTE:TDFI_TVREF_LONG: wait cycle from CKE assert to MRW :
+//			REG_DDRPHY_WRITE(phychno, 0x263, REG_DDRPHY_READ(phychno,0x263)&0xfffffc00 | (0x3ff<<0));
+//			REG_DDRPHY_WRITE(phychno, 0x264, REG_DDRPHY_READ(phychno,0x264)&0xfc00ffff | (0x3ff<<16));
+//			REG_DDRPHY_WRITE(phychno, 0x266, REG_DDRPHY_READ(phychno,0x266)&0xfffffc00 | (0x3ff<<0));
+
+			REG_DDRPHY_WRITE(phychno, 0x262, (REG_DDRPHY_READ(phychno,0x262)&0xfc00ffff) | (0x18e<<0));
+			REG_DDRPHY_WRITE(phychno, 0x263, (REG_DDRPHY_READ(phychno,0x263)&0xfffffc00) | (0x18e<<0));
+			REG_DDRPHY_WRITE(phychno, 0x264, (REG_DDRPHY_READ(phychno,0x264)&0xfc00fc00) | (0x18e<<16) | (0x18e<<0));
+			REG_DDRPHY_WRITE(phychno, 0x266, (REG_DDRPHY_READ(phychno,0x266)&0xfffffc00) | (0x18e<<0));
+		}
+
+		if(DDR_TVAL0&0x8)
+		{
+//		0x0000025F, 0x00FF010A, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+//		0x00000260, 0x03018D03, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+//		0x00000261, 0x000A018D, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+//NOTE:TDFI_TCAENT: wait cycle to begin CA operation
+			REG_DDRPHY_WRITE(phychno, 0x25f, (REG_DDRPHY_READ(phychno,0x25f)&0xc000ffff) | (0x3fff<<16));
+			REG_DDRPHY_WRITE(phychno, 0x260, (REG_DDRPHY_READ(phychno,0x260)&0xffc000ff) | (0x3fff<<8));
+			REG_DDRPHY_WRITE(phychno, 0x261, (REG_DDRPHY_READ(phychno,0x261)&0xffffc000) | (0x3fff<<0));
+		}
+
+		if(DDR_TVAL0&0x10)
+		{
+//		0x00000267, 0x10010204, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
+//NOTE:TDFI_INIT_START_MIN: wait to assert init_start
+			REG_DDRPHY_WRITE(phychno, 0x267, (REG_DDRPHY_READ(phychno,0x267)&0x00ffffff) | (0xff<<24));
+		}
+		if(DDR_TVAL0&0x20)
+		{
+//		0x00000269, 0x20000202, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
+//NOTE:PI_TCKCKEH :
+			REG_DDRPHY_WRITE(phychno, 0x269, (REG_DDRPHY_READ(phychno,0x269)&0xfffffff0) | (0xf<<0));
+		}
+
+		if(DDR_TVAL0&0x40)
+		{
+//		0x0000026D, 0x18020100, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+			REG_DDRPHY_WRITE(phychno, 0x26d, (REG_DDRPHY_READ(phychno,0x26d)&0xfffffffe) | (0x1<<0));
+		}
+
+		if(DDR_TVAL0&0x100)
+		{
+			for(i=0;i<DRAM_CH_CNT;i++)
+			{
+				REG_DDRPHY_WRITE(phychno, 0x44e + 0x80*i, REG_DDRPHY_READ(phychno, 0x44e + 0x80*i)|1);
+			}
+		}
+//		0x00000414, 0x04080000, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
+//		0x00000415, 0x04080a04, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
+		for(i=0;i<4;i++)
+		{
+			j=((REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)>>24)+((DDR_TVAL0>>12)&0x0f))&0x0f;
+			REG_DDRPHY_WRITE(phychno, 0x414 + 0x80*i, (REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)&0xf0ffffff) | (j<<24));
+		}
+	}
+
+	if(DDR_TVAL0&0x80)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+//		0x00000700, 0x00000001, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
+			REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x0<<0));
+		}
+	}
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		int slice;
+
+		if(DDR_PHYVALID&(1<<phychno))
+		{
+		}
+		else
+		{
+			continue;
+		}
+
+		for(slice=0;slice<4;slice++)
+		{
+			for(i=0;i<4;i++)
+			{
+//		0x00000409, 0x000700C0, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
+				REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
+//		0x00000412, 0x00000000, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
+				REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
+//		0x00000413, 0x00000000, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
+				REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
+
+
+//		0x00000423, 0x00000000, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
+//		0x00000424, 0x00000000, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
+
+				dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
+//		0x00000425, 0x00000000, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
+				dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
+			}
+		}
+	}
+
+	phytrainingok=DDR_PHYVALID;
+	if(DDR_UPDT_WA&0x1000)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+			//////////////////////
+			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
+			dsb_sev();
+			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+			retry=0;
+			do {
+				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				retry++;
+			} while(dataL && retry<TR_MAX);
+			if(retry>=TR_ERR)
+			{
+				phytrainingok&=~(1<<phychno);
+			}
+		}
+	}
+	else
+	{
+
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			//////////////////////
+			if(!(DDR_PHYVALID&(1<<phychno)))continue;
+			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
+			dsb_sev();
+//BEGIN:timing critical:
+			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+		}
+		do {
+			dataL  = 0;
+			if(DDR_PHYVALID&(1<<0)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+			if(DDR_PHYVALID&(1<<1)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+			if(DDR_PHYVALID&(1<<2)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+			if(DDR_PHYVALID&(1<<3)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		} while(dataL);
+	}
+
+	if(DDR_LVLEN&0x21)
+	{
+
+		if(DDR_TVAL0&0x100)
+		{
+		//CHANGE IMPEDANCE CODE to LP4 MODE
+			change_lpddr4_en(0xf,0);
+		}
+
+		dsb_sev();
+		dsb_sev();
+
+		if(!(DDR_UPDT_WA&0x2000))
+		{
+			PLL3_FREQ(freq,FREQ_H);
+
+			dsb_sev();
+			dsb_sev();
+		}
+
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+			//DFI FREQ
+			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
+	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 0;
+			dsb_sev();
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+			dsb_sev();
+	//		//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+			dsb_sev();
+			if(DDR_UPDT_WA&0x800)	 //SEQ mode
+			{
+				do {
+					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				} while(dataL!=0x1f);
+				do {
+					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				} while(dataL);
+			}
+		}
+
+		if(!(DDR_UPDT_WA&0x800))	//PARA mode
+		{
+			//lock check
+			do {
+				dataL=0x1f;
+				if(phytrainingok&(1<<0))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+				if(phytrainingok&(1<<1))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+				if(phytrainingok&(1<<2))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+				if(phytrainingok&(1<<3))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+			} while(dataL!=0x1f);
+
+			///////////////////////////////////////////////////////////////////////
+			//unlock check
+			do {
+				dataL  = 0;
+				if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+				if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+				if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+				if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+			} while(dataL);
+		}
+
+		if(DDR_TVAL0&0x200)
+		{
+		//CHANGE IMPEDANCE CODE to CMOS MODE
+			change_lpddr4_en(0xf,0);
+		}
+
+		dsb_sev();
+		dsb_sev();
+		dsb_sev();
+
+		PLL3_FREQ(freq,0);
+
+		dsb_sev();
+		dsb_sev();
+		dsb_sev();
+
+if(0){	//////// Retry check NG -----
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+
+			//DFI FREQ
+			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
+	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+			retry=0;
+			do {
+				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				retry++;
+			} while(dataL!=0x1f && retry<1000);
+			if(retry<1000) {
+				// pi_start_status |= (0x10<<phychno);
+			}
+			else {
+				phytrainingok&=~(1<<phychno);
+			}
+		}
+		//------------NG/////
+} else {
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++){
+			if(!(phytrainingok&(1<<phychno)))continue;
+
+			//DFI FREQ
+			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
+	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
+			dsb_sev();
+
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+			dsb_sev();
+
+			//CHG_ACK
+			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+			dsb_sev();
+
+			//NOTE: this detecting may be failed, because asserting period is very short (retry = 1 or 2)
+			// therefore, do not treat as error when timeout.
+			retry=0;
+			do {
+				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
+				retry++;
+			} while(dataL!=0x1f && retry<32);
+		}
+}
+
+//END:timing critical:
+		//unlock check
+		do {
+			dataL  = 0;
+			if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+			if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+			if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+			if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		} while(dataL);
+
+		if(DDR_TVAL0&0x200)
+		{
+		//CHANGE IMPEDANCE CODE to LP4 MODE
+			change_lpddr4_en(0xf,1);
+		}
+
+		dsb_sev();
+		dsb_sev();
+
+		if(DDR_TVAL0&0x80)
+		{
+			for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+			{
+//		0x00000700, 0x00000001, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
+				REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x1<<0));
+			}
+		}
+
+		if(DDR_UPDT_WA&0x8000)
+		{
+			if(phytrainingok&(1<<0))		copy_csdelay(0,0);
+			if(phytrainingok&(1<<1))		copy_csdelay(1,2);
+			if(phytrainingok&(1<<2))		copy_csdelay(2,0);
+			if(phytrainingok&(1<<3))		copy_csdelay(3,0);
+			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n1 -> 0
+			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
+			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
+			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
+			dsb_sev();
+			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
+			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
+			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
+			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
+
+			dsb_sev();
+			dsb_sev();
+		}
+
+	}	/////////////////////////////////////////lvlen&0x21
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,FREQ_H);
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+	for(i=0;i<DRAM_CH_CNT;i++){
+		if(DDR_TVAL1&0x10){
+			phychno=3-i;
+		} else {
+			phychno=i;
+		}
+		if(!(phytrainingok&(1<<phychno)))continue;
+
+		if(DDR_TVAL1&0x03){
+//		0x00000408, 0x00000133, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
+			uint32_t o_ch,o_slice,o_tmp;
+			o_ch=phychno^0x1;
+			if((DDR_TVAL1&0x03)==1)
+					o_tmp=0x43;
+			else	o_tmp=0x47;
+			for(o_slice=0;o_slice<4;o_slice++){
+				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice,(REG_DDRPHY_READ(o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
+			}
+		}
+////////////////////
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+		dsb_sev();
+
+		if(0)
+		{
+			int slice;
+
+			for(slice=0;slice<4;slice++)
+			{
+				for(i=0;i<4;i++)
+				{
+//		0x00000409, 0x000700C0, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
+					REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
+//		0x00000412, 0x00000000, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
+					REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
+//		0x00000413, 0x00000000, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
+					REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
+
+
+//		0x00000423, 0x00000000, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
+//		0x00000424, 0x00000000, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
+
+					dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
+//		0x00000425, 0x00000000, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
+					dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
+				}
+			}
+		}
+
+		if(DDR_UPDT_WA&0x400)	//SEQ MODE
+		{
+			retry=0;
+			while(retry<TE_MAX)
+			{
+				dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+				if(dataL&0x1)break;
+				retry++;
+			}
+			if(retry>=TE_ERR)
+			{
+				phytrainingok&=~(1<<phychno);
+			}
+		}
+
+		if(DDR_TVAL1&0x03)
+		{
+//		0x00000408, 0x00000133, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
+			uint32_t o_ch,o_slice,o_tmp;
+			o_ch=phychno^0x1;
+			o_tmp=0x0;
+
+			for(o_slice=0;o_slice<4;o_slice++){
+				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice,
+					(REG_DDRPHY_READ (o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
+			}
+		}
+	}
+
+	retry=10000;
+	flag=0;
+	while(retry>0)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			if(!(phytrainingok&(1<<phychno)))continue;
+			if(flag & (1<<phychno))continue;
+			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+
+			if(dataL&0x1)
+			{
+				flag |= (0x1<<phychno);
+				// TRAING OK
+			}
+		}
+		if((flag&phytrainingok)==phytrainingok)break;
+		retry--;
+	}
+
+	phytrainingok&=flag;
+
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
+	}
+
+	return phytrainingok;
+}
+
+uint32_t pvt_pi_training(uint32_t freq)
+{
+	uint32_t phytrainingok=0;
+
+	if(1)
+	{
+		pvt_lvl_enable_set(0x3f);
+
+		if(DDR_UPDT_WA&0x4000)
+		{
+			phytrainingok = pvt_pi_training_go_all_soft(freq);
+		}
+		else if(DDR_UPDT_WA&0x100)
+		{
+			phytrainingok = pvt_pi_training_go_all_o(freq);
+		}
+		else
+		{
+			phytrainingok = pvt_pi_training_go_all(freq);
+		}
+
+		//FREQ_SEL_INDEX=3 (not needed? because MULTICAST_EN=1) ==> NEED!! otherwise, copy will not copy
+		REG_DDRPHY_WRITE (0,0x00000700,0x0301);
+		REG_DDRPHY_WRITE (1,0x00000700,0x0301);
+		REG_DDRPHY_WRITE (2,0x00000700,0x0301);
+		REG_DDRPHY_WRITE (3,0x00000700,0x0301);
+
+#ifdef	DDR_WDQLVL_CHAB_SWAP_WAxxxx
+#else	// non WDQLVL
+#ifdef BOARD_SALVATOR_M
+		copy_dqdelay(0 ,0,2);		// ch0 0:2:1:3
+		copy_dqdelay(0 ,3,1);
+		copy_dqdelay(3 ,0,2);		// ch3 2:0:3:1
+		copy_dqdelay(3 ,3,1);
+#endif
+#ifdef BOARD_SALVATOR_X
+		copy_dqdelay(1 ,1,2);		// ch1 2:0:1:3
+		copy_dqdelay(1 ,3,0);
+		copy_dqdelay(2 ,1,3);		// ch2 3:1:2:0
+		copy_dqdelay(2 ,2,0);
+		copy_dqdelay(3 ,1,3);		// ch3 3:1:2:0
+		copy_dqdelay(3 ,2,0);
+#endif
+#endif
+
+
+		if(DDR_LVLEN&0x20)
+		{
+			if(DDR_CALVLSIDE== 0x0)
+			{
+				copy_csdelay(0,0);
+				copy_csdelay(1,0);
+				copy_csdelay(2,0);
+				copy_csdelay(3,0);
+			}
+			else if(DDR_CALVLSIDE== 0x1)
+			{
+				copy_csdelay(0,2);
+				copy_csdelay(1,2);
+				copy_csdelay(2,2);
+				copy_csdelay(3,2);
+			}
+			else
+			{
+				copy_csdelay(0,0);
+				copy_csdelay(1,2);
+				copy_csdelay(2,0);
+				copy_csdelay(3,0);
+			}
+		}
+
+		if(DDR_LVLEN&0x4)
+		{
+			adjust_rddqsgatedelay(0);
+			adjust_rddqsgatedelay(1);
+			adjust_rddqsgatedelay(2);
+			adjust_rddqsgatedelay(3);
+		}
+	}
+
+	return phytrainingok;
+}
+
+static void WaitDBCMD(void)
+{
+	uint32_t dataL;
+
+	while(1)
+	{
+		dataL = *((volatile uint32_t*)DBSC_DBWAIT);	//wait DBCMD 1=busy, 0=ready
+		if((dataL & 0x00000001) == 0x0)	break;
+	}
+}
+
+
+static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata)
+{
+	uint32_t i;
+
+#ifdef	DDR_DEBUG_REG_DDRPHY
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//add
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
+	dsb_sev();
+	(void)i;
+#else
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
+	dsb_sev();
+	(void)i;
+#endif
+}
+
+static void change_lpddr4_en(uintptr_t phychno, uint32_t mode)
+{
+/*
+		0x0000071A, 0x027F6E00, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
+		0x0000071B, 0x047F027F, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
+		0x0000071C, 0x00027F6E, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
+		0x0000071D, 0x00047F6E, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
+		0x0000071E, 0x00030F68, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
+		0x0000071F, 0x00010F68, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
+		0x00000720, 0x00010F68, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
+		0x00000721, 0x00010F68, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
+		0x00000722, 0x00010F68, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
+		0x00000723, 0x00027F6E, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
+		0x00000724, 0x00010F68, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
+		0x00000725, 0x00027F6E, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
+		0x00000726, 0x00010F68, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
+		0x00000727, 0x00027F6E, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
+		0x00000728, 0x00010F68, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
+*/
+
+	uint32_t i,from,to;
+	uint32_t set,clr;
+	uint32_t dataL;
+	uint32_t addr;
+
+#ifdef	DDR_LPDDR4_EN_OFF_FIRST
+#else
+	return;
+#endif
+
+	if(phychno>=4)
+	{
+		from=0; to=3;
+	}
+	else
+	{
+		from=phychno; to=phychno;
+	}
+
+
+	for(i=from;i<=to;i++)
+	{
+#ifdef	DDR_LPDDR4_EN_OFF_FIRST
+		set = 1ULL <<14;
+		clr = ~set;
+
+		if(!mode)
+		{
+			set = 0;
+		};
+
+		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
+#else
+		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
+		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=0x00047B22 );
+		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
+		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
+#endif
+	}
+
+}
+
+static void copy_csdelay(uint32_t	phychno, uint32_t s_byte)
+{
+	uint32_t	dataL[4];
+
+	dataL[0] = ((REG_DDRPHY_READ ( phychno, 0x00000712))& 0x000fff00) >> 8;
+	dataL[1] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x00000fff);
+	dataL[2] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x0fff0000) >> 16;
+	dataL[3] = ((REG_DDRPHY_READ ( phychno, 0x00000714))& 0x00000fff);
+
+	REG_DDRPHY_WRITE (phychno,0x00000712,( dataL[s_byte] << 8) |((REG_DDRPHY_READ ( phychno, 0x00000712)) & 0x0ff));
+	REG_DDRPHY_WRITE (phychno,0x00000713,((dataL[s_byte] << 16)| dataL[s_byte]));
+	REG_DDRPHY_WRITE (phychno,0x00000714,  dataL[s_byte]);
+
+}
+
+static void adjust_rddqsgatedelay(uintptr_t phychno)
+{
+	uint32_t	i;
+	uint32_t	s_dataL;
+	uint32_t	d_dataL;
+	uint32_t	teL;
+	uint32_t	leL;
+	uint32_t	meL;
+	uint32_t	fsL;
+	uint32_t	latL,dlyL;
+	uint32_t	maxlatL =0x0;
+	uint32_t	maxdlyL =0x0;
+
+#ifdef	DDR_DBS_DFI_WA
+	for(i=0;i<4;i++)
+	{
+		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
+		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
+		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16) & 0x3ff;
+		meL = (leL+teL)>>1;
+		dlyL = (meL-fsL)&0x1ff;
+		latL = ((meL-fsL)>>9) & 7;
+		if(maxlatL < (dlyL + latL* 0x200))
+		{
+			maxdlyL =dlyL;
+			maxlatL =dlyL + latL* 0x200;
+		}
+	}
+#endif
+
+	for(i=0;i<4;i++)
+	{
+		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
+		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
+		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16 ) & 0x3ff;
+		meL = (leL+teL)>>1;
+		if(meL<fsL)meL=fsL;///CLIP
+		dlyL = (meL-fsL)&0x1ff;
+		latL = ((meL-fsL)>>9) & 7;
+#ifdef	DDR_DBS_DFI_WA
+		if((maxdlyL > 0xff) & (dlyL < 0x100))
+		{
+			REG_DDRPHY_WRITE ( phychno, 0x0454 + 0x80*i, (REG_DDRPHY_READ ( phychno, 0x00000454 + 0x80*i) + 0x00010000));
+		}
+#endif
+		s_dataL = REG_DDRPHY_READ ( phychno, 0x0000044C + 0x80*i);
+		d_dataL = (s_dataL & 0xff000000) | (latL<<16) | dlyL;
+		REG_DDRPHY_WRITE ( phychno, 0x0000044C + 0x80*i,d_dataL);
+	}
+}
+
+
+static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte)
+{
+	uint32_t	i;
+	uint32_t	s_dataL;
+	uint32_t	d_dataL;
+
+	for (i=0x43A;i<=0x43E;i++)
+	{
+								// 43A-43E:PHY_CLK_WRDQx_SLAVE_DELAY_0
+								// 43F-442:PHY_RDDQx_SLAVE_DELAY_0
+								// 443-44B:PHY_RDDQS_DQx_FALL_SLAVE_DELAY_0
+		if(i==0x43E)
+		{			// 43E:PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10
+			s_dataL = (REG_DDRPHY_READ ( phychno, i+s_byte*0x80)) & 0x0000ffff; // DM code
+			d_dataL = (REG_DDRPHY_READ ( phychno, i+d_byte*0x80)) & 0xffff0000; // DQS code
+			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,(s_dataL|d_dataL));
+		}
+		else
+		{
+			s_dataL = REG_DDRPHY_READ ( phychno, i+s_byte*0x80);
+			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,s_dataL);
+		}
+	}
+
+}
+
+static uint32_t pvt_pi_training_go_all_soft(uint32_t freq)
+{
+	uint32_t flag;
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uintptr_t phychno;
+
+	PLL3_FREQ(freq,0);
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		//dfi_init_start negate
+		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
+		dsb_sev();
+	}
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		//////////////////////
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
+		dsb_sev();
+		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
+		dsb_sev();
+
+		dsb_sev();
+		dsb_sev();
+	}
+	do {
+		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		dsb_sev();
+	} while(dataL);
+
+	dsb_sev();
+	dsb_sev();
+
+	if(!(DDR_UPDT_WA&0x2000))
+	{
+		PLL3_FREQ(freq,2);
+		dsb_sev();
+		dsb_sev();
+	}
+
+//	//CHANGE IMPEDANCE CODE to LP4 MODE
+//	change_lpddr4_en(0xf,1);
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
+//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 0;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		dsb_sev();
+//		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+		dsb_sev();
+
+		dsb_sev();
+		dsb_sev();
+	}
+
+
+	///////////////////////////////////////////////////////////////////////
+	//unlock check
+	do {
+		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+		dsb_sev();
+	} while(dataL);
+
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,0);
+
+	dsb_sev();
+	dsb_sev();
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
+//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+
+		dsb_sev();
+		dsb_sev();
+	}
+
+//END:timing critical:
+	//unlock check
+	do {
+		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
+		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
+	} while(dataL);
+
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,2);
+
+	dsb_sev();
+	dsb_sev();
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		//DFI FREQ
+		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
+		dsb_sev();
+		//CHG_ACK
+		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
+
+		dsb_sev();
+		dsb_sev();
+	}
+
+	retry=100000;
+	flag=0;
+	while(retry>0)
+	{
+		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+		{
+			if(flag & (1<<phychno))continue;
+			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+			if(dataL&0x1)
+			{
+				flag |= (0x1<<phychno);
+				// TRAING OK
+			}
+		}
+		if((flag&DDR_PHYVALID)==DDR_PHYVALID)break;
+		retry--;
+	}
+
+	phytrainingok=flag;
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
+		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
+	}
+
+	return phytrainingok;
+}
+
+inline void dsb_sev(void)
+{
+	__asm__ __volatile__ ("dsb sy");
+
+}
+
+static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd)
+{
+	uint32_t i;
+
+#ifdef	DDR_DEBUG_REG_DDRPHY
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
+	dsb_sev();
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
+	dsb_sev();//add
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
+	dsb_sev();
+	return i ;
+#else
+	dsb_sev();
+	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
+	dsb_sev();
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
+	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
+	dsb_sev();
+	return i ;
+#endif
+}
+
+#ifdef	DDR_DEBUG_VREF
+static uint32_t InitDDR_0917(uint32_t freq, uint32_t vref)
+#else
+static uint32_t InitDDR_0917(uint32_t freq)
+#endif
+{
+	uint32_t i=0;
+	uint32_t j=0;
+	uint32_t k=0;
+	uint32_t dataL=0;
+	uintptr_t phychno=0x0;
+	uint32_t phytrainingok=0x0;
+	uint32_t retry;
+	uint32_t ch,slice;
+
+
+#ifdef DDR_BACKUPMODE
+///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
+
+	//Check GP1_8 (BKUP_TRG)
+	dataL = *((volatile uint32_t*)GPIO_INDT1);
+	if(dataL & BIT8){
+		ddrBackup = WARM_BOOT;
+	}
+	else{
+		ddrBackup = COLD_BOOT;
+	}
+
+///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
+#endif
+
+//	if(mode==0 || mode==1|| mode==3)
+	{
+		//DDR RESET ASSERT
+		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x01;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x01;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x01;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x01;
+
+		dsb_sev();
+
+#ifdef	DDR_PLL3ONLY
+		dataL = *((volatile uint32_t*)DBSC_DBKIND);
+
+/*
+//		//reset pulse
+		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
+		dsb_sev();
+		do {
+			*((volatile uint32_t*)CPG_SRCR4) =  0x40000000;
+//			dsb_sev();
+			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
+			dsb_sev();
+			dataL = *((volatile uint32_t*)DBSC_DBKIND);
+		} while (dataL!=0);
+*/
+		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;	//Unlock DDRPHY register
+		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
+
+		REG_DDRPHY_WRITE(0,0x229,0x0);
+		REG_DDRPHY_WRITE(1,0x229,0x0);
+		REG_DDRPHY_WRITE(2,0x229,0x0);
+		REG_DDRPHY_WRITE(3,0x229,0x0);
+
+		dataL=	*((volatile uint32_t*)CPG_PLLECR);
+		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL & 0xFFFFFFF7);
+		*((volatile uint32_t*)CPG_PLLECR) =   dataL & 0xFFFFFFF7;
+
+		dsb_sev();
+
+		// PLL3
+#ifdef	DDR_FREQCHG
+		j = *((volatile uint32_t*)CPG_PLL3CR);
+
+#ifdef	DDR_LOWFIX
+		j = (j&0x00ffff7f) | ((DDR_LOWFIX & 0xff) << 24);
+#else	// DDR_LOWFIX
+		j = (j&0x00ffff7f) | ((freq & 0xff) << 24) | 0x080;
+#endif	// DDR_LOWFIX
+
+#else	// DDR_FREQCHG
+		j = *((volatile uint32_t*)CPG_PLL3CR);
+		j = (j&0x00ffff7f) | ((freq << 24)&0xff000000)| ((DDR_FDIV << 7)&0x00000080);
+#endif	// DDR_FREQCHG
+
+		*((volatile uint32_t*)CPG_CPGWPR) = ~j;
+		*((volatile uint32_t*)CPG_PLL3CR) =  j;		// CPG_PLL3CL
+
+		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL |0x8);
+		*((volatile uint32_t*)CPG_PLLECR) =   dataL |0x8;
+
+		do {
+			dataL=*((volatile uint32_t*)CPG_PLLECR);
+		} while( (dataL&0x800)==0 );
+
+		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
+		do {
+			*((volatile uint32_t*)CPG_SRCR4) = 0x40000000;
+			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
+			dataL = *((volatile uint32_t*)DBSC_DBKIND);
+		} while (dataL!=0);
+
+		REG_DDRPHY_WRITE(0,0x229,0x100);
+		REG_DDRPHY_WRITE(1,0x229,0x100);
+		REG_DDRPHY_WRITE(2,0x229,0x100);
+		REG_DDRPHY_WRITE(3,0x229,0x100);
+
+#endif	//	DDR_PLL3ONLY
+
+		pvt_dbsc_regset(freq);
+
+		//DDR RESET NEGATE
+		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x00;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x00;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x00;
+		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x00;
+
+		//(DDRPHY Kick Initialize Sequence)
+		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;	//Unlock DDRPHY register(AGAIN)
+		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
+		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
+
+		//(PHY parameter and PI parameter Initialize)	Initialize Leveling parameter including WDQLVL
+
+		for( i=0; i<DDR_PHY_NUM; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
+		}
+
+#if	DDR_ES1px==1
+#ifdef	DDR_DEBUG_ES1P1
+		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
+			for (i=0;i<DRAM_CH_CNT;i++){
+				REG_DDRPHY_WRITE(i,0x070D,0x00001142);
+				REG_DDRPHY_WRITE(i,0x0715,0x00001142);
+			}
+		}
+#else
+		for (i=0;i<DRAM_CH_CNT;i++){
+			REG_DDRPHY_WRITE(i,0x070D,0x00001142);
+			REG_DDRPHY_WRITE(i,0x0715,0x00001142);
+		}
+#endif
+#else	// DDR_ES1px==0
+#ifdef	DDR_DEBUG_ES1P1
+		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
+			for (i=0;i<DRAM_CH_CNT;i++){
+				REG_DDRPHY_WRITE(i,0x070D,0x00001142);
+				REG_DDRPHY_WRITE(i,0x0715,0x00001142);
+			}
+		}
+#endif
+#endif
+
+#ifdef DDR_2RANK	// 2Rank
+		for(i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x229,((REG_DDRPHY_READ(i,0x229) & 0x00ffffff) | ((DDR_CSMAP & 0xf) << 24)));
+			REG_DDRPHY_WRITE(i,0x270,((REG_DDRPHY_READ(i,0x270) & 0xff00ffff) | ((DDR_CSMAP_WDQLVL & 0xf) << 16  )));
+			REG_DDRPHY_WRITE(i,0x24b,((REG_DDRPHY_READ(i,0x24b) & 0xffff00ff) | ((DDR_CSMAP_GTLVL & 0xf) << 8 )));
+			REG_DDRPHY_WRITE(i,0x24b,((REG_DDRPHY_READ(i,0x24b) & 0xffffff00) | ((DDR_CSMAP_RDLVL & 0xf) << 0 )));
+			REG_DDRPHY_WRITE(i,0x23c,((REG_DDRPHY_READ(i,0x23c) & 0xff00ffff) | ((DDR_CSMAP_WRLVL & 0xf) << 16 )));
+//			REG_DDRPHY_WRITE(i,0x703,((REG_DDRPHY_READ(i,0x703) & 0xffff00ff) | ((DDR_CSMAP_CSLVL & 0xff) << 8 )));
+#ifdef	BOARD_KRIEK
+			REG_DDRPHY_WRITE(i,0x257,((REG_DDRPHY_READ(i,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL & 0xF) << 0 )));
+#else
+			REG_DDRPHY_WRITE(i,0x257,((REG_DDRPHY_READ(i,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL & 0x3) << 0 ))); // TMP
+#endif
+		}
+#ifdef	BOARD_KRIEK
+#else
+		REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL &0xf) << 0 ))); // OK
+		REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL &0x3) << 2 ))); // TMP
+#endif
+
+#endif	// DDR_2RANK
+
+#ifdef	DDR_DRIVE
+		for( i=0; i<DDR_PHY_DRIVE_TERM_OVERWRITE_NUM; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
+		}
+#endif
+//		0x00000404, 0x03006E0E, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+//		0x00000405, 0x02006E0E, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+#ifdef	DDR_TSEL_SELECT
+		{
+			uint32_t adr;
+
+			for(ch=0;ch<DRAM_CH_CNT;ch++)
+			{
+				for(slice=0;slice<4;slice++)
+				{
+					for(i=0;i<2;i++)
+					{
+						adr=0x404+i+0x80*slice;
+						dataL=REG_DDRPHY_READ(ch,adr);
+#ifdef	DDR_DEBUG_ODTMODE
+						if(((*((volatile uint32_t*)RST_MODEMR) & 0x000A0000))==0x000A0000){
+							dataL=(dataL&0xff000000) | DDR_TSEL_SELECT | 0x000c0000;
+						}else{
+							dataL=(dataL&0xff000000) | DDR_TSEL_SELECT;
+						};
+#else
+						dataL=(dataL&0xff000000) | DDR_TSEL_SELECT;
+#endif
+						REG_DDRPHY_WRITE(ch,adr,dataL);
+					}
+				}
+			}
+		}
+#endif
+
+		for( i=0; i<DDR_PI_NUM; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
+		}
+
+// Traning Reg setting
+		if(freq>0x53)
+		{
+			//							// def 3200
+		}
+		else if(freq>0x47)
+		{
+//			freq2800_reg_set();			// need more tuning
+		}
+		else if(freq>0x2f)
+		{
+//			freq2400_reg_set();			// need more tuning
+		}
+		else
+		{
+			freq1600_reg_set();
+		}
+
+#ifdef DDR_DEBUG_DBI
+		if(DDR_DEBUG_DBI == 1){
+			for(ch=0;ch<DRAM_CH_CNT;ch++){
+				for(slice=0;slice<4;slice++){
+					REG_DDRPHY_WRITE(ch,0x406+0x80*slice,(REG_DDRPHY_READ(ch,0x406+0x80*slice) | 0x1 ));
+				}
+			}
+			*((volatile uint32_t*)DBSC_DBDBICNT)	= 0x00000001;	//dbien =1 (DBI enable)
+		}
+#endif
+
+		//Set PCB bit swap connection
+		for( i=0; i<9+5; i++ )
+		{
+			REG_DDRPHY_WRITE(0,DDR_SIP_SWAP_CH0[i][0],DDR_SIP_SWAP_CH0[i][1]);
+			REG_DDRPHY_WRITE(1,DDR_SIP_SWAP_CH1[i][0],DDR_SIP_SWAP_CH1[i][1]);
+			REG_DDRPHY_WRITE(2,DDR_SIP_SWAP_CH2[i][0],DDR_SIP_SWAP_CH2[i][1]);
+			REG_DDRPHY_WRITE(3,DDR_SIP_SWAP_CH3[i][0],DDR_SIP_SWAP_CH3[i][1]);
+		}
+
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{	// ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:0:9:=0x0066
+			REG_DDRPHY_WRITE(i,0x40B,REG_DDRPHY_READ(i,0x40B) & (0xfffcffff));
+			REG_DDRPHY_WRITE(i,0x48B,REG_DDRPHY_READ(i,0x48B) & (0xfffcffff));
+			REG_DDRPHY_WRITE(i,0x50B,REG_DDRPHY_READ(i,0x50B) & (0xfffcffff));
+			REG_DDRPHY_WRITE(i,0x58B,REG_DDRPHY_READ(i,0x58B) & (0xfffcffff));
+		}
+
+		if(DDR_CALVLSIDE== 0x0)
+		{
+			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
+			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000001));
+
+			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
+			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x60c,0x00543210);
+			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
+
+			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000001));
+			REG_DDRPHY_WRITE(2,0x60c,0x00DCBA98);
+			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
+
+			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000001));
+			REG_DDRPHY_WRITE(3,0x60c,0x00DCBA98);
+			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
+		}
+
+		if(DDR_CALVLSIDE== 0x1)
+		{
+			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
+			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000004));
+
+			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
+			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000004));
+			REG_DDRPHY_WRITE(1,0x60c,0x00DCBA98);
+			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
+
+			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000004));
+			REG_DDRPHY_WRITE(2,0x60c,0x00543210);
+			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
+
+			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000004));
+			REG_DDRPHY_WRITE(3,0x60c,0x00543210);
+			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
+			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
+			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
+		}
+
+#ifdef	DDR_DEBUG_VREF
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(vref << 8) ));
+			REG_DDRPHY_WRITE(i,0x710,(vref |(vref << 16) ));
+			REG_DDRPHY_WRITE(i,0x711,(vref |(vref << 16) ));
+		}
+#else
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(DDR_VREF << 8) ));
+			REG_DDRPHY_WRITE(i,0x710,(DDR_VREF |(DDR_VREF << 16) ));
+			REG_DDRPHY_WRITE(i,0x711,(DDR_VREF |(DDR_VREF << 16) ));
+		}
+#endif
+
+
+#ifdef	DDR_PAD_BOOST
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) & 0xfbfffdff) ));	//phy_pad_dqs_drive ,phy_pad_data_drive
+		}
+#else
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) | 0x04000200) ));	//phy_pad_dqs_drive ,phy_pad_data_drive
+		}
+#endif
+
+#ifdef	DDR_PAD_ADDR_CS_DRIVE
+		for (i=0;i<DRAM_CH_CNT;i++){
+			REG_DDRPHY_WRITE(i,0x71C,DDR_PAD_ADDR_CS_DRIVE);	//pad_addr_drive
+			REG_DDRPHY_WRITE(i,0x727,DDR_PAD_ADDR_CS_DRIVE);	//pad_cs_drive
+		}
+#endif
+#ifdef	DDR_PAD_CLK_DRIVE
+		for (i=0;i<DRAM_CH_CNT;i++){
+			REG_DDRPHY_WRITE(i,0x71D,DDR_PAD_CLK_DRIVE);		//pad_clk_drive
+		}
+#endif
+
+#ifdef	DDR_ODT_SET
+
+#ifdef	DDR_DEBUG_ODTMODE
+		j = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
+
+		if(j==0){
+			j = 0x5150;
+		} else if (j == 1) {
+			j = 0x6160;
+		} else if (j == 4) {
+			j = 0x7170;
+		} else {
+			j = 0x5150;
+		};
+
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x450,0x41410041 | (j & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x4d0,0x41410041 | (j & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x550,0x41410041 | (j & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x5d0,0x41410041 | (j & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x451,0xC0014100 | (j & 0x000000FF));
+			REG_DDRPHY_WRITE(i,0x4d1,0xC0014100 | (j & 0x000000FF));
+			REG_DDRPHY_WRITE(i,0x551,0xC0014100 | (j & 0x000000FF));
+			REG_DDRPHY_WRITE(i,0x5d1,0xC0014100 | (j & 0x000000FF));
+		}
+
+#else
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x450,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x4d0,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x550,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x5d0,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
+			REG_DDRPHY_WRITE(i,0x451,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
+			REG_DDRPHY_WRITE(i,0x4d1,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
+			REG_DDRPHY_WRITE(i,0x551,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
+			REG_DDRPHY_WRITE(i,0x5d1,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
+		}
+#endif
+#endif
+
+#ifdef	DDR_DEBUG_PST_AMBLE
+		for (i=0;i<DRAM_CH_CNT;i++)
+		{
+			REG_DDRPHY_WRITE(i,0x40d,DDR_DEBUG_PST_AMBLE);
+			REG_DDRPHY_WRITE(i,0x48d,DDR_DEBUG_PST_AMBLE);
+			REG_DDRPHY_WRITE(i,0x50d,DDR_DEBUG_PST_AMBLE);
+			REG_DDRPHY_WRITE(i,0x58d,DDR_DEBUG_PST_AMBLE);
+		}
+#endif
+
+//#define CH0B
+#ifdef  CH0B
+		// CH0 CALVL for swap
+		// CH0 CALVL to CS[2] ( M2 dq_h -> soc M2 dq_h )
+		REG_DDRPHY_WRITE(0,0x0257,0x00181704);		// PI_CALVL_CS_MAP:RW:0:4:= 0x4
+		//0x0000060F, 0x01000000, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+		REG_DDRPHY_WRITE(0,0x060F,0x02DCBA98);
+#endif
+		// CH1 CALVL for swap
+		// CH1 CALVL can be done only for CS[2] ( M2 dq_h -> soc M2 dq_h )
+		REG_DDRPHY_WRITE(1,0x0257,0x00181704);		// PI_CALVL_CS_MAP:RW:0:4:= 0x4
+
+		*((volatile uint32_t*)DBSC_DBDFIPMSTRCNF) = 0x00000001;	//DFI_PHYMSTR_ACK = 1
+	}	// (mode==0 || mode==1|| mode==3)
+
+
+	///////////////////////////////////////////////////////////////////////////////////////////////////////////end_of_mode1
+	pvt_lvl_enable_set(0x3f);
+
+	set_cacs_delay();
+
+#ifdef BOARD_SALVATOR_X
+	REG_DDRPHY_WRITE(0,0x44c,0x0004000c);
+	REG_DDRPHY_WRITE(0,0x4cc,0x0004000c);
+	REG_DDRPHY_WRITE(0,0x54c,0x00040042);
+	REG_DDRPHY_WRITE(0,0x5cc,0x0004004e);
+	REG_DDRPHY_WRITE(1,0x44c,0x0004004e);
+	REG_DDRPHY_WRITE(1,0x4cc,0x0004005a);
+	REG_DDRPHY_WRITE(1,0x54c,0x00040078);
+	REG_DDRPHY_WRITE(1,0x5cc,0x00040042);
+	REG_DDRPHY_WRITE(2,0x44c,0x00040012);
+	REG_DDRPHY_WRITE(2,0x4cc,0x00040066);
+	REG_DDRPHY_WRITE(2,0x54c,0x000301f4);
+	REG_DDRPHY_WRITE(2,0x5cc,0x0004004e);
+	REG_DDRPHY_WRITE(3,0x44c,0x0004001e);
+	REG_DDRPHY_WRITE(3,0x4cc,0x00040042);
+	REG_DDRPHY_WRITE(3,0x54c,0x00040066);
+	REG_DDRPHY_WRITE(3,0x5cc,0x000400c6);
+#endif
+
+// 9/24
+//cacs_capture_cnt//cacs_resp_wait_cnt
+//		0x00000257, 0x00181701, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+//		0x00000258, 0x00280006, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
+//		0x00000259, 0x00280016, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
+//		0x0000025A, 0x00000016, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+//		0x00000610, 0x00020010, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
+//		0x0000060A, 0x00400320, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
+//		0x0000060B, 0x00000040, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
+//		0x00000624, 0x00000003, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
+
+		uint32_t cc=(DDR_CACS_CCCP>>16)&0xff;
+		uint32_t cp=(DDR_CACS_CCCP>>0)&0xff;
+
+		REG_DDRPHY_WRITE(ch,0x257,(REG_DDRPHY_READ(ch,0x257) & 0x0000ffff) | (cc<<16));
+		REG_DDRPHY_WRITE(ch,0x258,(REG_DDRPHY_READ(ch,0x258) & 0x00000000) | (cc<<16) | cp);
+		REG_DDRPHY_WRITE(ch,0x259,(REG_DDRPHY_READ(ch,0x259) & 0x00000000) | (cc<<16) | cp);
+		REG_DDRPHY_WRITE(ch,0x25a,(REG_DDRPHY_READ(ch,0x25a) & 0x00000000) | cp);
+
+
+		for(slice=0;slice<2;slice++){
+			REG_DDRPHY_WRITE(ch,0x610+0x80*slice,(REG_DDRPHY_READ(ch,0x610+0x80*slice) & 0xf0f0ffff )
+				| ((DDR_CACS_RESP_WAIT_CNT&0x0f)<<24)
+				| ((DDR_CACS_CAPTURE_CNT&0x0f)<<16)
+			);
+			REG_DDRPHY_WRITE(ch,0x60a+0x80*slice,(REG_DDRPHY_READ(ch,0x60a+0x80*slice) & 0xfffff000 )
+				| DDR_CACS_START
+			);
+			REG_DDRPHY_WRITE(ch,0x60b+0x80*slice,(REG_DDRPHY_READ(ch,0x60b+0x80*slice) & 0xfffff000 )
+				| DDR_CACS_QTR
+			);
+			REG_DDRPHY_WRITE(ch,0x624+0x80*slice,(REG_DDRPHY_READ(ch,0x624+0x80*slice) & 0xfffffff0 )
+				| DDR_CACS_STEP
+			);
+		}
+
+//		0x00000704, 0x00020040, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
+//		0x00000705, 0x00020055, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
+		slice=0;
+		REG_DDRPHY_WRITE(ch,0x704+0x80*slice,(REG_DDRPHY_READ(ch,0x704+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
+		REG_DDRPHY_WRITE(ch,0x705+0x80*slice,(REG_DDRPHY_READ(ch,0x705+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
+	}
+//-------
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+	PLL3_FREQ(freq,0);
+
+	dsb_sev();
+	dsb_sev();
+	dsb_sev();
+
+#ifdef	DDR_PAD_CAL_WA
+	for(i=0;i<DRAM_CH_CNT;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x72c,REG_DDRPHY_READ(i,0x72c)& ~(1<<24) ); //init_start_disable clear
+	}
+
+	// Rx Cal IE issue w/a
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+	{
+		for(slice=0;slice<4;slice++)
+		{
+			if(DDR_TVAL2&0x1)
+			{
+				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));
+			}
+//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+			if(DDR_TVAL2&0x2)
+			{
+				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x100);
+			}
+			else
+			{
+				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xfffffeff);
+			}
+		}
+	}
+	dsb_sev();
+#endif
+
+	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
+	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
+	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
+	dsb_sev();
+
+	dsb_sev();
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
+	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
+	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
+	dsb_sev();
+
+	dsb_sev();
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x000000;	//dll_rst_n0 -> 1
+	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x000000;
+	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x000000;
+	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x000000;
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n0 -> 1
+	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
+	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
+	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
+	dsb_sev();
+
+	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
+	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
+	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
+	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
+	dsb_sev();
+
+#ifdef DDR_BACKUPMODE
+///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
+
+	if(ddrBackup==WARM_BOOT){
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
+		WaitDBCMD();
+		}
+
+		//Set GP1_9(BKUP_REQB)=High
+		*((volatile uint32_t*)GPIO_OUTDT1) |= BIT9;
+
+		//Wait GP1_8(BKUP_TRG)=Low
+		i=1;
+		while(i){
+			dataL = *((volatile uint32_t*)GPIO_INDT1);
+			if( (dataL & BIT8)==0 ){ i=0; }
+			else{                    i++; }
+
+			// Warm Boot Time Out Error Check
+			if(i==1000){
+				ddrBackup = WARM_BOOT_TIMEOUT;
+				i=0;
+			}
+		}
+	}
+///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
+#endif
+
+	SoftDelay_ddr(1*1000); 	//wait for 1ms
+
+	phytrainingok=0;
+	//Need Handshake sequence betweed DBSC and PHY
+	if(DDR_UPDT_WA&0x40)
+	{
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+				if(DDR_TVAL2&0x2)
+				{
+					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1|0x100);
+				}
+				else
+				{
+					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1);
+				}
+			}
+		}
+		dsb_sev();
+	}
+
+	j=(DDR_UPDT_WA>>24)&0xff;
+	k=0;
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
+	{
+		if(!(DDR_PHYVALID&(1<<phychno)))continue;
+		for(i=0;i<=j;i++)
+		{
+			if(i>0)
+			{ //after first init, init_start should be negated so as to wakeup pll
+				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+				dsb_sev();
+				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =0
+				dsb_sev();
+//			0x000004B3, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
+				for(retry=0;retry<4;retry++)
+				{
+					REG_DDRPHY_WRITE(phychno,0x433+retry*0x80,REG_DDRPHY_READ(phychno,0x433+retry*0x80)|0x1);
+				}
+			}
+
+			retry=0;
+			while(retry<2048)
+			{
+				dataL = *((volatile uint32_t*)(DBSC_INITCOMP_0+phychno*0x40));	//Wait for DBSC_INITCOMP_0[0] is 1
+				if((dataL & 0x00000001) == 0x1)	break;
+				retry++;
+			}
+			if(retry<2048)
+			{
+				phytrainingok|=(1<<phychno);
+			}
+			else
+			{
+				k|=(1<<phychno);
+			}
+		}
+	}
+
+	phytrainingok &=~k;
+	if((phytrainingok&DDR_PHYVALID)!=DDR_PHYVALID)
+	{
+		return phytrainingok;
+	}
+
+#ifdef	DDR_PAD_CAL_WA
+	{
+#ifdef	DDR_PAD_CAL_WA2
+#else
+		uint32_t pvtn_h,pvtn_l;
+#endif
+		uint32_t pvtp_h,pvtp_l;
+		uint32_t pvtr;
+		uint32_t o_dataL;
+
+		for(j=0;j<DRAM_CH_CNT;j++){
+			dataL=REG_DDRPHY_READ(j,0x731);
+#ifdef	DDR_PAD_CAL_WA2
+#else
+			pvtn_h=(dataL >>18)& 0x03f;
+			pvtn_l=(dataL >>12)& 0x03f;
+#endif
+			pvtp_h=(dataL >> 6)& 0x03f;
+			pvtp_l=(dataL >> 0)& 0x03f;
+			for( i=0; i<DDR_PHY_PVT_OVERWRITE_NUM; i++ )
+			{
+				o_dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
+				pvtr=(o_dataL >>12)& 0x01f;
+#ifdef	DDR_PAD_CAL_WA2
+				dataL=(o_dataL & 0xffe00000) | (((pvtr+DDR_PVTR_ADJ)&0x1f)<<12) | (pvtp_h<<6) |pvtp_l;
+#else
+				dataL=(o_dataL & 0xffe00000) | (((pvtr+DDR_PVTR_ADJ)&0x1f)<<12) | (((pvtn_h+pvtn_l)>>1)<<6) | ((pvtp_h+pvtp_l)>>1);
+#endif
+				REG_DDRPHY_WRITE(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0],dataL);
+
+				dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
+			}
+		}
+
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+			for(slice=0;slice<4;slice++)
+			{
+				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) & ~(1<<16));//PAD_PHY_IE_MODE OFF
+//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xffff0000);
+			}
+		}
+
+	}
+#endif
+
+	if(DDR_RX_CAL_MAN&0x100)
+	{
+		rx_cal_manual1(phytrainingok);
+	}
+
+	//Need Handshake sequence betweed DBSC and PHY
+
+	if(DDR_UPDT_WA&0x2)
+	{
+		pvt_manual_update(0x0f);
+	}
+	if(DDR_UPDT_WA&0x4)
+	{
+		pvt_manual_update(0xf0);
+	}
+
+	//CHANGE IMPEDANCE CODE to CMOS MODE
+	change_lpddr4_en(0xf,0);
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno+=1)
+	{
+		if((DDR_PHYVALID&0x0f)==0x0f)
+		{
+			phychno=0x0f;
+		}
+		else
+		{
+			if( (DDR_PHYVALID&(1<<phychno))==0 )
+			{
+				continue;
+			}
+		}
+
+#ifdef DDR_BACKUPMODE
+///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
+		if(ddrBackup==COLD_BOOT){
+			//(SDRAM Initalize)
+			*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
+			WaitDBCMD();
+		}
+///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
+#else
+		//(SDRAM Initalize)
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
+		WaitDBCMD();
+#endif
+		dsb_sev();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
+		WaitDBCMD();
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040200|(0x00100000 * phychno);	//MRW chA rkA 02:00
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW chA rkA 03:31
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040100|(0x00100000 * phychno);	//MRW chA rkA 01:00
+		WaitDBCMD();
+
+		if((DDR_PHYMRW & (1<<phychno)) || (phychno==0x0f))
+		{/////////////////////////////////////////////////////////// phymrw
+			mode_register_set(freq, phychno, 0x40);
+			mode_register_set(freq, phychno, 0x00);
+		} /////////////////////////////////////////////////////////// phymrw
+
+		dsb_sev();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d04004F|(0x00100000 * phychno);	//MPC chA rkA 4FH (ZQCAL start)
+		WaitDBCMD();
+
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d040051|(0x00100000 * phychno);	//MPC chA rkA 51H (ZQCAL latch)
+		WaitDBCMD();
+	}
+	{
+		for(ch=0;ch<DRAM_CH_CNT;ch++)
+		{
+			j=0x276; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x278; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x279; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x27b; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x27d; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x27e; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
+			;REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x280; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x281; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x283; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x285; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x286; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+			j=0x288; dataL=REG_DDRPHY_READ(ch,j);
+			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
+			REG_DDRPHY_WRITE(ch,j,dataL);
+
+		}
+
+		_set_reg(0x0f,0x277, 0,8,DDR_MR11);
+		_set_reg(0x0f,0x278,16,8,DDR_MR11);
+		_set_reg(0x0f,0x27a, 0,8,DDR_MR11);
+		_set_reg(0x0f,0x27b,24,8,DDR_MR11);
+		_set_reg(0x0f,0x27d, 8,8,DDR_MR11);
+		_set_reg(0x0f,0x27e,24,8,DDR_MR11);
+		_set_reg(0x0f,0x280,16,8,DDR_MR11);
+		_set_reg(0x0f,0x282, 0,8,DDR_MR11);
+		_set_reg(0x0f,0x283,16,8,DDR_MR11);
+		_set_reg(0x0f,0x285, 8,8,DDR_MR11);
+		_set_reg(0x0f,0x286,24,8,DDR_MR11);
+		_set_reg(0x0f,0x288, 8,8,DDR_MR11);
+	}
+
+	//CHANGE IMPEDANCE CODE to LPDDR4 MODE
+	change_lpddr4_en(0xf,1);
+
+	phytrainingok&=pvt_pi_training(freq);
+#ifdef	DDR_WDQLVL_CHAB_SWAP_WA
+//		wdqlvl(0x0f);
+//		wdqlvl(0x0f);
+	phytrainingok&=wdqlvl(phytrainingok);
+	phytrainingok&=wdqlvl(phytrainingok);
+#endif
+	if(DDR_UPDT_WA&0x2)
+	{
+		pvt_manual_update(0x0f);
+	}
+	if(DDR_UPDT_WA&0x4)
+	{
+		pvt_manual_update(0xf0);
+	}
+
+	for(phychno=0;phychno<DRAM_CH_CNT;phychno+=1)
+	{
+		if((DDR_PHYVALID&phytrainingok& 0x0f)==0x0f)
+		{
+			phychno=0x0f;
+		}
+		else
+		{
+			if( (DDR_PHYVALID&phytrainingok&(1<<phychno))==0 )
+			{
+				continue;
+			}
+		}
+		mode_register_set(freq, phychno, 0x40);
+		mode_register_set(freq, phychno, 0x00);
+	}
+
+	if(DDR_UPDT_WA&0x38)
+	{
+		for(i=0;i<1000;i++)
+		{
+			//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x20)
+	{
+		REG_DDRPHY_WRITE(0,0x229,0x000);
+		REG_DDRPHY_WRITE(1,0x229,0x000);
+		REG_DDRPHY_WRITE(2,0x229,0x000);
+		REG_DDRPHY_WRITE(3,0x229,0x000);
+
+		REG_DDRPHY_WRITE(0,0x229,0x100);
+		REG_DDRPHY_WRITE(1,0x229,0x100);
+		REG_DDRPHY_WRITE(2,0x229,0x100);
+		REG_DDRPHY_WRITE(3,0x229,0x100);
+	}
+
+	if(DDR_UPDT_WA&0x08)
+	{
+		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n0 -> 1
+		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
+		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
+		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
+		dsb_sev();
+
+		for(i=0;i<1000;i++)
+		{
+			//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x10)
+	{
+		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
+		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
+		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
+		dsb_sev();
+	}
+
+	if(DDR_UPDT_WA&0x08)
+	{
+		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
+		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
+		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
+		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
+		dsb_sev();
+
+		for(i=0;i<1000;i++){//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x18)
+	{
+		for(i=0;i<1000;i++)
+		{
+			//dummy
+			REG_DDRPHY_READ(0,0x229);
+			REG_DDRPHY_READ(1,0x229);
+			REG_DDRPHY_READ(2,0x229);
+			REG_DDRPHY_READ(3,0x229);
+		}
+	}
+
+	if(DDR_UPDT_WA&0x10)
+	{
+		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
+		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
+		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
+		dsb_sev();
+
+		//Need Handshake sequence betweed DBSC and PHY
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_0);	//Wait for DBSC_INITCOMP_0[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_1);	//Wait for DBSC_INITCOMP_1[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_2);	//Wait for DBSC_INITCOMP_2[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+
+		while(1)
+		{
+			dataL = *((volatile uint32_t*)DBSC_INITCOMP_3);	//Wait for DBSC_INITCOMP_3[0] is 1
+			if((dataL & 0x00000001) == 0x1)	break;
+		}
+	}
+
+#ifdef DDR_DEBUG_DBI
+		if(DDR_DEBUG_DBI == 2){
+			for(ch=0;ch<DRAM_CH_CNT;ch++){
+				for(slice=0;slice<4;slice++){
+					REG_DDRPHY_WRITE(ch,0x406+0x80*slice,(REG_DDRPHY_READ(ch,0x406+0x80*slice) | 0x1 ));
+				}
+				*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3|0xc0;	//MRW chA rkA 03:31
+				WaitDBCMD();
+			}
+			*((volatile uint32_t*)DBSC_DBDBICNT)	= 0x00000001;	//dbien =1 (DBI enable)
+		}
+#endif
+
+
+
+	*((volatile uint32_t*)DBSC_DBBUS0CNF1) = 0x70000100;	//dbbus0cnf1
+	*((volatile uint32_t*)DBSC_DBBUS0CNF0) = 0x18010001;	//dbbus0cnf
+
+//Auto Refresh setting
+//	*((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;	//dbrfcnf1 refpmax=8 refint=6240
+#ifdef	DDR_DEBUG_REF
+	if(freq>0x53) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860 >>1;	//dbrfcnf1 refpmax=8 refint=6240
+	else if(freq>0x47) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081554 >>1;	//dbrfcnf1 refpmax=8 refint=5460
+	else if(freq>0x2f) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081248 >>1;	//dbrfcnf1 refpmax=8 refint=4680
+	else *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080C30 >>1;	//dbrfcnf1 refpmax=8 refint=3120
+#else
+	if(freq>0x53) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;	//dbrfcnf1 refpmax=8 refint=6240
+	else if(freq>0x47) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081554;	//dbrfcnf1 refpmax=8 refint=5460
+	else if(freq>0x2f) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081248;	//dbrfcnf1 refpmax=8 refint=4680
+	else *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080C30;	//dbrfcnf1 refpmax=8 refint=3120
+#endif
+	*((volatile uint32_t*)DBSC_DBRFCNF2) = 0x00010000|DBSC_REFINTS;	//dbrfcnf2 refpmin=1 refints=0
+
+#ifdef	BOARD_KRIEK	// ch0,ch2 2rank
+#ifdef	 DDR_KRIEK_MEMSWAP
+	*((volatile uint32_t*)DBSC_DBMEMSWAPCONF0) = 0x6;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_0) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_1) = 0x0;
+#else
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_0) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1) = 0x0;
+#endif
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_0) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1) = 0x0;
+#else
+	if (DDR_CSMAP != 0xf) {
+		*((volatile uint32_t*)DBSC_DBMEMCONF_0_1) = 0x0;
+		*((volatile uint32_t*)DBSC_DBMEMCONF_1_1) = 0x0;
+		*((volatile uint32_t*)DBSC_DBMEMCONF_2_1) = 0x0;
+		*((volatile uint32_t*)DBSC_DBMEMCONF_3_1) = 0x0;
+	}
+#endif
+
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2) = 0x0;
+	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3) = 0x0;
+
+	*((volatile uint32_t*)DBSC_DBRFEN) = 0x00000001;	//dbrfen
+
+#ifdef DDR_BACKUPMODE
+///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
+	if(ddrBackup==WARM_BOOT){
+		//(2)LPDDR4-SDRAM
+		//(b)	Self-Refreshing (When the Clock is Stopped)
+		//Use the following procedure to release self-refresh mode.
+		//1.Restart the supply of the clock signal to the DBSC4 and wait until they settle.
+
+		//2.Reconfigure the PHY unit to suit the PHY specification.
+
+		//3.Set the ARFEN bit to 1 in the auto-refresh enable register (DBRFEN). 
+//		*((volatile uint32_t*)DBSC_DBRFEN)	= 0x00000001;
+		
+		//4.Use the manual command-issuing register (DBCMD) to issue the Power Down Exit command. 
+		//  The value written to this register should be OPC = B'1000 (PD), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0001 (exit).
+		*((volatile uint32_t*)DBSC_DBCMD)	= 0x08840001;
+		
+		//5.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
+		while( *((volatile uint32_t*)DBSC_DBWAIT) );
+		
+		//6.Use the manual command-issuing register (DBCMD) to issue the Self-Refresh Exit command. 
+		//  The value written to this register should be OPC = B'1010 (SR), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0001 (exit).
+		*((volatile uint32_t*)DBSC_DBCMD)	= 0x0A840001;
+		
+		//7.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
+		while( *((volatile uint32_t*)DBSC_DBWAIT) );
+		
+		//8.Use the manual command-issuing register (DBCMD) to issue the PREA (precharge all) command. 
+		//  The value written to this register should be OPC = B'0100 (PRE), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0010 (all banks).
+		*((volatile uint32_t*)DBSC_DBCMD)	= 0x04840010;
+		
+		//9.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
+		while( *((volatile uint32_t*)DBSC_DBWAIT) );
+		
+		//10.Set the ACCEN bit to 1 (enabling access) in the SDRAM access enable register (DBACEN).
+//		*((volatile uint32_t*)DBSC_DBACEN)	= 0x00000001;
+	}
+
+///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
+#endif
+
+//DRAM ACCESS enable
+	*((volatile uint32_t*)DBSC_DBACEN) = 0x00000001;	//dbacen
+
+	return phytrainingok;
+}
+
+#if 0
+void freq2800_reg_set()
+{
+	uint32_t i;
+
+	for(i=0;i<DRAM_CH_CNT;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x22B, (DDR2800_PI_CASLAT_LIN<<24)|(DDR2800_PI_WRLAT<<16)|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
+		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
+
+		REG_DDRPHY_WRITE(i,0x252, (DDR2800_PI_RDLAT_ADJ<<16)|(DDR2800_PI_RDLAT_ADJ<<8)|(DDR2800_PI_RDLAT_ADJ<<0));
+		REG_DDRPHY_WRITE(i,0x253, (DDR2800_PI_WRLAT_ADJ<<16)|(DDR2800_PI_WRLAT_ADJ<<8)|(DDR2800_PI_WRLAT_ADJ<<0));
+
+		REG_DDRPHY_WRITE(i,0x28A, (DDR2800_PI_TFC<<16)|(DDR2800_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28B, (DDR2800_PI_TRTP<<24)|(DDR2800_PI_TCCD<<16)|(DDR2800_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28C, (DDR2800_PI_TWR<<24) |(DDR2800_PI_TWTR<<16)|(DDR2800_PI_TRCD<<8)|(DDR2800_PI_TRP<<0));
+		REG_DDRPHY_WRITE(i,0x28D, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28E, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28F, (DDR2800_PI_TWTR<<24) | (DDR2800_PI_TRCD<<16)|(DDR2800_PI_TRP<<8)   |(DDR2800_PI_TRTP<<0));
+		REG_DDRPHY_WRITE(i,0x290, (DDR2800_PI_TRAS_MAX<<8) | (DDR2800_PI_TWR<<0));
+		REG_DDRPHY_WRITE(i,0x291, (DDR2800_PI_TMRD<<24) | (DDR2800_PI_TCCDMW<<16) | (DDR2800_PI_TDQSCK_MAX<<8)|(DDR2800_PI_TRAS_MIN<<0));
+		REG_DDRPHY_WRITE(i,0x292, (DDR2800_PI_TRCD<<24) | (DDR2800_PI_TRP<<16) | (DDR2800_PI_TRTP<<8)|(DDR2800_PI_TMRW<<0));
+		REG_DDRPHY_WRITE(i,0x293, (DDR2800_PI_TWR<<8)|(DDR2800_PI_TWTR<<0));
+		REG_DDRPHY_WRITE(i,0x294, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x295, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
+
+		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|0x00);
+		REG_DDRPHY_WRITE(i,0x277, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27C, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27F, (DDR2800_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x282, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x284, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x287, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
+
+		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+
+		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	}
+}
+
+
+void freq2400_reg_set()
+{
+	uint32_t i;
+
+	for(i=0;i<DRAM_CH_CNT;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x22B, (DDR2400_PI_CASLAT_LIN<<24)|(DDR2400_PI_WRLAT<<16)|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
+		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
+
+		REG_DDRPHY_WRITE(i,0x252, (DDR2400_PI_RDLAT_ADJ<<16)|(DDR2400_PI_RDLAT_ADJ<<8)|(DDR2400_PI_RDLAT_ADJ<<0));
+		REG_DDRPHY_WRITE(i,0x253, (DDR2400_PI_WRLAT_ADJ<<16)|(DDR2400_PI_WRLAT_ADJ<<8)|(DDR2400_PI_WRLAT_ADJ<<0));
+
+		REG_DDRPHY_WRITE(i,0x28A, (DDR2400_PI_TFC<<16)|(DDR2400_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28B, (DDR2400_PI_TRTP<<24)|(DDR2400_PI_TCCD<<16)|(DDR2400_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28C, (DDR2400_PI_TWR<<24) |(DDR2400_PI_TWTR<<16)|(DDR2400_PI_TRCD<<8)|(DDR2400_PI_TRP<<0));
+		REG_DDRPHY_WRITE(i,0x28D, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28E, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28F, (DDR2400_PI_TWTR<<24) | (DDR2400_PI_TRCD<<16)|(DDR2400_PI_TRP<<8)   |(DDR2400_PI_TRTP<<0));
+		REG_DDRPHY_WRITE(i,0x290, (DDR2400_PI_TRAS_MAX<<8) | (DDR2400_PI_TWR<<0));
+		REG_DDRPHY_WRITE(i,0x291, (DDR2400_PI_TMRD<<24) | (DDR2400_PI_TCCDMW<<16) | (DDR2400_PI_TDQSCK_MAX<<8)|(DDR2400_PI_TRAS_MIN<<0));
+		REG_DDRPHY_WRITE(i,0x292, (DDR2400_PI_TRCD<<24) | (DDR2400_PI_TRP<<16) | (DDR2400_PI_TRTP<<8)|(DDR2400_PI_TMRW<<0));
+		REG_DDRPHY_WRITE(i,0x293, (DDR2400_PI_TWR<<8)|(DDR2400_PI_TWTR<<0));
+		REG_DDRPHY_WRITE(i,0x294, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x295, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
+
+		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|0x00);
+		REG_DDRPHY_WRITE(i,0x277, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27C, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27F, (DDR2400_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x282, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x284, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x287, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
+
+		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+
+		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	}
+}
+#endif
+
+static void freq1600_reg_set()
+{
+	uint32_t i;
+
+	for(i=0;i<DRAM_CH_CNT;i++)
+	{
+		REG_DDRPHY_WRITE(i,0x22B, (DDR1600_PI_CASLAT_LIN<<24)|(DDR1600_PI_WRLAT<<16)|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
+		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
+
+		REG_DDRPHY_WRITE(i,0x252, (DDR1600_PI_RDLAT_ADJ<<16)|(DDR1600_PI_RDLAT_ADJ<<8)|(DDR1600_PI_RDLAT_ADJ<<0));
+		REG_DDRPHY_WRITE(i,0x253, (DDR1600_PI_WRLAT_ADJ<<16)|(DDR1600_PI_WRLAT_ADJ<<8)|(DDR1600_PI_WRLAT_ADJ<<0));
+
+		REG_DDRPHY_WRITE(i,0x28A, (DDR1600_PI_TFC<<16)|(DDR1600_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28B, (DDR1600_PI_TRTP<<24)|(DDR1600_PI_TCCD<<16)|(DDR1600_PI_TFC<<0));
+		REG_DDRPHY_WRITE(i,0x28C, (DDR1600_PI_TWR<<24) |(DDR1600_PI_TWTR<<16)|(DDR1600_PI_TRCD<<8)|(DDR1600_PI_TRP<<0));
+		REG_DDRPHY_WRITE(i,0x28D, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28E, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x28F, (DDR1600_PI_TWTR<<24) | (DDR1600_PI_TRCD<<16)|(DDR1600_PI_TRP<<8)   |(DDR1600_PI_TRTP<<0));
+		REG_DDRPHY_WRITE(i,0x290, (DDR1600_PI_TRAS_MAX<<8) | (DDR1600_PI_TWR<<0));
+		REG_DDRPHY_WRITE(i,0x291, (DDR1600_PI_TMRD<<24) | (DDR1600_PI_TCCDMW<<16) | (DDR1600_PI_TDQSCK_MAX<<8)|(DDR1600_PI_TRAS_MIN<<0));
+		REG_DDRPHY_WRITE(i,0x292, (DDR1600_PI_TRCD<<24) | (DDR1600_PI_TRP<<16) | (DDR1600_PI_TRTP<<8)|(DDR1600_PI_TMRW<<0));
+		REG_DDRPHY_WRITE(i,0x293, (DDR1600_PI_TWR<<8)|(DDR1600_PI_TWTR<<0));
+		REG_DDRPHY_WRITE(i,0x294, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
+		REG_DDRPHY_WRITE(i,0x295, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
+
+		REG_DDRPHY_WRITE(i,0x276, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|0x00);
+		REG_DDRPHY_WRITE(i,0x277, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x279, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27C, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x27F, (DDR1600_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x281, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x282, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
+		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
+		REG_DDRPHY_WRITE(i,0x284, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
+		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
+		REG_DDRPHY_WRITE(i,0x287, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
+		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
+		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
+
+		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
+		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+
+		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	}
+}
+
+#ifdef	DDR_WDQLVL_CHAB_SWAP_WA
+#define WDQCNT 0x1f
+
+//static uint32_t wdq_org_val[4][4][5];//ch slice reg
+uint32_t wdq_org_val[4][4][5];//ch slice reg
+//#define DO_T
+//#define DO_L
+//uint32_t wdqlvl_core(register uint32_t phych_mask, register uint32_t phase, register uint32_t _WDQCNT) {
+//	register uint32_t ch,retry,done;
+//	register uint32_t kick;
+//	register uint32_t dataL;
+uint32_t wdqlvl_core( uint32_t phych_mask,  uint32_t phase,  uint32_t _WDQCNT) {
+	uintptr_t ch;
+	uint32_t retry,done;
+	uint32_t kick;
+	uint32_t dataL;
+
+//DEL	register uint32_t sp_o;
+
+//DEL	__asm__ __volatile__ ("mov %0,sp" : "=r"(sp_o));
+//DEL	kick=0xeb007ff0;
+//DEL	__asm__ __volatile__ ("mov sp,%0" : : "r"(kick));
+
+	kick=0x34000000 | (phase<<17) | 0x100;
+
+	//PREPARE ADDR REGISTER (for WDQLVL_CS and WDQLVL_REQ)
+//		0x00000272, 0x34000000, // PI_TDFI_WDQLVL_EN:RW:24:8:=0x34 PI_WDQLVL_CS:RW:16:2:=0x00 PI_WDQLVL_REQ:WR:8:1:=0x00 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
+
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x272;
+
+	if(_WDQCNT&0x4){
+		//LOCK DEVCNT  --------------------> start critical
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840001;	//LOCK ALL CH
+//		*((volatile uint32_t*)DBSC_DBCMD) = 0x0F840000;	//dummy read
+//		*((volatile uint32_t*)DBSC_DBCMD) = 0x0E840800;	//dummy write (MR8 is RO)
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x04840010;	//PRE ALL
+		WaitDBCMD();
+		dsb_sev();
+	}
+	if(_WDQCNT&0x8){
+		if(phase){
+#ifdef	BOARD_SALVATOR_X
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x0 )) = 0x00030010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00060010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x000A0010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x000A0010;
+#else	//BOARD_SALVATOR_M
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x0 )) = 0x00050010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00030010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x00030010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x00050010;
+#endif
+		} else {
+#ifdef	BOARD_SALVATOR_X
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x00)) = 0x000C0010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00090010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x00050010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x00050010;
+#else	//BOARD_SALVATOR_M
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x00)) = 0x000A0010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x000C0010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x000C0010;
+			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x000A0010;
+#endif
+		}
+	}
+
+	if(_WDQCNT&0x4){
+	//UNLOCK DEVCNT
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840000;	//UNLOCK ALL CH	
+	}
+	if(_WDQCNT&0x10){
+		for(ch=0;ch<DRAM_CH_CNT;ch++){
+			if(!(phych_mask & (1<<ch)))continue;
+			//WLVLREQ
+			*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=kick;//REG_DDRPHY_WRITE ( ch, 0x00000272, kick);
+		}
+		dsb_sev();
+	}
+
+	//PREPARE ADDR REGISTER (for SWLVL_OP_DONE)
+	for(ch=0;ch<DRAM_CH_CNT;ch++)
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x230;
+	dsb_sev();
+/*	BAD POS (
+	if(_WDQCNT&0x4){
+	//UNLOCK DEVCNT
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840000;	//UNLOCK ALL CH	
+	}
+*/
+	retry=0x100000;
+	done=(~phych_mask)&0x0f;
+	if(_WDQCNT&0x10){
+		do {
+			for(ch=0;ch<DRAM_CH_CNT;ch++){
+				if(!(done&(1<<ch))){
+					dataL=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
+					if(dataL&0x01000000)done|=(1<<ch);
+				}
+			}
+			retry--;
+		} while ((done&phych_mask)!=phych_mask && retry>0);
+	} else {
+		done=phych_mask;
+	}
+
+	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x00)) = 0x00000010;
+	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00000010;
+	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x00000010;
+	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xC0)) = 0x00000010;
+
+	if(_WDQCNT&0x20){
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x00)) = 0x0000CF00;	//dll_rst_n 0
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x40)) = 0x0000CF00;
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x80)) = 0x0000CF00;
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0xC0)) = 0x0000CF00;
+//	dsb_sev();
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x00)) = 0x0000CF01;	//dll_rst_n 1
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x40)) = 0x0000CF01;
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x80)) = 0x0000CF01;
+		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0xC0)) = 0x0000CF01;
+	}
+	dsb_sev();
+					//DDR_2_PUTSTR("dll_rst_n ->0=>1 ",1);
+
+	if(_WDQCNT&0x4){
+	//UNLOCK DEVCNT
+		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840000;	//UNLOCK ALL CH	
+	}
+//<--------end critical
+//DEL	__asm__ __volatile__ ("mov sp,%0" : : "r"(sp_o));
+
+	return done;
+}
+
+uint32_t wdqlvl_core0(uint32_t phych_mask, uint32_t *phase_p){
+	uintptr_t	ch;
+	uint32_t	done;
+	uint32_t	phase=0;
+
+//////////////////////////////////////////////////////////==>
+	if(phase){
+		phase=0;
+	} else {
+		phase=1;
+	}
+	if(1){//clear PINT_STATUS
+		uint32_t tmp[4];
+		for(ch=0;ch<DRAM_CH_CNT;ch++){
+			*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x29b;
+		}
+		dsb_sev();
+		for(ch=0;ch<DRAM_CH_CNT;ch++){
+			tmp[ch]=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
+		}
+		dsb_sev();
+		for(ch=0;ch<DRAM_CH_CNT;ch++){
+			*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x29c;
+		}
+		dsb_sev();
+		for(ch=0;ch<DRAM_CH_CNT;ch++){
+			*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=tmp[ch];
+		}
+		dsb_sev();
+	}
+//clear 16BIT_DRAM_CONNECT
+//		0x00000238, 0x01000000, // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_SRE_PERIOD_EN:RW:16:1:=0x00 PI_DFS_PERIOD_EN:RW:8:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:0:1:=0x00
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x238;
+	}
+	dsb_sev();
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=0;
+	}
+	dsb_sev();
+//set EXIT -> OP_DONE is cleared
+//		0x00000233, 0x00000000, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x233;
+	}
+	dsb_sev();
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=0x01000000;
+	}
+	dsb_sev();
+	if(WDQCNT&0x2){
+//for prefetch
+//		done=wdqlvl_core(0, phase,WDQCNT);
+		done=wdqlvl_core(phych_mask, phase,WDQCNT);
+	} else {
+		done=0x0f;
+	}
+
+//set EXIT -> OP_DONE is cleared
+//		0x00000233, 0x00000000, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x233;
+	}
+	dsb_sev();
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=0x01000000;
+	}
+	dsb_sev();
+//	if((done&phych_mask)!=phych_mask){
+//		uint32_t tmp;
+//		DDR_3_PUTSTR("ERR",1);
+//		for(ch=0;ch<DRAM_CH_CNT;ch++){
+//			*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x29b;
+//		}
+//		dsb_sev();
+//		for(ch=0;ch<DRAM_CH_CNT;ch++){
+//			tmp=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
+//			DDR_3_PUTHEX(" PINT_STATUS=",tmp,4,0);
+//		}
+//		DDR_3_PUTSTR("",1);
+//		for(ch=0;ch<DRAM_CH_CNT;ch++){
+//			*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x216;
+//		}
+//		dsb_sev();
+//		for(ch=0;ch<DRAM_CH_CNT;ch++){
+//			tmp=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
+//			DDR_3_PUTHEX(" PI_CONT_STS=",tmp,4,0);
+//		}
+//	}
+//////////////////////////////////////////////////////////<==
+	*phase_p=phase;
+	return done;
+}
+
+
+uint32_t wdqlvl(uint32_t phych_mask){
+	int ch,slice,i,done;
+	uint32_t phase;
+//	uint32_t byte_disable[4][2]; //ch , phase
+
+//	byte_disable[0][0]=0x0c;
+//	byte_disable[1][0]=0x09;
+//	byte_disable[2][0]=0x05;
+//	byte_disable[3][0]=0x05;
+//	byte_disable[0][1]=0x03;
+//	byte_disable[1][1]=0x06;
+//	byte_disable[2][1]=0x0a;
+//	byte_disable[3][1]=0x0a;
+	for(ch=0;ch<DRAM_CH_CNT;ch++){
+		for(slice=0;slice<4;slice++){
+			for(i=0;i<5;i++){
+				wdq_org_val[ch][slice][i]=REG_DDRPHY_READ(ch,0x43a+0x80*slice+i);
+			}
+		}
+	}
+
+
+	done=wdqlvl_core0(phych_mask, &phase);
+
+//	for(ch=0;ch<DRAM_CH_CNT;ch++){
+//		for(slice=0;slice<4;slice++){
+//			for(i=0;i<4;i++){
+//				if(byte_disable[ch][phase] & (1<<slice)){
+//				} else {
+//				}
+//			}
+//		}
+//	}
+
+	return done;
+}
+
+#endif
+
+
+#ifdef DDR_DEBUG_MEMCHK
+/////////////////////////////////////////////////////////////////////////////
+/**********************************************************/
+/* Extend DDR RAM Check                                   */
+/**********************************************************/
+uint32_t CkExtendDdrRamCheck( void* ramAddr )
+{
+	volatile uint32_t *read_adr;
+	uint32_t data;
+	uint32_t loop, i;
+
+	read_adr = (uint32_t *)ramAddr;
+
+	PutStr("Data=0x5A5A5A5A",0);
+
+	/* Write */
+	data = 0x5A5A5A5A;
+	for (loop = 0; loop < 0x100000; loop++) {
+		read_adr[loop] = data;
+	}
+
+	/* Verify */
+	data = 0x5A5A5A5A;
+	for (loop = 0; loop < 0x100000; loop++) {
+		if (read_adr[loop] != data) {
+//			SetEndTP2(&read_adr[loop],read_adr[loop],data,1,4);
+			return((-1));
+		}
+	}
+
+	DelStr(15);
+	PutStr("Data=0xA5A5A5A5",0);
+
+	/* Write */
+	data = 0xA5A5A5A5;
+	for (loop = 0; loop < 0x100000; loop++) {
+		read_adr[loop] = data;
+	}
+
+	/* Verify */
+	data = 0xA5A5A5A5;
+	for (loop = 0; loop < 0x100000; loop++) {
+		if (read_adr[loop] != data) {
+//			SetEndTP2(&read_adr[loop],read_adr[loop],data,1,4);
+			mprintf("  %x:%x -> %x\n",&read_adr[loop],read_adr[loop],data);
+			return((-1));
+		}
+	}
+
+	DelStr(15);
+	PutStr("Data=0x12345678",0);
+
+	/* Write */
+	data = 0x12345678;
+	for (loop = 0; loop < 0x100000; loop++) {
+		read_adr[loop] = data;
+		data += 0x11111111;
+	}
+
+	/* Verify */
+	data = 0x12345678;
+	for (loop = 0; loop < 0x100000; loop++) {
+		if (read_adr[loop] != data) {
+//			SetEndTP2(&read_adr[loop],read_adr[loop],data,1,4);
+			mprintf(" %x:%x -> %x\n",&read_adr[loop],read_adr[loop],data);
+			return((-1));
+		}
+		data += 0x11111111;
+	}
+
+	DelStr(15);
+
+	return(0);
+}
+
+uint32_t TpExtendDdrRamCheck(void)
+{
+	mprintf("\n");
+
+if(DDR_PHYVALID & 0x1) {
+	mprintf("Check:0x04_00000000 ... ");
+	if( CkExtendDdrRamCheck((void*)0x0000000400000000) ){
+		mprintf("Fail!\n");
+		return (-1);
+	}
+	mprintf("Pass!\n");
+}
+
+if(DDR_PHYVALID & 0x2) {
+	mprintf("Check:0x05_00000000 ... ");
+	if( CkExtendDdrRamCheck((void*)0x0000000500000000) ){
+		mprintf("Fail!\n");
+		return (-1);
+	}
+	mprintf("Pass!\n");
+}
+
+if(DDR_PHYVALID & 0x4) {
+	mprintf("Check:0x06_00000000 ... ");
+	if( CkExtendDdrRamCheck((void*)0x0000000600000000) ){
+		mprintf("Fail!\n");
+		return (-1);
+	}
+	mprintf("Pass!\n");
+}
+
+if(DDR_PHYVALID & 0x8) {
+	mprintf("Check:0x07_00000000 ... ");
+	if( CkExtendDdrRamCheck((void*)0x0000000700000000) ){
+		mprintf("Fail!\n");
+		return (-1);
+	}
+	mprintf("Pass!\n");
+}
+
+//	SetEndTP(0,0,0,0,0);
+	return (0);
+}
+////////////////////////////////
+extern char gKeyBuf[64];
+
+void memcheck_ddr(void) {
+	uintptr_t mem1st;
+	char decRtn;
+	char buf[256];
+	char *p;
+	char value;
+	uintptr_t tmpData;
+
+	uint64_t i,dataL;
+	uint32_t phychno,errorstop,ptn01;
+	uint32_t errordisp;
+	uint32_t errorcount;
+	uint32_t errorcountsum;
+	uint32_t valid,loop,loopt;
+	errorstop = 0;
+	errordisp = 1000;
+	ptn01 = 0;
+	valid = 0;
+
+	strcpy(buf,gKeyBuf);
+	p=strtok(buf," ");
+	p=strtok(NULL," ");
+	while(p!=NULL){
+		if(strcmp(p,"0")==0){
+			phychno = 0;
+		}
+		if(strcmp(p,"1")==0){
+			phychno = 1;
+		}
+		if(strcmp(p,"2")==0){
+			phychno = 2;
+		}
+		if(strcmp(p,"3")==0){
+			phychno = 3;
+		}
+		if(strcmp(p,"e")==0){
+			errorstop = 1;
+		}
+		if(strcmp(p,"a")==0){
+			p=strtok(NULL," ");
+			DecodeHexAscStr(&tmpData,p);
+			valid=tmpData;
+//			msglvl = 3;
+		}
+		if(strcmp(p,"d")==0){
+			p=strtok(NULL," ");
+			DecodeHexAscStr(&tmpData,p);
+			errordisp=tmpData;
+		}
+		if(strcmp(p,"ptn")==0){
+			ptn01 = 1;
+		}
+		p=strtok(NULL," ");
+	}
+
+	if(valid!=0){loopt=4;} else {loopt=1;}
+	for(loop=0;loop<loopt;loop++){
+		if(valid!=0){
+			if((valid&(1<<loop))==0)continue;
+			phychno = loop;
+		}
+
+		if(valid==0) mprintf("DDR Test CH= %X\n",phychno);
+
+		errorcountsum=0;
+		if(ptn01 ==0){
+//			DDR_2_PUTSTR("All 1 Write",1);
+			if(valid==0) mprintf("All 1 Write\n");
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				*((volatile uint32_t*)i) = 0xffffffff;
+			}
+//			DDR_2_PUTSTR("Read cmp",1);
+			if(valid==0) mprintf("Read cmp\n");
+			errorcount=0;
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				dataL = *((volatile uint32_t*)i);
+				if(dataL != 0xffffffff){
+					errorcount++;
+					errorcountsum++;
+					if(errordisp){
+						errordisp--;
+//						DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//						DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+						if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+					}
+					if(errorstop==1) return;
+				}
+			}
+//			DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+			if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+//			DDR_2_PUTSTR("All 0 Write",1);
+			if(valid==0) mprintf("All 0 Write\n");
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				*((volatile uint32_t*)i) = 0x0;
+			}
+
+//			DDR_2_PUTSTR("Read cmp",1);
+			if(valid==0) mprintf("Read cmp\n");
+			errorcount=0;
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				dataL = *((volatile uint32_t*)i);
+				if(dataL != 0x0){
+					errorcount++;
+					errorcountsum++;
+					if(errordisp){
+						errordisp--;
+//						DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//						DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+						if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+					}
+					if(errorstop==1) return;
+				}
+			}
+//			DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+			if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+		} else {
+//			DDR_2_PUTSTR("All 0 Write",1);
+			if(valid==0) mprintf("All 0 Write\n");
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				*((volatile uint32_t*)i) = 0x0;
+			}
+
+//			DDR_2_PUTSTR("Read cmp",1);
+			if(valid==0) mprintf("Read cmp\n");
+			errorcount=0;
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				dataL = *((volatile uint32_t*)i);
+				if(dataL != 0x0){
+					errorcount++;
+					errorcountsum++;
+					if(errordisp){
+						errordisp--;
+//						DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//						DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+						if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+					}
+					if(errorstop==1) return;
+				}
+			}
+//			DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+//			DDR_2_PUTSTR("All 1 Write",1);
+			if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+			if(valid==0) mprintf("All 1 Write\n");
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				*((volatile uint32_t*)i) = 0xffffffff;
+			}
+
+//			DDR_2_PUTSTR("Read cmp",1);
+			if(valid==0) mprintf("Read cmp\n");
+			errorcount=0;
+			for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+				if((i & 0x0ffff)==0){
+//					DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+					if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+				dataL = *((volatile uint32_t*)i);
+				if(dataL != 0xffffffff){
+					errorcount++;
+					errorcountsum++;
+					if(errordisp){
+						errordisp--;
+//						DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//						DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+						if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+					}
+					if(errorstop==1) return;
+				}
+			}
+//			DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+			if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+		}
+
+//		DDR_2_PUTSTR("1/0 Write",1);
+			if(valid==0) mprintf("1/0 Write\n");
+		for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=8){
+			if((i & 0x0ffff)==0){
+//				DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+				if(valid==0) mprintf(" ADD :%08X\n",i);
+				}
+			*((volatile uint32_t*)i) = 0xffffffff;
+			*((volatile uint32_t*)(i+4)) = 0x00000000;
+		}
+
+//		DDR_2_PUTSTR("Read cmp",1);
+		if(valid==0) mprintf("Read cmp\n");
+		errorcount=0;
+		for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=8){
+			if((i & 0x0ffff)==0){
+//				DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+				if(valid==0) mprintf(" ADD :%08X\n",i);
+			}
+			dataL = *((volatile uint32_t*)i);
+			if(dataL != 0xffffffff){
+				errorcount++;
+				errorcountsum++;
+				if(errordisp){
+					errordisp--;
+//					DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//					DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+					if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+				}
+				if(errorstop==1) return;
+			}
+			dataL = *((volatile uint32_t*)(i+4));
+			if(dataL != 0x00000000){
+				errorcount++;
+				errorcountsum++;
+				if(errordisp){
+					errordisp--;
+//					DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//					DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+					if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+				}
+				if(errorstop==1) return;
+			}
+		}
+//		DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+		if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+
+//		DDR_2_PUTSTR("0/1 Write",1);
+		if(valid==0) mprintf("0/1 Write\n");
+		for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=8){
+			if((i & 0x0ffff)==0){
+//				DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+				if(valid==0) mprintf(" ADD :%08X\n",i);
+			}
+			*((volatile uint32_t*)i) = 0x00000000;
+			*((volatile uint32_t*)(i+4)) = 0xffffffff;
+		}
+
+//		DDR_2_PUTSTR("Read cmp",1);
+		if(valid==0) mprintf("Read cmp\n");
+		errorcount=0;
+		for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=8){
+			if((i & 0x0ffff)==0){
+//				DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+				if(valid==0) mprintf(" ADD :%08X\n",i);
+			}
+			dataL = *((volatile uint32_t*)i);
+			if(dataL != 0x00000000){
+				errorcount++;
+				errorcountsum++;
+				if(errordisp){
+					errordisp--;
+//					DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//					DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+					if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+				}
+				if(errorstop==1) return;
+			}
+			dataL = *((volatile uint32_t*)(i+4));
+			if(dataL != 0xffffffff){
+				errorcount++;
+				errorcountsum++;
+				if(errordisp){
+					errordisp--;
+//					DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//					DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+					if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+				}
+				if(errorstop==1) return;
+			}
+		}
+//		DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+		if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+
+//		DDR_2_PUTSTR("Addr Write",1);
+		if(valid==0) mprintf("Addr Write\n");
+		for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+			if((i & 0x0ffff)==0){
+//				DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+				if(valid==0) mprintf(" ADD :%08X\n",i);
+			}
+			*((volatile uint32_t*)i) = (uint32_t)(i & 0xffffffff);
+		}
+
+//		DDR_2_PUTSTR("Read cmp",1);
+		if(valid==0) mprintf("Read cmp\n");
+		errorcount=0;
+		for(i=0x400000000+(phychno * 0x100000000);i<(0x400100000+(phychno * 0x100000000));i+=4){
+			if((i & 0x0ffff)==0){
+//				DDR_2_PUTHEX( " ADD :" , i, 8, 1);
+				if(valid==0) mprintf(" ADD :%08X\n",i);
+			}
+			dataL = *((volatile uint32_t*)i);
+			if(dataL != ((uint32_t)(i & 0xffffffff))){
+				errorcount++;
+				errorcountsum++;
+				if(errordisp){
+					errordisp--;
+//					DDR_2_PUTHEX( "Error ADD :" , i, 8, 0);
+//					DDR_2_PUTHEX( " Read Data :" , dataL, 4, 1);
+					if(valid==0) mprintf("Error ADD :%08X Read Data :%04X\n",i,dataL);
+				}
+				if(errorstop==1) return;
+			}
+		}
+//		DDR_2_PUTHEX( "Error count(hex)= :" , errorcount, 8, 1);
+		if(valid==0) mprintf("Error count(hex)= :%08X\n",errorcount);
+
+//		DDR_3_PUTHEX("DDR Test CH= ",phychno,1,0);
+//		DDR_3_PUTHEX( " Error count TOTAL (hex)=: " , errorcountsum, 4, 1);
+		mprintf("DDR Test CH= %x  Error count TOTAL (hex)=: %x\n",phychno,errorcountsum);
+
+	} //loop
+	mprintf("Memory Check End.\n");
+
+}
+
+///////////////////////////////////////////////////////
+#endif
diff --git a/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h b/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h
new file mode 100644
index 0000000..c2f2e92
--- /dev/null
+++ b/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h
@@ -0,0 +1,37 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef	__BOOT_INIT_DRAM_H3_WS11_
+#define	__BOOT_INIT_DRAM_H3_WS11_
+
+extern void InitDram_h3_ws11(void);
+
+#endif /* __BOOT_INIT_DRAM_H3_WS11_ */
diff --git a/plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h b/plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h
new file mode 100644
index 0000000..9d36fe9
--- /dev/null
+++ b/plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h
@@ -0,0 +1,1537 @@
+/**********************************************************/
+/* Sample program : DRAM initialization Header            */
+/* File Name      : init_dram_tbl.h                       */
+/* Copyright (C) Renesas Electronics Corp. 2015.          */
+/**********************************************************/
+
+#ifndef	__INIT_DRAM_TBL_
+#define	__INIT_DRAM_TBL_
+
+//#define BOARD_SALVATOR_X
+//#define BOARD_SALVATOR_M
+//#define BOARD_KRIEK
+
+#define PI_WRLAT 0x0e //F2=0x0e,F1=0x0e,F0=4
+#define PI_WRLAT_ADJ 0x0c
+
+#define PI_TFC  0x018D
+#define PI_TRTP 0x0c
+#define PI_TCCD 0x08   //common for all F
+#define PI_TWR  0x1f
+#define PI_TWTR 0x12
+#define PI_TRCD 0x1d
+#define PI_TRP  0x22
+#define PI_TRAS_MIN 0x43
+#define PI_TRAS_MAX 0x01b267
+#define PI_TMRW 0x0a
+#define PI_TMRD 0x17
+#define PI_TCCDMW 0x20
+#define PI_TDQSCK_MAX 0x6
+//////////////////////////////////////////////////////////////////////////////
+//150819
+#define PI_MR1  0xd4	//MRW DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16//OK
+#define PI_MR2  0x2e	//MRW DeviceFeature2(0,0SetA,101=WL14,110=RL32(nRTP14))//NG
+#define PI_MR3  0x31
+//#define PI_MR3  0x11
+#define PI_MR11 0x36
+#define PI_MR12 0x11
+#define PI_MR14 0x11
+#define PI_MR13 0x00
+
+/*RDLAT*/
+#define PI_RDLAT_ADJ (0x12) //try 0e+4 OK
+//OK #define PI_RDLAT_ADJ (0x11)	//try --1 OK
+//NG #define PI_RDLAT_ADJ (0x13)	//try ++1 NG
+//NG #define PI_RDLAT_ADJ (0x10)  //try --2 NG
+//NG #define PI_RDLAT_ADJ (0x20) //try MR2 setting NG
+
+/*CASLAT*/
+	//mbist_rw_gap=param_pi_cl+'ha - (param_pi_odtlon+param_pi_todton_min)
+	//ODTLON=0, TODTON_MIN=0
+//RCD+RL+RTP+TRP = 1d+20+c+22 = 
+#define PI_CASLAT_LIN 0x50 //try OK
+	
+
+#define DDR_PHY_NUM 827
+#define DDR_PI_NUM  181
+#define DDR_PHY_PVT_OVERWRITE_NUM 8
+
+
+#define DDR_PHY_DRIVE_TERM_OVERWRITE_NUM (8+1+2+7+3+1)
+static const uint32_t DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[DDR_PHY_DRIVE_TERM_OVERWRITE_NUM][2] = 
+{
+		//TSEL_SELECT 0x0e6e0e -> 0x006e0e 
+	{	0x00000404, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000405, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000484, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000485, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000504, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000505, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000584, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000585, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+
+	//CKE 27F6E(LVSTL) -> 03fee(CMOS40orm)
+	{	0x00000723, 0x00003fee}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
+	//RST 27F6E(LVSTL) -> 03fee(CMOS40orm)
+	{	0x00000725, 0x00003fee}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
+	{	0x00000726, 0x0001154f}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
+
+	// TERM 10F68(PVTR=10,PVTN=3D,PVTP=28) -> 1154f(PVTR=11,PVTN=15,PVTP=0f
+	{	0x0000071E, 0x0003154f}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 // TSEL = ON
+	{	0x0000071F, 0x0001154f}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
+	{	0x00000720, 0x0001154f}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
+	{	0x00000721, 0x0001154f}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
+	{	0x00000722, 0x0001154f}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
+	{	0x00000724, 0x0001154f}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
+	{	0x00000728, 0x0001154f}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
+
+	// VREF
+	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
+//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
+	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
+	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
+	// PAD CAL?
+	{	0x0000072C, 0x75000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000		
+};
+
+
+// 2015/07/20 suresh regconfig
+static const uint32_t DDR_PHY_suresh[827][2] = 
+{
+	{	0x00000400, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:11:=0x04f0
+	{	0x00000401, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
+	{	0x00000402, 0x00000000}, // PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
+//	{	0x00000403, 0x00000100}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
+	{	0x00000403, 0x00000300}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
+//	{	0x00000404, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000404, 0x030e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+//	{	0x00000404, 0x036e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
+//	{	0x00000405, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000405, 0x020e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+//	{	0x00000405, 0x026e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
+	{	0x00000406, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_0:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_0:RW:8:2:=0x0f PHY_DBI_MODE_0:RW:0:1:=0x00
+	{	0x00000407, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_0:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_0:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
+	{	0x00000408, 0x00000133}, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
+	{	0x00000409, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
+	{	0x0000040A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_0:RW:16:9:=0x00cc PHY_LPDDR_TYPE_0:RW:8:2:=0x02 PHY_LPDDR_0:RW:0:1:=0x01
+	{	0x0000040B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:0:9:=0x0066
+	{	0x0000040C, 0x00000000}, // PHY_GATE_TRACKING_OBS_0:RD:0:32:=0x00000000
+	{	0x0000040D, 0x00000000}, // PHY_LP4_PST_AMBLE_0:RW:0:1:=0x00
+	{	0x0000040E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000040F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_0:RW:0:32:=0x00000000
+	{	0x00000410, 0x00000000}, // PHY_LP4_RDLVL_PATT10_0:RW:0:32:=0x00000000
+	{	0x00000411, 0x00000000}, // PHY_LP4_RDLVL_PATT11_0:RW:0:32:=0x00000000
+	{	0x00000412, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
+	{	0x00000413, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
+	{	0x00000414, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
+	{	0x00000415, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
+	{	0x00000416, 0x00000000}, // PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
+	{	0x00000417, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_0:RW:0:32:=0x32103210
+	{	0x00000418, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_0:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_0:RW:0:6:=0x08
+	{	0x00000419, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_0:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x0c
+	{	0x0000041A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
+	{	0x0000041B, 0x55555555}, // PHY_USER_PATT0_0:RW:0:32:=0x55555555
+	{	0x0000041C, 0xAAAAAAAA}, // PHY_USER_PATT1_0:RW:0:32:=0xAAAAAAAA
+	{	0x0000041D, 0x55555555}, // PHY_USER_PATT2_0:RW:0:32:=0x55555555
+	{	0x0000041E, 0xAAAAAAAA}, // PHY_USER_PATT3_0:RW:0:32:=0xAAAAAAAA
+	{	0x0000041F, 0x00005555}, // PHY_USER_PATT4_0:RW:0:16:=0x5555
+	{	0x00000420, 0x76543210}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210
+	{	0x00000421, 0x00000001}, // PHY_FIFO_PTR_OBS_0:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_0:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_0:RW:0:1:=0x01
+	{	0x00000422, 0x00000000}, // PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
+	{	0x00000423, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
+	{	0x00000424, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
+	{	0x00000425, 0x00000000}, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
+	{	0x00000426, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_0:RD:0:10:=0x0000
+	{	0x00000427, 0x00000000}, // PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
+	{	0x00000428, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0:RD:0:9:=0x0000
+	{	0x00000429, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_0:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_0:RD:0:16:=0x0000
+	{	0x0000042A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_0:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_0:RD:0:14:=0x0000
+	{	0x0000042B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
+	{	0x0000042C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
+	{	0x0000042D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
+	{	0x0000042E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_0:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_0:RD:0:11:=0x0000
+	{	0x0000042F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_0:RD:0:32:=0x00000000
+	{	0x00000430, 0x00000000}, // PHY_DDL_MODE_0:RW:0:18:=0x000000
+	{	0x00000431, 0x00000000}, // PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
+	{	0x00000432, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
+	{	0x00000433, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
+	{	0x00000434, 0x00000000}, // PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
+	{	0x00000435, 0x00000000}, // PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
+	{	0x00000436, 0x00000000}, // PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
+	{	0x00000437, 0x00000000}, // PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
+	{	0x00000438, 0x00000000}, // PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
+	{	0x00000439, 0x00000000}, // PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
+	{	0x0000043A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
+	{	0x0000043F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000440, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000441, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000442, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_0:RW+:0:10:=0x0000
+	{	0x00000443, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000444, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000445, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000446, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000447, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000448, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x00000449, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x0000044A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x0000044B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
+	{	0x0000044C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
+	{	0x0000044D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:0:10:=0x01d0
+	{	0x0000044E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_0:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:0:1:=0x00
+	{	0x0000044F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:11:=0x0200
+//	{	0x00000450, 0x41315141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
+	{	0x00000450, 0x41415141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
+//	{	0x00000451, 0xC0013150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
+	{	0x00000451, 0xC0014150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
+	{	0x00000452, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
+	{	0x00000453, 0x0010000C}, // PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
+	{	0x00000454, 0x0C064208}, // PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
+	{	0x00000455, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_0:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW+:0:5:=0x18
+	{	0x00000456, 0x01000140}, // PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x0140
+	{	0x00000457, 0x00000C20}, // PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_0:RW+:0:8:=0x20
+	{	0x00000458, 0x00000000}, //
+	{	0x00000459, 0x00000000}, //
+	{	0x0000045A, 0x00000000}, //
+	{	0x0000045B, 0x00000000}, //
+	{	0x0000045C, 0x00000000}, //
+	{	0x0000045D, 0x00000000}, //
+	{	0x0000045E, 0x00000000}, //
+	{	0x0000045F, 0x00000000}, //
+	{	0x00000460, 0x00000000}, //
+	{	0x00000461, 0x00000000}, //
+	{	0x00000462, 0x00000000}, //
+	{	0x00000463, 0x00000000}, //
+	{	0x00000464, 0x00000000}, //
+	{	0x00000465, 0x00000000}, //
+	{	0x00000466, 0x00000000}, //
+	{	0x00000467, 0x00000000}, //
+	{	0x00000468, 0x00000000}, //
+	{	0x00000469, 0x00000000}, //
+	{	0x0000046A, 0x00000000}, //
+	{	0x0000046B, 0x00000000}, //
+	{	0x0000046C, 0x00000000}, //
+	{	0x0000046D, 0x00000000}, //
+	{	0x0000046E, 0x00000000}, //
+	{	0x0000046F, 0x00000000}, //
+	{	0x00000470, 0x00000000}, //
+	{	0x00000471, 0x00000000}, //
+	{	0x00000472, 0x00000000}, //
+	{	0x00000473, 0x00000000}, //
+	{	0x00000474, 0x00000000}, //
+	{	0x00000475, 0x00000000}, //
+	{	0x00000476, 0x00000000}, //
+	{	0x00000477, 0x00000000}, //
+	{	0x00000478, 0x00000000}, //
+	{	0x00000479, 0x00000000}, //
+	{	0x0000047A, 0x00000000}, //
+	{	0x0000047B, 0x00000000}, //
+	{	0x0000047C, 0x00000000}, //
+	{	0x0000047D, 0x00000000}, //
+	{	0x0000047E, 0x00000000}, //
+	{	0x0000047F, 0x00000000}, //
+	{	0x00000480, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:11:=0x04f0
+	{	0x00000481, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
+	{	0x00000482, 0x00000000}, // PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
+//	{	0x00000483, 0x00000100}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
+	{	0x00000483, 0x00000300}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
+//	{	0x00000484, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000484, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+//	{	0x00000484, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
+//	{	0x00000485, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000485, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+//	{	0x00000485, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
+	{	0x00000486, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_1:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_1:RW:8:2:=0x0f PHY_DBI_MODE_1:RW:0:1:=0x00
+	{	0x00000487, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_1:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_1:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
+	{	0x00000488, 0x00000133}, // PHY_LPBK_CONTROL_1:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_1:RW:0:10:=0x0133
+	{	0x00000489, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
+	{	0x0000048A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_1:RW:16:9:=0x00cc PHY_LPDDR_TYPE_1:RW:8:2:=0x02 PHY_LPDDR_1:RW:0:1:=0x01
+	{	0x0000048B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_1:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_1:RW:0:9:=0x0066
+	{	0x0000048C, 0x00000000}, // PHY_GATE_TRACKING_OBS_1:RD:0:32:=0x00000000
+	{	0x0000048D, 0x00000000}, // PHY_LP4_PST_AMBLE_1:RW:0:1:=0x00
+	{	0x0000048E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000048F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_1:RW:0:32:=0x00000000
+	{	0x00000490, 0x00000000}, // PHY_LP4_RDLVL_PATT10_1:RW:0:32:=0x00000000
+	{	0x00000491, 0x00000000}, // PHY_LP4_RDLVL_PATT11_1:RW:0:32:=0x00000000
+	{	0x00000492, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
+	{	0x00000493, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
+	{	0x00000494, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
+	{	0x00000495, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
+	{	0x00000496, 0x00000000}, // PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
+	{	0x00000497, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_1:RW:0:32:=0x32103210
+	{	0x00000498, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_1:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_1:RW:0:6:=0x08
+	{	0x00000499, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_1:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x0c
+	{	0x0000049A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
+	{	0x0000049B, 0x55555555}, // PHY_USER_PATT0_1:RW:0:32:=0x55555555
+	{	0x0000049C, 0xAAAAAAAA}, // PHY_USER_PATT1_1:RW:0:32:=0xAAAAAAAA
+	{	0x0000049D, 0x55555555}, // PHY_USER_PATT2_1:RW:0:32:=0x55555555
+	{	0x0000049E, 0xAAAAAAAA}, // PHY_USER_PATT3_1:RW:0:32:=0xAAAAAAAA
+	{	0x0000049F, 0x00005555}, // PHY_USER_PATT4_1:RW:0:16:=0x5555
+	{	0x000004A0, 0x76543210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210
+	{	0x000004A1, 0x00000000}, // PHY_FIFO_PTR_OBS_1:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_1:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_1:RW:0:1:=0x00
+	{	0x000004A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
+	{	0x000004A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_1:RD:0:10:=0x0000
+	{	0x000004A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
+	{	0x000004A5, 0x00000000}, // PHY_WR_SHIFT_OBS_1:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:0:7:=0x00
+	{	0x000004A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_1:RD:0:10:=0x0000
+	{	0x000004A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
+	{	0x000004A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1:RD:0:9:=0x0000
+	{	0x000004A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_1:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_1:RD:0:16:=0x0000
+	{	0x000004AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_1:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_1:RD:0:14:=0x0000
+	{	0x000004AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
+	{	0x000004AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
+	{	0x000004AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
+	{	0x000004AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_1:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_1:RD:0:11:=0x0000
+	{	0x000004AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_1:RD:0:32:=0x00000000
+	{	0x000004B0, 0x00000000}, // PHY_DDL_MODE_1:RW:0:18:=0x000000
+	{	0x000004B1, 0x00000000}, // PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
+	{	0x000004B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
+	{	0x000004B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
+	{	0x000004B4, 0x00000000}, // PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
+	{	0x000004B5, 0x00000000}, // PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
+	{	0x000004B6, 0x00000000}, // PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
+	{	0x000004B7, 0x00000000}, // PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
+	{	0x000004B8, 0x00000000}, // PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
+	{	0x000004B9, 0x00000000}, // PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
+	{	0x000004BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
+	{	0x000004BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_1:RW+:0:10:=0x0000
+	{	0x000004C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
+	{	0x000004CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
+	{	0x000004CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:0:10:=0x01d0
+	{	0x000004CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_1:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:0:1:=0x00
+	{	0x000004CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:11:=0x0200
+//	{	0x000004D0, 0x41315141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
+	{	0x000004D0, 0x41415141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
+//	{	0x000004D1, 0xC0013150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
+	{	0x000004D1, 0xC0014150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
+	{	0x000004D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
+	{	0x000004D3, 0x0010000C}, // PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
+	{	0x000004D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
+	{	0x000004D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_1:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW+:0:5:=0x18
+	{	0x000004D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x0140
+	{	0x000004D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_1:RW+:0:8:=0x20
+	{	0x000004D8, 0x00000000}, //
+	{	0x000004D9, 0x00000000}, //
+	{	0x000004DA, 0x00000000}, //
+	{	0x000004DB, 0x00000000}, //
+	{	0x000004DC, 0x00000000}, //
+	{	0x000004DD, 0x00000000}, //
+	{	0x000004DE, 0x00000000}, //
+	{	0x000004DF, 0x00000000}, //
+	{	0x000004E0, 0x00000000}, //
+	{	0x000004E1, 0x00000000}, //
+	{	0x000004E2, 0x00000000}, //
+	{	0x000004E3, 0x00000000}, //
+	{	0x000004E4, 0x00000000}, //
+	{	0x000004E5, 0x00000000}, //
+	{	0x000004E6, 0x00000000}, //
+	{	0x000004E7, 0x00000000}, //
+	{	0x000004E8, 0x00000000}, //
+	{	0x000004E9, 0x00000000}, //
+	{	0x000004EA, 0x00000000}, //
+	{	0x000004EB, 0x00000000}, //
+	{	0x000004EC, 0x00000000}, //
+	{	0x000004ED, 0x00000000}, //
+	{	0x000004EE, 0x00000000}, //
+	{	0x000004EF, 0x00000000}, //
+	{	0x000004F0, 0x00000000}, //
+	{	0x000004F1, 0x00000000}, //
+	{	0x000004F2, 0x00000000}, //
+	{	0x000004F3, 0x00000000}, //
+	{	0x000004F4, 0x00000000}, //
+	{	0x000004F5, 0x00000000}, //
+	{	0x000004F6, 0x00000000}, //
+	{	0x000004F7, 0x00000000}, //
+	{	0x000004F8, 0x00000000}, //
+	{	0x000004F9, 0x00000000}, //
+	{	0x000004FA, 0x00000000}, //
+	{	0x000004FB, 0x00000000}, //
+	{	0x000004FC, 0x00000000}, //
+	{	0x000004FD, 0x00000000}, //
+	{	0x000004FE, 0x00000000}, //
+	{	0x000004FF, 0x00000000}, //
+	{	0x00000500, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:11:=0x04f0
+	{	0x00000501, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
+	{	0x00000502, 0x00000000}, // PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
+//	{	0x00000503, 0x00000100}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
+	{	0x00000503, 0x00000300}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
+//	{	0x00000504, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000504, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+//	{	0x00000504, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
+//	{	0x00000505, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000505, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+//	{	0x00000505, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
+	{	0x00000506, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_2:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_2:RW:8:2:=0x0f PHY_DBI_MODE_2:RW:0:1:=0x00
+	{	0x00000507, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_2:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_2:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
+	{	0x00000508, 0x00000133}, // PHY_LPBK_CONTROL_2:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_2:RW:0:10:=0x0133
+	{	0x00000509, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
+	{	0x0000050A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_2:RW:16:9:=0x00cc PHY_LPDDR_TYPE_2:RW:8:2:=0x02 PHY_LPDDR_2:RW:0:1:=0x01
+	{	0x0000050B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_2:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_2:RW:0:9:=0x0066
+	{	0x0000050C, 0x00000000}, // PHY_GATE_TRACKING_OBS_2:RD:0:32:=0x00000000
+	{	0x0000050D, 0x00000000}, // PHY_LP4_PST_AMBLE_2:RW:0:1:=0x00
+	{	0x0000050E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000050F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_2:RW:0:32:=0x00000000
+	{	0x00000510, 0x00000000}, // PHY_LP4_RDLVL_PATT10_2:RW:0:32:=0x00000000
+	{	0x00000511, 0x00000000}, // PHY_LP4_RDLVL_PATT11_2:RW:0:32:=0x00000000
+	{	0x00000512, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
+	{	0x00000513, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
+	{	0x00000514, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
+	{	0x00000515, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
+	{	0x00000516, 0x00000000}, // PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
+	{	0x00000517, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_2:RW:0:32:=0x32103210
+	{	0x00000518, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_2:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_2:RW:0:6:=0x08
+	{	0x00000519, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_2:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x0c
+	{	0x0000051A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
+	{	0x0000051B, 0x55555555}, // PHY_USER_PATT0_2:RW:0:32:=0x55555555
+	{	0x0000051C, 0xAAAAAAAA}, // PHY_USER_PATT1_2:RW:0:32:=0xAAAAAAAA
+	{	0x0000051D, 0x55555555}, // PHY_USER_PATT2_2:RW:0:32:=0x55555555
+	{	0x0000051E, 0xAAAAAAAA}, // PHY_USER_PATT3_2:RW:0:32:=0xAAAAAAAA
+	{	0x0000051F, 0x00005555}, // PHY_USER_PATT4_2:RW:0:16:=0x5555
+	{	0x00000520, 0x76543210}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210
+	{	0x00000521, 0x00000001}, // PHY_FIFO_PTR_OBS_2:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_2:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_2:RW:0:1:=0x01
+	{	0x00000522, 0x00000000}, // PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
+	{	0x00000523, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_2:RD:0:10:=0x0000
+	{	0x00000524, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
+	{	0x00000525, 0x00000000}, // PHY_WR_SHIFT_OBS_2:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:0:7:=0x00
+	{	0x00000526, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_2:RD:0:10:=0x0000
+	{	0x00000527, 0x00000000}, // PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
+	{	0x00000528, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2:RD:0:9:=0x0000
+	{	0x00000529, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_2:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_2:RD:0:16:=0x0000
+	{	0x0000052A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_2:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_2:RD:0:14:=0x0000
+	{	0x0000052B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
+	{	0x0000052C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
+	{	0x0000052D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
+	{	0x0000052E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_2:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_2:RD:0:11:=0x0000
+	{	0x0000052F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_2:RD:0:32:=0x00000000
+	{	0x00000530, 0x00000000}, // PHY_DDL_MODE_2:RW:0:18:=0x000000
+	{	0x00000531, 0x00000000}, // PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
+	{	0x00000532, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
+	{	0x00000533, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_2:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:8:1:=0x00 SC_PHY_RX_CAL_START_2:WR:0:1:=0x00
+	{	0x00000534, 0x00000000}, // PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
+	{	0x00000535, 0x00000000}, // PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
+	{	0x00000536, 0x00000000}, // PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
+	{	0x00000537, 0x00000000}, // PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
+	{	0x00000538, 0x00000000}, // PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
+	{	0x00000539, 0x00000000}, // PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
+	{	0x0000053A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
+	{	0x0000053F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000540, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000541, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000542, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_2:RW+:0:10:=0x0000
+	{	0x00000543, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000544, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000545, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000546, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000547, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000548, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x00000549, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x0000054A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x0000054B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
+	{	0x0000054C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
+	{	0x0000054D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:0:10:=0x01d0
+	{	0x0000054E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_2:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:0:1:=0x00
+	{	0x0000054F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:11:=0x0200
+//	{	0x00000550, 0x41315141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
+	{	0x00000550, 0x41415141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
+//	{	0x00000551, 0xC0013150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
+	{	0x00000551, 0xC0014150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
+	{	0x00000552, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
+	{	0x00000553, 0x0010000C}, // PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
+	{	0x00000554, 0x0C064208}, // PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
+	{	0x00000555, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_2:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW+:0:5:=0x18
+	{	0x00000556, 0x01000140}, // PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x0140
+	{	0x00000557, 0x00000C20}, // PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_2:RW+:0:8:=0x20
+	{	0x00000558, 0x00000000}, //
+	{	0x00000559, 0x00000000}, //
+	{	0x0000055A, 0x00000000}, //
+	{	0x0000055B, 0x00000000}, //
+	{	0x0000055C, 0x00000000}, //
+	{	0x0000055D, 0x00000000}, //
+	{	0x0000055E, 0x00000000}, //
+	{	0x0000055F, 0x00000000}, //
+	{	0x00000560, 0x00000000}, //
+	{	0x00000561, 0x00000000}, //
+	{	0x00000562, 0x00000000}, //
+	{	0x00000563, 0x00000000}, //
+	{	0x00000564, 0x00000000}, //
+	{	0x00000565, 0x00000000}, //
+	{	0x00000566, 0x00000000}, //
+	{	0x00000567, 0x00000000}, //
+	{	0x00000568, 0x00000000}, //
+	{	0x00000569, 0x00000000}, //
+	{	0x0000056A, 0x00000000}, //
+	{	0x0000056B, 0x00000000}, //
+	{	0x0000056C, 0x00000000}, //
+	{	0x0000056D, 0x00000000}, //
+	{	0x0000056E, 0x00000000}, //
+	{	0x0000056F, 0x00000000}, //
+	{	0x00000570, 0x00000000}, //
+	{	0x00000571, 0x00000000}, //
+	{	0x00000572, 0x00000000}, //
+	{	0x00000573, 0x00000000}, //
+	{	0x00000574, 0x00000000}, //
+	{	0x00000575, 0x00000000}, //
+	{	0x00000576, 0x00000000}, //
+	{	0x00000577, 0x00000000}, //
+	{	0x00000578, 0x00000000}, //
+	{	0x00000579, 0x00000000}, //
+	{	0x0000057A, 0x00000000}, //
+	{	0x0000057B, 0x00000000}, //
+	{	0x0000057C, 0x00000000}, //
+	{	0x0000057D, 0x00000000}, //
+	{	0x0000057E, 0x00000000}, //
+	{	0x0000057F, 0x00000000}, //
+	{	0x00000580, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_3:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_3:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:11:=0x04f0
+	{	0x00000581, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_3:RW:0:5:=0x00
+	{	0x00000582, 0x00000000}, // PHY_SW_WRDM_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_3:RW:0:5:=0x00
+//	{	0x00000583, 0x00000100}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
+	{	0x00000583, 0x00000300}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
+//	{	0x00000584, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000584, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+//	{	0x00000584, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
+//	{	0x00000585, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000585, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+//	{	0x00000585, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
+	{	0x00000586, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_3:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_3:RW:8:2:=0x0f PHY_DBI_MODE_3:RW:0:1:=0x00
+	{	0x00000587, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_3:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_3:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3:RW:0:2:=0x00
+	{	0x00000588, 0x00000133}, // PHY_LPBK_CONTROL_3:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_3:RW:0:10:=0x0133
+	{	0x00000589, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x00c0
+	{	0x0000058A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_3:RW:16:9:=0x00cc PHY_LPDDR_TYPE_3:RW:8:2:=0x02 PHY_LPDDR_3:RW:0:1:=0x01
+	{	0x0000058B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_3:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_3:RW:0:9:=0x0066
+	{	0x0000058C, 0x00000000}, // PHY_GATE_TRACKING_OBS_3:RD:0:32:=0x00000000
+	{	0x0000058D, 0x00000000}, // PHY_LP4_PST_AMBLE_3:RW:0:1:=0x00
+	{	0x0000058E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	{	0x0000058F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_3:RW:0:32:=0x00000000
+	{	0x00000590, 0x00000000}, // PHY_LP4_RDLVL_PATT10_3:RW:0:32:=0x00000000
+	{	0x00000591, 0x00000000}, // PHY_LP4_RDLVL_PATT11_3:RW:0:32:=0x00000000
+	{	0x00000592, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_3:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_3:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_3:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_3:RW:0:3:=0x00
+	{	0x00000593, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_3:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_3:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_3:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_3:RW:0:4:=0x00
+	{	0x00000594, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_3:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_3:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_3:RW:0:1:=0x00
+	{	0x00000595, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_3:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_3:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:0:6:=0x00
+	{	0x00000596, 0x00000000}, // PHY_RDLVL_DATA_MASK_3:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_3:RW:0:2:=0x00
+	{	0x00000597, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_3:RW:0:32:=0x32103210
+	{	0x00000598, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_3:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_3:RW:0:6:=0x08
+	{	0x00000599, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_3:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x0c
+	{	0x0000059A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
+	{	0x0000059B, 0x55555555}, // PHY_USER_PATT0_3:RW:0:32:=0x55555555
+	{	0x0000059C, 0xAAAAAAAA}, // PHY_USER_PATT1_3:RW:0:32:=0xAAAAAAAA
+	{	0x0000059D, 0x55555555}, // PHY_USER_PATT2_3:RW:0:32:=0x55555555
+	{	0x0000059E, 0xAAAAAAAA}, // PHY_USER_PATT3_3:RW:0:32:=0xAAAAAAAA
+	{	0x0000059F, 0x00005555}, // PHY_USER_PATT4_3:RW:0:16:=0x5555
+	{	0x000005A0, 0x76543210}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210
+	{	0x000005A1, 0x00000000}, // PHY_FIFO_PTR_OBS_3:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_3:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_3:RW:0:1:=0x00
+	{	0x000005A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_3:RD:0:32:=0x00000000
+	{	0x000005A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_3:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_3:RD:0:10:=0x0000
+	{	0x000005A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
+	{	0x000005A5, 0x00000000}, // PHY_WR_SHIFT_OBS_3:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_3:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3:RD:0:7:=0x00
+	{	0x000005A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_3:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_3:RD:0:10:=0x0000
+	{	0x000005A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_3:RD:0:17:=0x000000
+	{	0x000005A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3:RD:0:9:=0x0000
+	{	0x000005A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_3:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_3:RD:0:16:=0x0000
+	{	0x000005AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_3:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_3:RD:0:14:=0x0000
+	{	0x000005AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:0:10:=0x0000
+	{	0x000005AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3:RD:0:2:=0x00
+	{	0x000005AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_3:RD:0:32:=0x00000000
+	{	0x000005AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_3:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_3:RD:0:11:=0x0000
+	{	0x000005AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_3:RD:0:32:=0x00000000
+	{	0x000005B0, 0x00000000}, // PHY_DDL_MODE_3:RW:0:18:=0x000000
+	{	0x000005B1, 0x00000000}, // PHY_DDL_TEST_OBS_3:RD:0:32:=0x00000000
+	{	0x000005B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_3:RD:0:32:=0x00000000
+	{	0x000005B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_3:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_3:RW:8:1:=0x00 SC_PHY_RX_CAL_START_3:WR:0:1:=0x00
+	{	0x000005B4, 0x00000000}, // PHY_RX_CAL_DQ1_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_3:RW+:0:12:=0x0000
+	{	0x000005B5, 0x00000000}, // PHY_RX_CAL_DQ3_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_3:RW+:0:12:=0x0000
+	{	0x000005B6, 0x00000000}, // PHY_RX_CAL_DQ5_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_3:RW+:0:12:=0x0000
+	{	0x000005B7, 0x00000000}, // PHY_RX_CAL_DQ7_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_3:RW+:0:12:=0x0000
+	{	0x000005B8, 0x00000000}, // PHY_RX_CAL_DQS_3:RW+:16:12:=0x0000 PHY_RX_CAL_DM_3:RW+:0:12:=0x0000
+	{	0x000005B9, 0x00000000}, // PHY_RX_CAL_OBS_3:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_3:RW+:0:12:=0x0000
+
+	{	0x000005BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x0280
+	{	0x000005BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x0280
+
+	{	0x000005BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_3:RW+:0:10:=0x0000
+	{	0x000005C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
+	{	0x000005CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
+	{	0x000005CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:0:10:=0x01d0
+	{	0x000005CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_3:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:0:1:=0x00
+	{	0x000005CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:11:=0x0200
+//	{	0x000005D0, 0x41315141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
+	{	0x000005D0, 0x41415141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
+//	{	0x000005D1, 0xC0013150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
+	{	0x000005D1, 0xC0014150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
+	{	0x000005D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
+	{	0x000005D3, 0x0010000C}, // PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
+	{	0x000005D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
+	{	0x000005D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_3:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_3:RW+:0:5:=0x18
+	{	0x000005D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x0140
+	{	0x000005D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_3:RW+:0:8:=0x20
+	{	0x000005D8, 0x00000000}, //
+	{	0x000005D9, 0x00000000}, //
+	{	0x000005DA, 0x00000000}, //
+	{	0x000005DB, 0x00000000}, //
+	{	0x000005DC, 0x00000000}, //
+	{	0x000005DD, 0x00000000}, //
+	{	0x000005DE, 0x00000000}, //
+	{	0x000005DF, 0x00000000}, //
+	{	0x000005E0, 0x00000000}, //
+	{	0x000005E1, 0x00000000}, //
+	{	0x000005E2, 0x00000000}, //
+	{	0x000005E3, 0x00000000}, //
+	{	0x000005E4, 0x00000000}, //
+	{	0x000005E5, 0x00000000}, //
+	{	0x000005E6, 0x00000000}, //
+	{	0x000005E7, 0x00000000}, //
+	{	0x000005E8, 0x00000000}, //
+	{	0x000005E9, 0x00000000}, //
+	{	0x000005EA, 0x00000000}, //
+	{	0x000005EB, 0x00000000}, //
+	{	0x000005EC, 0x00000000}, //
+	{	0x000005ED, 0x00000000}, //
+	{	0x000005EE, 0x00000000}, //
+	{	0x000005EF, 0x00000000}, //
+	{	0x000005F0, 0x00000000}, //
+	{	0x000005F1, 0x00000000}, //
+	{	0x000005F2, 0x00000000}, //
+	{	0x000005F3, 0x00000000}, //
+	{	0x000005F4, 0x00000000}, //
+	{	0x000005F5, 0x00000000}, //
+	{	0x000005F6, 0x00000000}, //
+	{	0x000005F7, 0x00000000}, //
+	{	0x000005F8, 0x00000000}, //
+	{	0x000005F9, 0x00000000}, //
+	{	0x000005FA, 0x00000000}, //
+	{	0x000005FB, 0x00000000}, //
+	{	0x000005FC, 0x00000000}, //
+	{	0x000005FD, 0x00000000}, //
+	{	0x000005FE, 0x00000000}, //
+	{	0x000005FF, 0x00000000}, //
+	{	0x00000600, 0x00000000}, // PHY_ADR3_SW_WRADDR_SHIFT_0:RW+:24:5:=0x00 PHY_ADR2_SW_WRADDR_SHIFT_0:RW+:16:5:=0x00 PHY_ADR1_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR0_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
+	{	0x00000601, 0x00000000}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
+	{	0x00000602, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_0:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_0:RW:0:1:=0x00
+	{	0x00000603, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
+	{	0x00000604, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_0:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0:RW:0:3:=0x00
+	{	0x00000605, 0x00000000}, // PHY_ADR_LPBK_CONTROL_0:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_0:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_0:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0:RW:0:3:=0x00
+	{	0x00000606, 0x00000002}, // PHY_ADR_IE_MODE_0:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_ADR_TYPE_0:RW:0:2:=0x02
+	{	0x00000607, 0x00000000}, // PHY_ADR_DDL_MODE_0:RW:0:15:=0x0000
+	{	0x00000608, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_0:RD:0:32:=0x00000000
+	{	0x00000609, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
+	{	0x0000060A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
+	{	0x0000060B, 0x00000040}, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98
+	{	0x0000060D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98
+	{	0x0000060F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000
+	{	0x00000610, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
+	{	0x00000611, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_0:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_0:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_0:RW:0:1:=0x00
+	{	0x00000612, 0x00000000}, // PHY_ADR_CALVL_OBS0_0:RD:0:32:=0x00000000
+	{	0x00000613, 0x00000000}, // PHY_ADR_CALVL_OBS1_0:RD:0:32:=0x00000000
+	{	0x00000614, 0x00002A01}, // PHY_ADR_CALVL_FG_0_0:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_0:RW:0:1:=0x01
+	{	0x00000615, 0x00000015}, // PHY_ADR_CALVL_BG_0_0:RW:0:20:=0x000015
+	{	0x00000616, 0x00000015}, // PHY_ADR_CALVL_FG_1_0:RW:0:20:=0x000015
+	{	0x00000617, 0x0000002A}, // PHY_ADR_CALVL_BG_1_0:RW:0:20:=0x00002a
+	{	0x00000618, 0x00000033}, // PHY_ADR_CALVL_FG_2_0:RW:0:20:=0x000033
+	{	0x00000619, 0x0000000C}, // PHY_ADR_CALVL_BG_2_0:RW:0:20:=0x00000c
+	{	0x0000061A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_0:RW:0:20:=0x00000c
+	{	0x0000061B, 0x00000033}, // PHY_ADR_CALVL_BG_3_0:RW:0:20:=0x000033
+//test1
+//	{	0x0000061C,	0x00345201}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 345201  Sal-M
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210
+	{	0x0000061D, 0x003F0000}, // PHY_ADR_SEG_MASK_0:RW:24:6:=0x00 PHY_ADR_BIT_MASK_0:RW:16:6:=0x3f PHY_ADR_LP4_BOOT_SLV_DELAY_0:RW:0:10:=0x0000
+	{	0x0000061E, 0x0000003F}, // PHY_ADR_CALVL_TRAIN_MASK_0:RW:0:6:=0x3f
+//	{	0x0000061F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
+//	{	0x00000620, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+//	{	0x00000621, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+//	{	0x00000622, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
+	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
+	{	0x00000623, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_0:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_0:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_0:RW+:0:10:=0x0010
+	{	0x00000624, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
+	{	0x00000625, 0x00000000}, //
+	{	0x00000626, 0x00000000}, //
+	{	0x00000627, 0x00000000}, //
+	{	0x00000628, 0x00000000}, //
+	{	0x00000629, 0x00000000}, //
+	{	0x0000062A, 0x00000000}, //
+	{	0x0000062B, 0x00000000}, //
+	{	0x0000062C, 0x00000000}, //
+	{	0x0000062D, 0x00000000}, //
+	{	0x0000062E, 0x00000000}, //
+	{	0x0000062F, 0x00000000}, //
+	{	0x00000630, 0x00000000}, //
+	{	0x00000631, 0x00000000}, //
+	{	0x00000632, 0x00000000}, //
+	{	0x00000633, 0x00000000}, //
+	{	0x00000634, 0x00000000}, //
+	{	0x00000635, 0x00000000}, //
+	{	0x00000636, 0x00000000}, //
+	{	0x00000637, 0x00000000}, //
+	{	0x00000638, 0x00000000}, //
+	{	0x00000639, 0x00000000}, //
+	{	0x0000063A, 0x00000000}, //
+	{	0x0000063B, 0x00000000}, //
+	{	0x0000063C, 0x00000000}, //
+	{	0x0000063D, 0x00000000}, //
+	{	0x0000063E, 0x00000000}, //
+	{	0x0000063F, 0x00000000}, //
+	{	0x00000640, 0x00000000}, //
+	{	0x00000641, 0x00000000}, //
+	{	0x00000642, 0x00000000}, //
+	{	0x00000643, 0x00000000}, //
+	{	0x00000644, 0x00000000}, //
+	{	0x00000645, 0x00000000}, //
+	{	0x00000646, 0x00000000}, //
+	{	0x00000647, 0x00000000}, //
+	{	0x00000648, 0x00000000}, //
+	{	0x00000649, 0x00000000}, //
+	{	0x0000064A, 0x00000000}, //
+	{	0x0000064B, 0x00000000}, //
+	{	0x0000064C, 0x00000000}, //
+	{	0x0000064D, 0x00000000}, //
+	{	0x0000064E, 0x00000000}, //
+	{	0x0000064F, 0x00000000}, //
+	{	0x00000650, 0x00000000}, //
+	{	0x00000651, 0x00000000}, //
+	{	0x00000652, 0x00000000}, //
+	{	0x00000653, 0x00000000}, //
+	{	0x00000654, 0x00000000}, //
+	{	0x00000655, 0x00000000}, //
+	{	0x00000656, 0x00000000}, //
+	{	0x00000657, 0x00000000}, //
+	{	0x00000658, 0x00000000}, //
+	{	0x00000659, 0x00000000}, //
+	{	0x0000065A, 0x00000000}, //
+	{	0x0000065B, 0x00000000}, //
+	{	0x0000065C, 0x00000000}, //
+	{	0x0000065D, 0x00000000}, //
+	{	0x0000065E, 0x00000000}, //
+	{	0x0000065F, 0x00000000}, //
+	{	0x00000660, 0x00000000}, //
+	{	0x00000661, 0x00000000}, //
+	{	0x00000662, 0x00000000}, //
+	{	0x00000663, 0x00000000}, //
+	{	0x00000664, 0x00000000}, //
+	{	0x00000665, 0x00000000}, //
+	{	0x00000666, 0x00000000}, //
+	{	0x00000667, 0x00000000}, //
+	{	0x00000668, 0x00000000}, //
+	{	0x00000669, 0x00000000}, //
+	{	0x0000066A, 0x00000000}, //
+	{	0x0000066B, 0x00000000}, //
+	{	0x0000066C, 0x00000000}, //
+	{	0x0000066D, 0x00000000}, //
+	{	0x0000066E, 0x00000000}, //
+	{	0x0000066F, 0x00000000}, //
+	{	0x00000670, 0x00000000}, //
+	{	0x00000671, 0x00000000}, //
+	{	0x00000672, 0x00000000}, //
+	{	0x00000673, 0x00000000}, //
+	{	0x00000674, 0x00000000}, //
+	{	0x00000675, 0x00000000}, //
+	{	0x00000676, 0x00000000}, //
+	{	0x00000677, 0x00000000}, //
+	{	0x00000678, 0x00000000}, //
+	{	0x00000679, 0x00000000}, //
+	{	0x0000067A, 0x00000000}, //
+	{	0x0000067B, 0x00000000}, //
+	{	0x0000067C, 0x00000000}, //
+	{	0x0000067D, 0x00000000}, //
+	{	0x0000067E, 0x00000000}, //
+	{	0x0000067F, 0x00000000}, //
+	{	0x00000680, 0x04040404}, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+	{	0x00000681, 0x00000404}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
+	{	0x00000682, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_1:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_1:RW:0:1:=0x00
+	{	0x00000683, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
+	{	0x00000684, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_1:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1:RW:0:3:=0x00
+	{	0x00000685, 0x00000000}, // PHY_ADR_LPBK_CONTROL_1:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_1:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_1:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1:RW:0:3:=0x00
+	{	0x00000686, 0x00000002}, // PHY_ADR_IE_MODE_1:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_ADR_TYPE_1:RW:0:2:=0x02
+	{	0x00000687, 0x00000000}, // PHY_ADR_DDL_MODE_1:RW:0:15:=0x0000
+	{	0x00000688, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_1:RD:0:32:=0x00000000
+	{	0x00000689, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
+	{	0x0000068A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_1:RW:16:11:=0x0040 PHY_ADR_CALVL_START_1:RW:0:11:=0x0320
+	{	0x0000068B, 0x00000040}, // PHY_ADR_CALVL_QTR_1:RW:0:11:=0x0040
+	{	0x0000068C, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_0_1:RW:0:24:=0x000000
+	{	0x0000068D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_1:RW:0:24:=0x000000
+	{	0x0000068E, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_1_1:RW:0:24:=0x000000
+	{	0x0000068F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_1:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_1:RW:0:24:=0x000000
+	{	0x00000690, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_1:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_1:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_1:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_1:RW:0:5:=0x10
+	{	0x00000691, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_1:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_1:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_1:RW:0:1:=0x00
+	{	0x00000692, 0x00000000}, // PHY_ADR_CALVL_OBS0_1:RD:0:32:=0x00000000
+	{	0x00000693, 0x00000000}, // PHY_ADR_CALVL_OBS1_1:RD:0:32:=0x00000000
+	{	0x00000694, 0x00002A01}, // PHY_ADR_CALVL_FG_0_1:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_1:RW:0:1:=0x01
+	{	0x00000695, 0x00000015}, // PHY_ADR_CALVL_BG_0_1:RW:0:20:=0x000015
+	{	0x00000696, 0x00000015}, // PHY_ADR_CALVL_FG_1_1:RW:0:20:=0x000015
+	{	0x00000697, 0x0000002A}, // PHY_ADR_CALVL_BG_1_1:RW:0:20:=0x00002a
+	{	0x00000698, 0x00000033}, // PHY_ADR_CALVL_FG_2_1:RW:0:20:=0x000033
+	{	0x00000699, 0x0000000C}, // PHY_ADR_CALVL_BG_2_1:RW:0:20:=0x00000c
+	{	0x0000069A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_1:RW:0:20:=0x00000c
+	{	0x0000069B, 0x00000033}, // PHY_ADR_CALVL_BG_3_1:RW:0:20:=0x000033
+	{	0x0000069C, 0x00000000}, // PHY_ADR_ADDR_SEL_1:RW:0:24:=0x000000
+	{	0x0000069D, 0x00000000}, // PHY_ADR_SEG_MASK_1:RW:24:6:=0x00 PHY_ADR_BIT_MASK_1:RW:16:6:=0x00 PHY_ADR_LP4_BOOT_SLV_DELAY_1:RW:0:10:=0x0000
+	{	0x0000069E, 0x00000000}, // PHY_ADR_CALVL_TRAIN_MASK_1:RW:0:6:=0x00
+//	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
+//	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+//	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+//	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
+	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x000006A3, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_1:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_1:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_1:RW+:0:10:=0x0010
+	{	0x000006A4, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_1:RW+:0:4:=0x03
+	{	0x000006A5, 0x00000000}, //
+	{	0x000006A6, 0x00000000}, //
+	{	0x000006A7, 0x00000000}, //
+	{	0x000006A8, 0x00000000}, //
+	{	0x000006A9, 0x00000000}, //
+	{	0x000006AA, 0x00000000}, //
+	{	0x000006AB, 0x00000000}, //
+	{	0x000006AC, 0x00000000}, //
+	{	0x000006AD, 0x00000000}, //
+	{	0x000006AE, 0x00000000}, //
+	{	0x000006AF, 0x00000000}, //
+	{	0x000006B0, 0x00000000}, //
+	{	0x000006B1, 0x00000000}, //
+	{	0x000006B2, 0x00000000}, //
+	{	0x000006B3, 0x00000000}, //
+	{	0x000006B4, 0x00000000}, //
+	{	0x000006B5, 0x00000000}, //
+	{	0x000006B6, 0x00000000}, //
+	{	0x000006B7, 0x00000000}, //
+	{	0x000006B8, 0x00000000}, //
+	{	0x000006B9, 0x00000000}, //
+	{	0x000006BA, 0x00000000}, //
+	{	0x000006BB, 0x00000000}, //
+	{	0x000006BC, 0x00000000}, //
+	{	0x000006BD, 0x00000000}, //
+	{	0x000006BE, 0x00000000}, //
+	{	0x000006BF, 0x00000000}, //
+	{	0x000006C0, 0x00000000}, //
+	{	0x000006C1, 0x00000000}, //
+	{	0x000006C2, 0x00000000}, //
+	{	0x000006C3, 0x00000000}, //
+	{	0x000006C4, 0x00000000}, //
+	{	0x000006C5, 0x00000000}, //
+	{	0x000006C6, 0x00000000}, //
+	{	0x000006C7, 0x00000000}, //
+	{	0x000006C8, 0x00000000}, //
+	{	0x000006C9, 0x00000000}, //
+	{	0x000006CA, 0x00000000}, //
+	{	0x000006CB, 0x00000000}, //
+	{	0x000006CC, 0x00000000}, //
+	{	0x000006CD, 0x00000000}, //
+	{	0x000006CE, 0x00000000}, //
+	{	0x000006CF, 0x00000000}, //
+	{	0x000006D0, 0x00000000}, //
+	{	0x000006D1, 0x00000000}, //
+	{	0x000006D2, 0x00000000}, //
+	{	0x000006D3, 0x00000000}, //
+	{	0x000006D4, 0x00000000}, //
+	{	0x000006D5, 0x00000000}, //
+	{	0x000006D6, 0x00000000}, //
+	{	0x000006D7, 0x00000000}, //
+	{	0x000006D8, 0x00000000}, //
+	{	0x000006D9, 0x00000000}, //
+	{	0x000006DA, 0x00000000}, //
+	{	0x000006DB, 0x00000000}, //
+	{	0x000006DC, 0x00000000}, //
+	{	0x000006DD, 0x00000000}, //
+	{	0x000006DE, 0x00000000}, //
+	{	0x000006DF, 0x00000000}, //
+	{	0x000006E0, 0x00000000}, //
+	{	0x000006E1, 0x00000000}, //
+	{	0x000006E2, 0x00000000}, //
+	{	0x000006E3, 0x00000000}, //
+	{	0x000006E4, 0x00000000}, //
+	{	0x000006E5, 0x00000000}, //
+	{	0x000006E6, 0x00000000}, //
+	{	0x000006E7, 0x00000000}, //
+	{	0x000006E8, 0x00000000}, //
+	{	0x000006E9, 0x00000000}, //
+	{	0x000006EA, 0x00000000}, //
+	{	0x000006EB, 0x00000000}, //
+	{	0x000006EC, 0x00000000}, //
+	{	0x000006ED, 0x00000000}, //
+	{	0x000006EE, 0x00000000}, //
+	{	0x000006EF, 0x00000000}, //
+	{	0x000006F0, 0x00000000}, //
+	{	0x000006F1, 0x00000000}, //
+	{	0x000006F2, 0x00000000}, //
+	{	0x000006F3, 0x00000000}, //
+	{	0x000006F4, 0x00000000}, //
+	{	0x000006F5, 0x00000000}, //
+	{	0x000006F6, 0x00000000}, //
+	{	0x000006F7, 0x00000000}, //
+	{	0x000006F8, 0x00000000}, //
+	{	0x000006F9, 0x00000000}, //
+	{	0x000006FA, 0x00000000}, //
+	{	0x000006FB, 0x00000000}, //
+	{	0x000006FC, 0x00000000}, //
+	{	0x000006FD, 0x00000000}, //
+	{	0x000006FE, 0x00000000}, //
+	{	0x000006FF, 0x00000000}, //
+	{	0x00000700, 0x00000001}, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
+	{	0x00000701, 0x00000000}, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
+	{	0x00000702, 0x00000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
+//	{	0x00000702, 0x01000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
+//	{	0x00000703, 0x04003100}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
+	{	0x00000703, 0x04000300}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
+	{	0x00000704, 0x00020040}, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
+	{	0x00000705, 0x00020055}, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
+	{	0x00000706, 0x00000000}, // SC_PHY_CSLVL_ERROR_CLR:WR:8:1:=0x00 SC_PHY_CSLVL_DEBUG_CONT:WR:0:1:=0x00
+	{	0x00000707, 0x00000000}, // PHY_CSLVL_OBS0:RD:0:32:=0x00000000
+	{	0x00000708, 0x00000000}, // PHY_CSLVL_OBS1:RD:0:32:=0x00000000
+	{	0x00000709, 0x00000050}, // PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 PHY_CALVL_CS_MAP:RW:0:8:=0x50
+	{	0x0000070A, 0x00000000}, // PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_GRP_SHIFT_OBS:RD:16:3:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
+	{	0x0000070B, 0x01010100}, // PHY_LP4_ACTIVE:RW:24:1:=0x01 PHY_ADRCTL_LPDDR:RW:16:1:=0x01 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
+	{	0x0000070C, 0x00000000}, // PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 PHY_UPDATE_CLK_CAL_VALUES:RW:16:1:=0x00 PHY_CALVL_RESULT_MASK:RW:8:2:=0x00 PHY_LPDDR3_CS:RW_D:0:1:=0x00
+	{	0x0000070D, 0x00001102}, // PHY_PLL_CTRL:RW+:0:13:=0x1102
+	{	0x0000070E, 0x00000000}, // PHY_PLL_BYPASS:RW+:0:5:=0x00
+	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
+//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
+	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
+	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
+//	{	0x00000712, 0x00030003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
+//	{	0x00000713, 0x03000300}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
+//	{	0x00000714, 0x00000300}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
+	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
+	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
+	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
+	{	0x00000715, 0x00001102}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
+//	{	0x00000715, 0x00001302}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
+//	{	0x00000715, 0x00001b02}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
+//NG	0x00000715, 0x00001b02, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
+//	{	0x00000715, 0x00001302}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
+	{	0x00000716, 0x000000FF}, // PHY_PLL_OBS_0:RD:8:16:=0x0000 PHY_PLL_WAIT:RW:0:8:=0x64
+	{	0x00000717, 0x00000000}, // PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
+	{	0x00000718, 0x00000000}, // PHY_PLL_OBS_4:RD:16:16:=0x0000 PHY_PLL_OBS_3:RD:0:16:=0x0000
+//	{	0x00000719, 0x00010503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	{	0x00000719, 0x00000503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
+	{	0x0000071A, 0x027F6E00}, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
+	{	0x0000071B, 0x047F027F}, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
+	{	0x0000071C, 0x00027F6E}, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
+	{	0x0000071D, 0x00047F6E}, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
+	{	0x0000071E, 0x00030F68}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
+	{	0x0000071F, 0x00010F68}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
+	{	0x00000720, 0x00010F68}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
+	{	0x00000721, 0x00010F68}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
+	{	0x00000722, 0x00010F68}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
+	{	0x00000723, 0x00027F6E}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
+	{	0x00000724, 0x00010F68}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
+	{	0x00000725, 0x00027F6E}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
+	{	0x00000726, 0x00010F68}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
+	{	0x00000727, 0x00027F6E}, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
+	{	0x00000728, 0x00010F68}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
+	{	0x00000729, 0x00000000}, // PHY_ADRCTL_RX_CAL:RW:0:25:=0x00000000
+	{	0x0000072A, 0x00000000}, // PHY_ADRCTL_LP3_RX_CAL:RW:0:25:=0x00000000
+	{	0x0000072B, 0x00000000}, // PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
+	{	0x0000072C, 0x65000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
+	{	0x0000072D, 0x00000000}, // PHY_CAL_START_0:WR:8:1:=0x00 PHY_CAL_CLEAR_0:WR:0:1:=0x00
+	{	0x0000072E, 0x00000000}, // PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
+	{	0x0000072F, 0x00000608}, // PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
+	{	0x00000730, 0x00000000}, // PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
+	{	0x00000731, 0x00000000}, // PHY_CAL_RESULT2_OBS_0:RD:0:24:=0x000000
+	{	0x00000732, 0x00000000}, // PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
+	{	0x00000733, 0x00000000}, // PHY_AC_LPBK_OBS_SELECT:RW:0:5:=0x00
+	{	0x00000734, 0x00000000}, // PHY_AC_LPBK_ENABLE:RW:0:32:=0x00000000
+	{	0x00000735, 0x00000000}, // PHY_AC_LPBK_CONTROL:RW:0:9:=0x0000
+	{	0x00000736, 0x00000000}, // PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
+	{	0x00000737, 0x00000000}, // PHY_AC_CLK_LPBK_CONTROL:RW:24:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:16:=0x0000 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:4:=0x00
+	{	0x00000738, 0x00000000}, // PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
+	{	0x00000739, 0x00000000}, // PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
+	{	0x0000073A, 0x00000000}, // PHY_DDL_AC_MODE:RW:0:11:=0x0000
+};
+
+
+static const uint32_t DDR_PI_suresh[181][2] = 
+{
+
+	{	0x00000200, 0x00000B00}, // PI_VERSION:RD:16:16:=0x0000 PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
+	{	0x00000201, 0x00000100}, // PI_TCMD_GAP:RW:16:16:=0x0000 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x00
+//	{	0x00000202, 0x00000118}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00000118
+//	{	0x00000203, 0x0000008C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x008c
+//	{	0x00000204, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00006098
+//	{	0x00000205, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F1:RW:0:16:=0x304c
+//	{	0x00000206, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00006098
+//	{	0x00000207, 0x008C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
+	
+	{	0x00000202, 0x00000000}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00000118
+	{	0x00000203, 0x0000ffff}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x008c
+	{	0x00000204, 0x00000000}, // PI_TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00006098
+	{	0x00000205, 0x0000ffff}, // PI_TDFI_PHYMSTR_RESP_F1:RW:0:16:=0x304c
+	{	0x00000206, 0x00000000}, // PI_TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00006098
+	{	0x00000207, 0x008Cffff}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
+	
+	{	0x00000208, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
+	{	0x00000209, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
+	{	0x0000020A, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
+	{	0x0000020B, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
+	{	0x0000020C, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F1:RW:0:16:=0x304c
+	{	0x0000020D, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
+	{	0x0000020E, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
+	{	0x0000020F, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
+	{	0x00000210, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
+	{	0x00000211, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F2:RW:0:16:=0x304c
+	{	0x00000212, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
+	{	0x00000213, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
+	{	0x00000214, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
+	{	0x00000215, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
+	{	0x00000216, 0x00010000}, // PI_EXIT_AFTER_INIT_CALVL:RW_D:16:1:=0x01 PI_CONTROL_ERROR_STATUS:RD:0:9:=0x0000
+//	{	0x00000217, 0x00000005}, // PI_FREQ_MAP:RW:0:32:=0x00000007
+	{	0x00000217, 0x00000003}, // PI_FREQ_MAP:RW:0:32:=0x00000007
+//	{	0x00000218, 0x01000002}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
+	{	0x00000218, 0x01000001}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
+	{	0x00000219, 0x00000000}, // PI_SEQ1_PAT:RW:0:28:=0x00000000
+	{	0x0000021A, 0x00000000}, // PI_SEQ1_PAT_MASK:RW:0:28:=0x00000000
+	{	0x0000021B, 0x00000000}, // PI_SEQ2_PAT:RW:0:28:=0x00000000
+	{	0x0000021C, 0x00000000}, // PI_SEQ2_PAT_MASK:RW:0:28:=0x00000000
+	{	0x0000021D, 0x00000000}, // PI_SEQ3_PAT:RW:0:28:=0x00000000
+	{	0x0000021E, 0x00000000}, // PI_SEQ3_PAT_MASK:RW:0:28:=0x00000000
+	{	0x0000021F, 0x00000000}, // PI_SEQ4_PAT:RW:0:28:=0x00000000
+	{	0x00000220, 0x00000000}, // PI_SEQ4_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000221, 0x00000000}, // PI_SEQ5_PAT:RW:0:28:=0x00000000
+	{	0x00000222, 0x00000000}, // PI_SEQ5_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000223, 0x00000000}, // PI_SEQ6_PAT:RW:0:28:=0x00000000
+	{	0x00000224, 0x00000000}, // PI_SEQ6_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000225, 0x00000000}, // PI_SEQ7_PAT:RW:0:28:=0x00000000
+	{	0x00000226, 0x00000000}, // PI_SEQ7_PAT_MASK:RW:0:28:=0x00000000
+	{	0x00000227, 0x00000000}, // PI_SEQ8_PAT:RW:0:28:=0x00000000
+	{	0x00000228, 0x00000000}, // PI_SEQ8_PAT_MASK:RW:0:28:=0x00000000
+//	{	0x00000229, 0x0f000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
+//	{	0x00000229, 0x01000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
+	{	0x00000229, 0x05000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
+	{	0x0000022A, 0x08494925}, // PI_TMRR:RW:24:4:=0x08 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:16:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:8:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x25
+/*--150819
+	{	0x0000022B, 0x380E0C04}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
+	{	0x0000022C, 0x0002500E}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
+*/
+//150819->
+	{	0x0000022B, (PI_CASLAT_LIN<<24)|(PI_WRLAT<<16)|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
+	{	0x0000022C, 0x00020000|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
+//<-
+	{	0x0000022D, 0x00460003}, // PI_TREF_F0:RW:16:16:=0x0046 PI_TRFC_F0:RW:0:10:=0x0003
+	{	0x0000022E, 0x182600CF}, // PI_TREF_F1:RW:16:16:=0x1826 PI_TRFC_F1:RW:0:10:=0x00cf
+	{	0x0000022F, 0x182600CF}, // PI_TREF_F2:RW:16:16:=0x1826 PI_TRFC_F2:RW:0:10:=0x00cf
+	{	0x00000230, 0x00000005}, // PI_SWLVL_OP_DONE:RD:24:1:=0x00 PI_SWLVL_LOAD:WR:16:1:=0x00 PI_TREF_INTERVAL:RW:0:16:=0x0005
+	{	0x00000231, 0x00000000}, // PI_SW_WRLVL_RESP_3:RD:24:1:=0x00 PI_SW_WRLVL_RESP_2:RD:16:1:=0x00 PI_SW_WRLVL_RESP_1:RD:8:1:=0x00 PI_SW_WRLVL_RESP_0:RD:0:1:=0x00
+	{	0x00000232, 0x00000000}, // PI_SW_RDLVL_RESP_3:RD:24:2:=0x00 PI_SW_RDLVL_RESP_2:RD:16:2:=0x00 PI_SW_RDLVL_RESP_1:RD:8:2:=0x00 PI_SW_RDLVL_RESP_0:RD:0:2:=0x00
+	{	0x00000233, 0x00000000}, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
+	{	0x00000234, 0x00000000}, // PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_RD_SLICE_0:WR:8:1:=0x00 PI_SWLVL_WR_SLICE_0:WR:0:1:=0x00
+	{	0x00000235, 0x00000000}, // PI_SWLVL_RD_SLICE_2:WR:24:1:=0x00 PI_SWLVL_WR_SLICE_2:WR:16:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:8:2:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
+	{	0x00000236, 0x00000000}, // PI_SW_WDQLVL_RESP_3:RD:24:2:=0x00 PI_SWLVL_RD_SLICE_3:WR:16:1:=0x00 PI_SWLVL_WR_SLICE_3:WR:8:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:0:2:=0x00
+	{	0x00000237, 0x00000000}, // PI_SWLVL_SM2_RD:WR:24:1:=0x00 PI_SWLVL_SM2_WR:WR:16:1:=0x00 PI_SWLVL_SM2_START:WR:8:1:=0x00 PI_SW_WDQLVL_VREF:RW:0:7:=0x00
+	{	0x00000238, 0x01000000}, // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_SRE_PERIOD_EN:RW:16:1:=0x00 PI_DFS_PERIOD_EN:RW:8:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:0:1:=0x00
+	{	0x00000239, 0x00040404}, // PI_WRLVL_REQ:WR:24:1:=0x00 PI_TDFI_CTRL_DELAY_F2:RW_D:16:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x04
+	{	0x0000023A, 0x01280A00}, // PI_WRLVL_EN:RW:24:2:=0x01 PI_WLMRD:RW:16:6:=0x28 PI_WLDQSEN:RW:8:6:=0x0a PI_WRLVL_CS:RW:0:2:=0x00
+	{	0x0000023B, 0x00000000}, // PI_WRLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WRLVL_PERIODIC:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000023C, 0x00030000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000023C, 0x00010000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000023D, 0x00001440}, // PI_TDFI_WRLVL_WW:RW:8:10:=0x0014 PI_TDFI_WRLVL_EN:RW:0:8:=0x03
+	{	0x0000023E, 0x00000000}, // PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
+	{	0x0000023F, 0x00000000}, // PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
+	{	0x00000240, 0x00060102}, // PI_TODTL_2CMD_F0:RW:24:8:=0x00 PI_WRLVL_EN_DEASSERT_2_MRR:RW:16:5:=0x06 PI_WRLVL_MRR_DQ_RETURN_HIZ:RW:8:1:=0x01 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
+	{	0x00000241, 0x00010001}, // PI_TODTL_2CMD_F2:RW:24:8:=0x00 PI_ODT_EN_F1:RW:16:1:=0x01 PI_TODTL_2CMD_F1:RW:8:8:=0x00 PI_ODT_EN_F0:RW:0:1:=0x01
+	{	0x00000242, 0x01000101}, // PI_ODT_RD_MAP_CS0:RW:24:4:=0x01 PI_TODTH_RD:RW:16:4:=0x00 PI_TODTH_WR:RW:8:4:=0x01 PI_ODT_EN_F2:RW:0:1:=0x01
+	{	0x00000243, 0x04020201}, // PI_ODT_RD_MAP_CS2:RW:24:4:=0x04 PI_ODT_WR_MAP_CS1:RW:16:4:=0x02 PI_ODT_RD_MAP_CS1:RW:8:4:=0x02 PI_ODT_WR_MAP_CS0:RW:0:4:=0x01
+	{	0x00000244, 0x00080804}, // PI_EN_ODT_ASSERT_EXCEPT_RD:RW:24:1:=0x00 PI_ODT_WR_MAP_CS3:RW:16:4:=0x08 PI_ODT_RD_MAP_CS3:RW:8:4:=0x08 PI_ODT_WR_MAP_CS2:RW:0:4:=0x04
+	{	0x00000245, 0x00000000}, // PI_TODTON_MIN_F1:RW:24:4:=0x00 PI_ODTLON_F1:RW:16:4:=0x00 PI_TODTON_MIN_F0:RW:8:4:=0x00 PI_ODTLON_F0:RW:0:4:=0x00
+	{	0x00000246, 0x08030000}, // PI_WR_TO_ODTH_F1:RW:24:6:=0x08 PI_WR_TO_ODTH_F0:RW:16:6:=0x03 PI_TODTON_MIN_F2:RW:8:4:=0x00 PI_ODTLON_F2:RW:0:4:=0x00
+	{	0x00000247, 0x15150408}, // PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
+	{	0x00000248, 0x00000000}, // PI_RDLVL_SEQ_EN:RW:24:4:=0x00 PI_RDLVL_CS:RW:16:2:=0x00 PI_RDLVL_GATE_REQ:WR:8:1:=0x00 PI_RDLVL_REQ:WR:0:1:=0x00
+	{	0x00000249, 0x00000000}, // PI_RDLVL_GATE_PERIODIC:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_PERIODIC:RW:8:1:=0x00 PI_RDLVL_GATE_SEQ_EN:RW:0:4:=0x00
+	{	0x0000024A, 0x00000000}, // PI_RDLVL_GATE_ROTATE:RW:24:1:=0x00 PI_RDLVL_ROTATE:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
+//	{	0x0000024B, 0x001E0303}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
+	{	0x0000024B, 0x001E0101}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
+	{	0x0000024C, 0x00000000}, // PI_TDFI_RDLVL_RESP:RW:0:32:=0x00000000
+//	{	0x0000024D, 0x01010300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
+//	{	0x0000024D, 0x01000300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000024D, 0x01000100}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x0000024E, 0x00000000}, // PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
+	{	0x0000024F, 0x00000000}, // PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:2:=0x00
+	{	0x00000250, 0x01000000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+	{	0x00000251, 0x00010101}, // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
+/*--150819
+	{	0x00000252, 0x000E0E05}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
+	{	0x00000253, 0x000C0C02}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
+*/
+//150819->
+	{	0x00000252, (PI_RDLAT_ADJ<<16)|(PI_RDLAT_ADJ<<8)|(PI_RDLAT_ADJ<<0)}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
+	{	0x00000253, (PI_WRLAT_ADJ<<16)|(PI_WRLAT_ADJ<<8)|(PI_WRLAT_ADJ<<0)}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
+//<-
+	{	0x00000254, 0x02060601}, // PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
+	{	0x00000255, 0x00000000}, // RESERVED:RW:24:4:=0x00 RESERVED:RW:16:1:=0x00 PI_CALVL_CS:RW:8:2:=0x00 PI_CALVL_REQ:WR:0:1:=0x00
+	{	0x00000256, 0x00000003}, // PI_CALVL_ROTATE:RW:24:1:=0x00 PI_CALVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_CALVL_PERIODIC:RW:8:1:=0x00 PI_CALVL_SEQ_EN:RW:0:2:=0x03
+//	{	0x00000257, 0x00181703}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+	{	0x00000257, 0x00181701}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
+	{	0x00000258, 0x00280006}, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
+	{	0x00000259, 0x00280016}, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
+	{	0x0000025A, 0x00000016}, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
+	{	0x0000025B, 0x00000000}, // PI_TDFI_CALVL_RESP:RW:0:32:=0x00000000
+	{	0x0000025C, 0x00000000}, // PI_TDFI_CALVL_MAX:RW:0:32:=0x00000000
+	{	0x0000025D, 0x00000000}, // PI_CALVL_ERROR_STATUS:RD:16:2:=0x00 PI_CALVL_EN:RW:8:2:=0x01 PI_CALVL_RESP_MASK:RW:0:1:=0x00
+	{	0x0000025E, 0x140A0000}, // PI_TCAMRD:RW:24:6:=0x14 PI_TCACKEL:RW:16:5:=0x0a PI_CALVL_INTERVAL:RW:0:16:=0x0000
+	{	0x0000025F, 0x00FF010A}, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
+	{	0x00000260, 0x03018D03}, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
+	{	0x00000261, 0x000A018D}, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
+	{	0x00000262, 0x00060100}, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
+	{	0x00000263, 0x01000006}, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
+	{	0x00000264, 0x018E018E}, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
+	{	0x00000265, 0x018E0100}, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
+	{	0x00000266, 0x0F0F018E}, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
+	{	0x00000267, 0x10010204}, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
+	{	0x00000268, 0x09090605}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+//	{	0x00000268, 0x090906ff}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
+	{	0x00000269, 0x20000202}, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
+	{	0x0000026A, 0x00201000}, // PI_TDFI_INIT_START_F1:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F0:RW:0:16:=0x1000
+	{	0x0000026B, 0x00201000}, // PI_TDFI_INIT_START_F2:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F1:RW:0:16:=0x1000
+	{	0x0000026C, 0x04041000}, // PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:24:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:16:8:=0x04 PI_TDFI_INIT_COMPLETE_F2:RW:0:16:=0x1000
+	{	0x0000026D, 0x18020100}, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
+	{	0x0000026E, 0x00010118}, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
+	{	0x0000026F, 0x004B004A}, // PI_TDFI_WDQLVL_RW:RW:16:10:=0x004b PI_TDFI_WDQLVL_WR:RW:0:10:=0x004a
+//	{	0x00000270, 0x0F010000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x00000270, 0x0F050000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
+	{	0x00000271, 0x0102040F}, // PI_WDQLVL_VREF_DELTA:RW:24:4:=0x01 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_VREF_INITIAL_STOP_POINT:RW:0:7:=0x1e
+	{	0x00000272, 0x34000000}, // PI_TDFI_WDQLVL_EN:RW:24:8:=0x34 PI_WDQLVL_CS:RW:16:2:=0x00 PI_WDQLVL_REQ:WR:8:1:=0x00 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
+	{	0x00000273, 0x00000000}, // PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
+	{	0x00000274, 0x00000000}, // PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
+	{	0x00000275, 0x00010000}, // PI_WDQLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WDQLVL_EN:RW:16:2:=0x01 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000
+
+// 150819 :
+	{	0x00000276, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|0x00}, // PI_MR3_DATA_F0_0:RW+:24:8:=0x31 PI_MR2_DATA_F0_0:RW+:16:8:=0x00 PI_MR1_DATA_F0_0:RW+:8:8:=0x00 PI_WDQLVL_ERROR_STATUS:RD:0:2:=0x00
+	{	0x00000277, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F1_0:RW+:24:8:=0x50 PI_MR14_DATA_F0_0:RW+:16:8:=0x11 PI_MR12_DATA_F0_0:RW+:8:8:=0x11 PI_MR11_DATA_F0_0:RW+:0:8:=0x00
+	{	0x00000278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F1_0:RW+:24:8:=0x11 PI_MR11_DATA_F1_0:RW+:16:8:=0x00 PI_MR3_DATA_F1_0:RW+:8:8:=0x31 PI_MR2_DATA_F1_0:RW+:0:8:=0x2d
+	{	0x00000279, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F2_0:RW+:24:8:=0x31 PI_MR2_DATA_F2_0:RW+:16:8:=0x2d PI_MR1_DATA_F2_0:RW+:8:8:=0x50 PI_MR14_DATA_F1_0:RW+:0:8:=0x11
+	{	0x0000027A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR13_DATA_0:RW+:24:8:=0x00 PI_MR14_DATA_F2_0:RW+:16:8:=0x11 PI_MR12_DATA_F2_0:RW+:8:8:=0x11 PI_MR11_DATA_F2_0:RW+:0:8:=0x00
+	{	0x0000027B, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F0_1:RW+:24:8:=0x00 PI_MR3_DATA_F0_1:RW+:16:8:=0x31 PI_MR2_DATA_F0_1:RW+:8:8:=0x00 PI_MR1_DATA_F0_1:RW+:0:8:=0x00
+	{	0x0000027C, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F1_1:RW+:24:8:=0x2d PI_MR1_DATA_F1_1:RW+:16:8:=0x50 PI_MR14_DATA_F0_1:RW+:8:8:=0x11 PI_MR12_DATA_F0_1:RW+:0:8:=0x11
+	{	0x0000027D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F1_1:RW+:24:8:=0x11 PI_MR12_DATA_F1_1:RW+:16:8:=0x11 PI_MR11_DATA_F1_1:RW+:8:8:=0x00 PI_MR3_DATA_F1_1:RW+:0:8:=0x31
+	{	0x0000027E, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F2_1:RW+:24:8:=0x00 PI_MR3_DATA_F2_1:RW+:16:8:=0x31 PI_MR2_DATA_F2_1:RW+:8:8:=0x2d PI_MR1_DATA_F2_1:RW+:0:8:=0x50
+	{	0x0000027F, (PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR1_DATA_F0_2:RW+:24:8:=0x00 PI_MR13_DATA_1:RW+:16:8:=0x00 PI_MR14_DATA_F2_1:RW+:8:8:=0x11 PI_MR12_DATA_F2_1:RW+:0:8:=0x11
+	{	0x00000280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F0_2:RW+:24:8:=0x11 PI_MR11_DATA_F0_2:RW+:16:8:=0x00 PI_MR3_DATA_F0_2:RW+:8:8:=0x31 PI_MR2_DATA_F0_2:RW+:0:8:=0x00
+	{	0x00000281, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F1_2:RW+:24:8:=0x31 PI_MR2_DATA_F1_2:RW+:16:8:=0x2d PI_MR1_DATA_F1_2:RW+:8:8:=0x50 PI_MR14_DATA_F0_2:RW+:0:8:=0x11
+	{	0x00000282, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F2_2:RW+:24:8:=0x50 PI_MR14_DATA_F1_2:RW+:16:8:=0x11 PI_MR12_DATA_F1_2:RW+:8:8:=0x11 PI_MR11_DATA_F1_2:RW+:0:8:=0x00
+	{	0x00000283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F2_2:RW+:24:8:=0x11 PI_MR11_DATA_F2_2:RW+:16:8:=0x00 PI_MR3_DATA_F2_2:RW+:8:8:=0x31 PI_MR2_DATA_F2_2:RW+:0:8:=0x2d
+	{	0x00000284, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0)}, // PI_MR2_DATA_F0_3:RW+:24:8:=0x00 PI_MR1_DATA_F0_3:RW+:16:8:=0x00 PI_MR13_DATA_2:RW+:8:8:=0x00 PI_MR14_DATA_F2_2:RW+:0:8:=0x11
+	{	0x00000285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F0_3:RW+:24:8:=0x11 PI_MR12_DATA_F0_3:RW+:16:8:=0x11 PI_MR11_DATA_F0_3:RW+:8:8:=0x00 PI_MR3_DATA_F0_3:RW+:0:8:=0x31
+	{	0x00000286, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F1_3:RW+:24:8:=0x00 PI_MR3_DATA_F1_3:RW+:16:8:=0x31 PI_MR2_DATA_F1_3:RW+:8:8:=0x2d PI_MR1_DATA_F1_3:RW+:0:8:=0x50
+	{	0x00000287, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F2_3:RW+:24:8:=0x2d PI_MR1_DATA_F2_3:RW+:16:8:=0x50 PI_MR14_DATA_F1_3:RW+:8:8:=0x11 PI_MR12_DATA_F1_3:RW+:0:8:=0x11
+	{	0x00000288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F2_3:RW+:24:8:=0x11 PI_MR12_DATA_F2_3:RW+:16:8:=0x11 PI_MR11_DATA_F2_3:RW+:8:8:=0x00 PI_MR3_DATA_F2_3:RW+:0:8:=0x31
+	{	0x00000289, 0x00020000                              |(PI_MR13<<0)}, // PI_ROW_DIFF:RW:16:3:=0x02 PI_BANK_DIFF:RW:8:2:=0x00 PI_MR13_DATA_3:RW+:0:8:=0x00
+
+//150819-> //F0-F2 have same value
+	{	0x0000028A, (PI_TFC<<16)|(PI_TFC<<0)}, // PI_TFC_F1:RW:16:10:=0x018d PI_TFC_F0:RW:0:10:=0x0005
+	{	0x0000028B, (PI_TRTP<<24)|(PI_TCCD<<16)|(PI_TFC<<0)}, // PI_TRTP_F0:RW:24:4:=0x08 PI_TCCD:RW:16:5:=0x08 PI_TFC_F2:RW:0:10:=0x018d
+	{	0x0000028C, (PI_TWR<<24) |(PI_TWTR<<16)|(PI_TRCD<<8)|(PI_TRP<<0)}, // PI_TWR_F0:RW:24:6:=0x04 PI_TWTR_F0:RW:16:6:=0x06 PI_TRCD_F0:RW:8:8:=0x04 PI_TRP_F0:RW:0:8:=0x03
+	{	0x0000028D, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F0:RW:24:8:=0x03 PI_TRAS_MAX_F0:RW:0:17:=0x000578
+	{	0x0000028E, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F0:RW:24:8:=0x0a PI_TMRD_F0:RW:16:6:=0x0a PI_TCCDMW_F0:RW:8:6:=0x20 PI_TDQSCK_MAX_F0:RW:0:4:=0x01
+	{	0x0000028F, (PI_TWTR<<24) | (PI_TRCD<<16)|(PI_TRP<<8)   |(PI_TRTP<<0)}, // PI_TWTR_F1:RW:24:6:=0x12 PI_TRCD_F1:RW:16:8:=0x1d PI_TRP_F1:RW:8:8:=0x22 PI_TRTP_F1:RW:0:4:=0x0c
+	{	0x00000290, (PI_TRAS_MAX<<8) | (PI_TWR<<0)}, // PI_TRAS_MAX_F1:RW:8:17:=0x01b207 PI_TWR_F1:RW:0:6:=0x1f
+	{	0x00000291, (PI_TMRD<<24) | (PI_TCCDMW<<16) | (PI_TDQSCK_MAX<<8)|(PI_TRAS_MIN<<0)}, // PI_TMRD_F1:RW:24:6:=0x17 PI_TCCDMW_F1:RW:16:6:=0x20 PI_TDQSCK_MAX_F1:RW:8:4:=0x06 PI_TRAS_MIN_F1:RW:0:8:=0x43
+	{	0x00000292, (PI_TRCD<<24) | (PI_TRP<<16) | (PI_TRTP<<8)|(PI_TMRW<<0)}, // PI_TRCD_F2:RW:24:8:=0x1d PI_TRP_F2:RW:16:8:=0x22 PI_TRTP_F2:RW:8:4:=0x0c PI_TMRW_F1:RW:0:8:=0x0a
+	{	0x00000293, (PI_TWR<<8)|(PI_TWTR<<0)}, // PI_TWR_F2:RW:8:6:=0x1f PI_TWTR_F2:RW:0:6:=0x12
+	{	0x00000294, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F2:RW:24:8:=0x43 PI_TRAS_MAX_F2:RW:0:17:=0x01b207
+	{	0x00000295, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F2:RW:24:8:=0x0a PI_TMRD_F2:RW:16:6:=0x17 PI_TCCDMW_F2:RW:8:6:=0x20 PI_TDQSCK_MAX_F2:RW:0:4:=0x06	
+//<-
+	{	0x00000296, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x00000297, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x00000298, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x00000299, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x0000029A, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
+	{	0x0000029B, 0x00000000}, // PI_INT_STATUS:RD:0:17:=0x000000
+	{	0x0000029C, 0x00000000}, // PI_INT_ACK:WR:0:16:=0x0000
+	{	0x0000029D, 0x00000000}, // PI_INT_MASK:RW:0:17:=0x000000
+	{	0x0000029E, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x0000029F, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x000002A0, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x000002A1, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
+	{	0x000002A2, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A3, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A4, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A5, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
+	{	0x000002A6, 0x00000000}, // PI_BIST_FAIL_ADDR:RD:0:34:=0x00000000
+	{	0x000002A7, 0x01000400}, // PI_CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:34:=0x00
+	{	0x000002A8, 0x00008C00}, // PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
+	{	0x000002A9, 0x00000578}, // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
+	{	0x000002AA, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
+	{	0x000002AB, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
+	{	0x000002AC, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
+	{	0x000002AD, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
+	{	0x000002AE, 0x04000001}, // PI_ADDR_SPACE:RW:24:6:=0x08 PI_BIST_RESULT:RD:16:2:=0x00 PI_BIST_GO:WR:8:1:=0x00 PI_UPDATE_ERROR_STATUS:RD:0:7:=0x00
+	{	0x000002AF, 0x00000001}, // PI_BIST_ADDR_CHECK:RW:8:1:=0x01 PI_BIST_DATA_CHECK:RW:0:1:=0x00
+	{	0x000002B0, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00000000
+	{	0x000002B1, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00
+//	{	0x000002B2, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+//	{	0x000002B3, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+	{	0x000002B2, 0xFFFFFFff}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+	{	0x000002B3, 0xFFFFFFFF}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
+	{	0x000002B4, 0x00000001}, // PI_COL_DIFF:RW:0:4:=0x01
+};
+
+
+
+static const uint32_t DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[DDR_PHY_PVT_OVERWRITE_NUM][2] = 
+{
+	
+// By JTAG
+	{	0x0000071E, ((0x31 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_FDBK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x0000071F, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DATA_TERM:RW+:0:17:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000720, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DQS_TERM:RW+:0:17:=  pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000721, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_ADDR_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000722, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CLK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000724, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CKE_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000726, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_RST_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+	{	0x00000728, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CS_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
+
+};
+
+#ifdef BOARD_SALVATOR_M
+static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
+{
+	{	0x00000420, 0x30671254}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+0) SDRAM 30671254 : 10011010 : 9A
+	{	0x000004A0, 0x26541037}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+16)SDRAM 26541037 : 00101011 : 2B
+	{	0x00000520, 0x17054623}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+8) SDRAM 17054623 : 11010001 : D1
+	{	0x000005A0, 0x12307645}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+24)SDRAM 12307645 : 10101001 : A9
+//	{	0x0000061C, 0x00305142}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC305142   -> DRAM 5-0
+	{	0x0000061C, 0x00315024}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC305142   -> DRAM 5-0
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 2
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1 CALVL needs CS2 patch!!
+	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)
+	{	0x0000040E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
+{
+	{	0x00000420, 0x70613542}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+0) SDRAM 70613542 : 10011100 : 9C
+	{	0x000004A0, 0x16245307}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+8) SDRAM 16245307 : 10001101 : 8D
+	{	0x00000520, 0x30712645}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+16)SDRAM 30712645 : 10110001 : B1
+	{	0x000005A0, 0x21706354}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+24)SDRAM 21706354 : 01100110 : 66
+//	{	0x0000061C, 0x00310425}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC310425-> DRAM 5-0
+	{	0x0000061C, 0x00025143}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC310425-> DRAM 5-0
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)	
+	{	0x0000040E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+};
+
+static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
+{
+	{	0x00000420, 0x70613542}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+8) SDRAM 70613542 : 10011100 : 9C
+	{	0x000004A0, 0x16245307}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+0) SDRAM 16245307 : 10001101 : 8D
+	{	0x00000520, 0x30712645}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+24)SDRAM 30712645 : 10110001 : B1
+	{	0x000005A0, 0x21706354}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+16)SDRAM 21706354 : 01100110 : 66
+//	{	0x0000061C, 0x00503421}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC503421-> DRAM 5-0
+	{	0x0000061C, 0x00523104}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC503421-> DRAM 5-0
+	{	0x0000060C, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 1
+	{	0x0000060D, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
+	{	0x0000060E, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 3
+	{	0x0000060F, 0x01543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 2
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)		
+	{	0x0000040E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
+{
+	{	0x00000420, 0x30671254}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+8) SDRAM : 30671254 : 10011010 : 9A
+	{	0x000004A0, 0x26541037}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+24)SDRAM : 26541037 : 00101011 : 2B
+	{	0x00000520, 0x17054623}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+0) SDRAM : 17054623 : 11010001 : D1
+	{	0x000005A0, 0x12307645}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+16)SDRAM : 12307645 : 10101001 : A9
+//	{	0x0000061C, 0x00423051}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC423051 -> DRAM
+	{	0x0000061C, 0x00153402}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC423051 -> DRAM
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 3 CALVL need CS2 patch
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 1
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)			
+	{	0x0000040E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+#endif	//BOARD_SALVATOR_M
+#ifdef BOARD_SALVATOR_X
+static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
+{
+	{	0x00000420, 0x20741365}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 20741365 : 00101101 : 2d -> d2
+	{	0x000004A0, 0x34256107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34256107 : 10010101 : 95 -> 6a
+	{	0x00000520, 0x57460321}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 57460321 : 11000101 : c5 -> 3a
+	{	0x000005A0, 0x70614532}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 70614532 : 10010110 : 96 -> 69
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)
+	{	0x0000040E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
+{
+	{	0x00000420, 0x23547610}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 23547610 : 01101010 : 6a -> 95
+	{	0x000004A0, 0x34526107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34526107 : 10100101 : a5 -> 5a
+	{	0x00000520, 0x67452310}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 67452310 : 01010110 : 56 -> a9
+	{	0x000005A0, 0x32106754}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 32106754 : 10100110 : a6 -> 59
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+//	{	0x0000060C, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
+//	{	0x0000060D, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
+//	{	0x0000060E, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
+////	{	0x0000060F, 0x02543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+//	{	0x0000060F, 0x01543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+
+//	{	0x0000061C, 0x00dcba98}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
+	{	0x0000060D, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
+	{	0x0000060E, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
+	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+//	{	0x0000060F, 0x01dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
+
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)	
+	{	0x0000040E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+};
+
+static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
+{
+	{	0x00000420, 0x30216754}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 30216754 : 10010110 : 96 -> 69
+	{	0x000004A0, 0x67453210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 67453210 : 01011010 : 5a -> a5
+	{	0x00000520, 0x70165243}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 70165243 : 10101001 : a9 -> 56
+	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 07162345 : 01100101 : 65 -> 9a
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)		
+	{	0x0000040E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+
+static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
+{
+	{	0x00000420, 0x01327654}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01327654 : 01101010 : 6a -> 95
+	{	0x000004A0, 0x70615432}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM : 70615432 : 10011010 : 9a -> 65
+	{	0x00000520, 0x54760123}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM : 54760123 : 10100101 : a5 -> 5a
+	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM : 07162345 : 01100101 : 65 -> 9a
+	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
+	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
+	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
+	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
+	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
+	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
+//	{	0x0000040E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+//	{	0x0000048E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+//	{	0x0000050E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+//	{	0x0000058E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
+	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)			
+	{	0x0000040E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
+	{	0x0000048E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
+	{	0x0000050E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
+	{	0x0000058E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
+};
+#endif	//BOARD_SALVATOR_X
+#ifdef BOARD_KRIEK
+static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
+{
+	{	0x00000420,	0x01672543}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01672543 : 01101010 : 6a -> 95
+	{	0x000004A0,	0x45361207},
+	{	0x00000520,	0x45632107},
+	{	0x000005A0,	0x60715234},
+	{	0x0000061C,	0x00345201}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 345201
+	{	0x0000060C,	0x00543210},
+	{	0x0000060D,	0x00543210},
+	{	0x0000060E,	0x00543210},
+	{	0x0000060F,	0x01543210},
+	{	0x00000250,	0x01080000},
+	{	0x0000040E,	0xaa965a3c},
+	{	0x0000048E,	0xaa965a3c},
+	{	0x0000050E,	0xaac55a3c},
+	{	0x0000058E,	0xaac55a3c},
+};
+
+static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
+{
+	{	0x00000420,	0x01672543}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01672543 : 01101010 : 6a -> 95
+	{	0x000004A0,	0x45361207},
+	{	0x00000520,	0x45632107},
+	{	0x000005A0,	0x60715234},
+	{	0x0000061C,	0x00345201}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 345201
+	{	0x0000060C,	0x00543210},
+	{	0x0000060D,	0x00543210},
+	{	0x0000060E,	0x00543210},
+	{	0x0000060F,	0x01543210},
+	{	0x00000250,	0x01080000},
+	{	0x0000040E,	0xaa965a3c},
+	{	0x0000048E,	0xaa965a3c},
+	{	0x0000050E,	0xaac55a3c},
+	{	0x0000058E,	0xaac55a3c},
+};
+
+static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
+{
+	{	0x00000420,	0x01672543},
+	{	0x000004A0,	0x45361207},
+	{	0x00000520,	0x45632107},
+	{	0x000005A0,	0x60715234},
+	{	0x0000061C,	0x00302154}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 302154
+	{	0x0000060C,	0x00DCBA98},
+	{	0x0000060D,	0x00DCBA98},
+	{	0x0000060E,	0x00DCBA98},
+	{	0x0000060F,	0x01DCBA98},
+	{	0x00000250,	0x01080000},
+	{	0x0000040E,	0xaa965a3c},
+	{	0x0000048E,	0xaa965a3c},
+	{	0x0000050E,	0xaac55a3c},
+	{	0x0000058E,	0xaac55a3c},
+};
+
+static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
+{
+	{	0x00000420,	0x01672543},
+	{	0x000004A0,	0x45361207},
+	{	0x00000520,	0x45632107},
+	{	0x000005A0,	0x60715234},
+	{	0x0000061C,	0x00302154}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 302154
+	{	0x0000060C,	0x00DCBA98},
+	{	0x0000060D,	0x00DCBA98},
+	{	0x0000060E,	0x00DCBA98},
+	{	0x0000060F,	0x01DCBA98},
+	{	0x00000250,	0x01080000},
+	{	0x0000040E,	0xaa965a3c},
+	{	0x0000048E,	0xaa965a3c},
+	{	0x0000050E,	0xaac55a3c},
+	{	0x0000058E,	0xaac55a3c},
+};
+#endif	// BOARD_KRIEK
+
+static const uint32_t DDR_CA_DELAY[7][2] = 
+{
+	{	0x0000061F, 0x0002A06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02A002A0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02A002A0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002A0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002A003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02A002A0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002A0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+
+static const uint32_t DDR_CA_DELAY_CH0[7][2] = 
+{
+	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+static const uint32_t DDR_CA_DELAY_CH1[7][2] = 
+{
+	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002D003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02D002D0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002D0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+static const uint32_t DDR_CA_DELAY_CH2[7][2] = 
+{
+	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+static const uint32_t DDR_CA_DELAY_CH3[7][2] = 
+{
+	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
+	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
+	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
+	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
+	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
+	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
+	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
+};
+
+#endif /* __INIT_DRAM_TBL_ */
diff --git a/plat/renesas/rcar/ddr/boot_init_dram.c b/plat/renesas/rcar/ddr/boot_init_dram.c
new file mode 100644
index 0000000..c1c234f
--- /dev/null
+++ b/plat/renesas/rcar/ddr/boot_init_dram.c
@@ -0,0 +1,126 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <stdint.h>
+#include <debug.h>
+#include <mmio.h>
+#include "boot_init_dram.h"
+#if RCAR_LSI == 0	/* H3 */
+  #include "H3/ES10/boot_init_dram_h3_es10.h"
+  #include "H3/WS11/boot_init_dram_h3_ws11.h"
+#endif
+#if RCAR_LSI == 1	/* M3 */
+
+#endif
+
+ /* Product Register */
+#define PRR			(0xFFF00044U)
+#define PRR_PRODUCT_MASK	(0x00007F00U)
+#define PRR_CUT_MASK		(0x000000FFU)
+#define PRR_PRODUCT_H3		(0x00004F00U)           /* R-Car H3 */
+#define PRR_PRODUCT_M3		(0x00005200U)           /* R-Car M3 */
+#define PRR_PRODUCT_10		(0x00U)
+#define PRR_PRODUCT_11		(0x01U)
+
+#define PRR_PRODUCT_ERR(reg)	do{\
+				ERROR("LSI Product ID(PRR=0x%x) DDR "\
+				"initialize not supported.\n",reg);\
+				panic();\
+				}while(0)
+#define PRR_CUT_ERR(reg)	do{\
+				ERROR("LSI Cut ID(PRR=0x%x) DDR "\
+				"initialize not supported.\n",reg);\
+				panic();\
+				}while(0)
+
+void InitDram(void)
+{
+	uint32_t reg;
+
+	reg = mmio_read_32(PRR);
+#if RCAR_LSI_CUT_COMPAT
+	switch (reg & PRR_PRODUCT_MASK) {
+	case PRR_PRODUCT_H3:
+#if RCAR_LSI != RCAR_H3
+		PRR_PRODUCT_ERR(reg);
+#else
+		switch (reg & PRR_CUT_MASK) {
+		case PRR_PRODUCT_10:
+			InitDram_h3_es10();
+			break;
+		case PRR_PRODUCT_11:
+			InitDram_h3_ws11();
+			break;
+		default:
+			PRR_CUT_ERR(reg);
+			break;
+		}
+#endif
+		break;
+	case PRR_PRODUCT_M3:
+#if RCAR_LSI != RCAR_M3
+		PRR_PRODUCT_ERR(reg);
+#else
+		PRR_PRODUCT_ERR(reg);
+#endif
+		break;
+	default:
+		PRR_PRODUCT_ERR(reg);
+		break;
+	}
+#else
+ #if RCAR_LSI == RCAR_H3	/* H3 */
+  #if RCAR_LSI_CUT == RCAR_CUT_10
+	/* H3 Cut 10 */
+	if ((PRR_PRODUCT_H3 | PRR_PRODUCT_10)
+			!= (reg & (PRR_PRODUCT_MASK | PRR_CUT_MASK))) {
+		PRR_PRODUCT_ERR(reg);
+	}
+	InitDram_h3_es10();
+  #elif RCAR_LSI_CUT == RCAR_CUT_11
+	/* H3 Cut 11 */
+	if ((PRR_PRODUCT_H3 | PRR_PRODUCT_11)
+			!= (reg & (PRR_PRODUCT_MASK | PRR_CUT_MASK))) {
+		PRR_PRODUCT_ERR(reg);
+	}
+	InitDram_h3_ws11();
+  #else
+   #error "Don't have DDR initialize routine(H3)."
+  #endif
+ #elif RCAR_LSI == RCAR_M3	/* M3 */
+  #error "Don't have DDR initialize routine(M3)."
+ #else
+  #error "Don't have DDR initialize routine(M3)."
+ #endif
+#endif
+}
+
+
diff --git a/plat/renesas/rcar/ddr/boot_init_dram.h b/plat/renesas/rcar/ddr/boot_init_dram.h
new file mode 100644
index 0000000..c631ec1
--- /dev/null
+++ b/plat/renesas/rcar/ddr/boot_init_dram.h
@@ -0,0 +1,37 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef __BOOT_INIT_DRAM_H_
+#define __BOOT_INIT_DRAM_H_
+
+extern void InitDram(void);
+
+#endif /* __BOOT_INIT_DRAM_H_ */
diff --git a/plat/renesas/rcar/ddr/ddr.mk b/plat/renesas/rcar/ddr/ddr.mk
new file mode 100644
index 0000000..a6dfeb2
--- /dev/null
+++ b/plat/renesas/rcar/ddr/ddr.mk
@@ -0,0 +1,55 @@
+#
+# Copyright (c) 2015-2016, Renesas Electronics Corporation
+# All rights reserved.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are met:
+#
+#   - Redistributions of source code must retain the above copyright notice,
+#     this list of conditions and the following disclaimer.
+#
+#   - Redistributions in binary form must reproduce the above copyright
+#     notice, this list of conditions and the following disclaimer in the
+#     documentation and/or other materials provided with the distribution.
+#
+#   - Neither the name of Renesas nor the names of its contributors may be
+#     used to endorse or promote products derived from this software without
+#     specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
+# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+# POSSIBILITY OF SUCH DAMAGE.
+#
+
+ifdef RCAR_LSI_CUT_COMPAT
+  ifeq (${RCAR_LSI},${RCAR_H3})
+    BL2_SOURCES += plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
+    BL2_SOURCES += plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
+  endif
+  ifeq (${RCAR_LSI},${RCAR_M3})
+    $(error "Error: ${LSI} is not supported.")
+  endif
+else
+  ifeq (${RCAR_LSI},${RCAR_H3})
+    ifeq (${LSI_CUT},10)
+      BL2_SOURCES += plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
+    endif
+    ifeq (${LSI_CUT},11)
+      BL2_SOURCES += plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
+    endif
+  endif
+  ifeq (${RCAR_LSI},${RCAR_M3})
+    $(error "Error: ${LSI} is not supported.")
+  endif
+endif
+
+
+BL2_SOURCES += plat/renesas/rcar/ddr/boot_init_dram.c
-- 
1.9.1

