#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue May 06 18:09:01 2014
# Process ID: 81512
# Log file: D:/minibench/scgra/cgra2x2_verify/planAhead.log
# Journal file: D:/minibench/scgra/cgra2x2_verify\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
open_project {D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/EDA/14.7/ISE_DS/ISE/'
open_project: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 482.730 ; gain = 133.773
update_compile_order -fileset sources_1
launch_isim -simset sim_1 -mode behavioral
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/rom01.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/addr_buffer1.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/addr_buffer0.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/rom10.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/rom11.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/rom00.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/data_buffer1.mif'
Exported 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/data_buffer0.mif'
Running: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o top_testbench.exe --prj D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/top_testbench.prj -top work.top_testbench -top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/MulAdd.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13/TrueDualPortBram256.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/New_ALU.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/Inst_Mem11.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/Inst_Mem10.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/Inst_Mem01.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/inst_mem00.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/data_mem.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/ALU.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE11.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE10.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE01.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE00.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/torus2x2.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/BramIF.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/cgra2x2.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/new/acc_ctrl.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" into library work
Analyzing Verilog file "C:/EDA/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/torus2x2.v" Line 128: Port PE_Debug is not connected to this instance
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 153: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 154: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 162: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 163: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 171: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 172: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 180: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sim_1/imports/src/top_testbench.v" Line 181: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module acc_ctrl
Compiling module ALU(DWIDTH=32)
Compiling module MulAdd
Compiling module New_ALU(DWIDTH=32)
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module TrueDualPortBram256
Compiling module data_mem
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom00
Compiling module Inst_Mem00
Compiling module PE00
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom01
Compiling module Inst_Mem01
Compiling module PE01
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom10
Compiling module Inst_Mem10
Compiling module PE10
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom11
Compiling module Inst_Mem11
Compiling module PE11
Compiling module torus2x2(DWIDTH=32,SYS_DWIDTH=32...
Compiling module BramIF(SYS_DWIDTH=32,BYTE_LEN=4)
Compiling module cgra2x2
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_buffer0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_buffer1
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module addr_buffer0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module addr_buffer1
Compiling module top_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 29 sub-compilation(s) to finish...
Compiled 56 Verilog Units
Built simulation executable top_testbench.exe
Fuse Memory Usage: 38336 KB
Fuse CPU Usage: 1326 ms
INFO: [Runs 36-26] Fuse completed.
INFO: [Runs 36-27] Launching ISim...
INFO: [Runs 36-11] Running '"D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.sim/sim_1/behav/top_testbench.exe" -intstyle pa -gui -tclbatch isim.cmd -wdb "top_testbench.wdb" '
launch_isim: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 534.238 ; gain = 0.000
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'addr_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'addr_buffer0'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/tmp/_xmsgs/xst.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'addr_buffer1' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'addr_buffer1'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer1.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer1.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer1_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/tmp/_xmsgs/xst.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'data_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'data_buffer0'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer0.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer0.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer0_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/tmp/_xmsgs/xst.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'data_buffer1' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'data_buffer1'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer1.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer1.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer1_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/tmp/_xmsgs/xst.xmsgs - No element found
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
Generating IP 'addr_buffer0'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'addr_buffer0'...
WARNING:sim - A core named 'addr_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'addr_buffer0'...
Delivering associated files for 'addr_buffer0'...
Delivering EJava files for 'addr_buffer0'...
Generating implementation netlist for 'addr_buffer0'...
INFO:sim - Pre-processing HDL files for 'addr_buffer0'...
Running synthesis for 'addr_buffer0'
Running ngcbuild...
Writing VEO instantiation template for 'addr_buffer0'...
Writing Verilog behavioral simulation model for 'addr_buffer0'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_6/tmp/_cg/addr_buffer0/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addr_buffer0'...
Generating ISE project...
XCO file found: addr_buffer0.xco
XMDF file found: addr_buffer0_xmdf.tcl
Adding
D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_6/tmp/_cg/addr_buffer0.ngc" for project device match ...
File
"D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_6/tmp/_cg/addr_buffer0.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_6/tmp/_cg/addr_buffer0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/addr_buffer0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
generate_target: Time (s): elapsed = 00:01:38 . Memory (MB): peak = 570.492 ; gain = 0.000
