
STM32F767IGT6_OS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009288  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08009488  08009488  00019488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009944  08009944  00020250  2**0
                  CONTENTS
  4 .ARM          00000008  08009944  08009944  00019944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800994c  0800994c  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800994c  0800994c  0001994c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009950  08009950  00019950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  08009954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000250  08009ba4  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  08009ba4  00020428  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013913  00000000  00000000  0002027e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f18  00000000  00000000  00033b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  00036ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e68  00000000  00000000  00037a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a139  00000000  00000000  000388e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000155ef  00000000  00000000  00062a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd721  00000000  00000000  00078010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00175731  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005328  00000000  00000000  00175784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000250 	.word	0x20000250
 800021c:	00000000 	.word	0x00000000
 8000220:	08009470 	.word	0x08009470

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000254 	.word	0x20000254
 800023c:	08009470 	.word	0x08009470

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	db0a      	blt.n	8000a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	490c      	ldr	r1, [pc, #48]	; (8000a28 <__NVIC_SetPriority+0x4c>)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	0112      	lsls	r2, r2, #4
 80009fc:	b2d2      	uxtb	r2, r2
 80009fe:	440b      	add	r3, r1
 8000a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a04:	e00a      	b.n	8000a1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	4908      	ldr	r1, [pc, #32]	; (8000a2c <__NVIC_SetPriority+0x50>)
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	f003 030f 	and.w	r3, r3, #15
 8000a12:	3b04      	subs	r3, #4
 8000a14:	0112      	lsls	r2, r2, #4
 8000a16:	b2d2      	uxtb	r2, r2
 8000a18:	440b      	add	r3, r1
 8000a1a:	761a      	strb	r2, [r3, #24]
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000e100 	.word	0xe000e100
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a40:	d301      	bcc.n	8000a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a42:	2301      	movs	r3, #1
 8000a44:	e00f      	b.n	8000a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a46:	4a0a      	ldr	r2, [pc, #40]	; (8000a70 <SysTick_Config+0x40>)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a4e:	210f      	movs	r1, #15
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	f7ff ffc2 	bl	80009dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a58:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <SysTick_Config+0x40>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a5e:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <SysTick_Config+0x40>)
 8000a60:	2207      	movs	r2, #7
 8000a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a64:	2300      	movs	r3, #0
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	e000e010 	.word	0xe000e010

08000a74 <hal_CPUInit>:
 * Input         : None
 * Output        : None
 * Return        : None
 * Attention     : None
 */
void hal_CPUInit(void) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  hal_CoreClockInit();
 8000a78:	f000 f808 	bl	8000a8c <hal_CoreClockInit>
  OS_CPUInterruptCBSRegister(hal_CPU_Critical_Control);
 8000a7c:	4802      	ldr	r0, [pc, #8]	; (8000a88 <hal_CPUInit+0x14>)
 8000a7e:	f003 fddb 	bl	8004638 <OS_CPUInterruptCBSRegister>
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	08000ad5 	.word	0x08000ad5

08000a8c <hal_CoreClockInit>:
 * Output        : None
 * Return        : None
 * Attention     :
 * 这个时钟决定任务调度的Tick值，为了保证实时性，一般设置为10ms
 */
static void hal_CoreClockInit(void) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  SysTick_Config(SystemCoreClock / 100); //嘀嗒计数：72MHZ，计数值：72000000
 8000a90:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <hal_CoreClockInit+0x1c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a05      	ldr	r2, [pc, #20]	; (8000aac <hal_CoreClockInit+0x20>)
 8000a96:	fba2 2303 	umull	r2, r3, r2, r3
 8000a9a:	095b      	lsrs	r3, r3, #5
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffc7 	bl	8000a30 <SysTick_Config>
  // STM32固件库函数
  //系统时钟使用72、48、216MHZ,计数器-1=1/SystemCoreClock ms,
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000000 	.word	0x20000000
 8000aac:	51eb851f 	.word	0x51eb851f

08000ab0 <hal_getprimask>:
 * Input         : None
 * Output        : 0-总中断关闭 1-总中断打开
 * Return        : None
 * Attention     : STM32固件库系统函数
 */
static unsigned char hal_getprimask(void) {
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8000aba:	607b      	str	r3, [r7, #4]
  return(result);
 8000abc:	687b      	ldr	r3, [r7, #4]
  //此函数是STM32固件库的库函数__get_PRIMASK()
  return (!__get_PRIMASK()); // 0-总中断打开 1-总中断关闭  所以此处取反
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2301      	moveq	r3, #1
 8000ac4:	2300      	movne	r3, #0
 8000ac6:	b2db      	uxtb	r3, r3
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <hal_CPU_Critical_Control>:
 * Input         : cmd - 控制命令  *pSta - 总中断状态
 * Output        : None
 * Return        : None
 * Attention     : None
 */
void hal_CPU_Critical_Control(CPU_EA_TYPEDEF cmd, unsigned char *pSta) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
  if (cmd == CPU_ENTER_CRITICAL) {
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d107      	bne.n	8000af6 <hal_CPU_Critical_Control+0x22>
    *pSta = hal_getprimask(); //保存中断状态
 8000ae6:	f7ff ffe3 	bl	8000ab0 <hal_getprimask>
 8000aea:	4603      	mov	r3, r0
 8000aec:	461a      	mov	r2, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000af2:	b672      	cpsid	i
}
 8000af4:	e00a      	b.n	8000b0c <hal_CPU_Critical_Control+0x38>
    __disable_irq();          //关闭CPU中断
  } else if (cmd == CPU_EXIT_CRITICAL) {
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d107      	bne.n	8000b0c <hal_CPU_Critical_Control+0x38>
    if (*pSta) {
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <hal_CPU_Critical_Control+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b04:	b662      	cpsie	i
}
 8000b06:	e001      	b.n	8000b0c <hal_CPU_Critical_Control+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop
      __enable_irq(); //打开CPU总中断
    } else {
      __disable_irq(); //关闭CPU总中断
    }
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	f003 fe24 	bl	8004764 <OS_ClockInterruptHandle>
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	; 0x28
 8000b24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b36:	4b30      	ldr	r3, [pc, #192]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a2f      	ldr	r2, [pc, #188]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b3c:	f043 0304 	orr.w	r3, r3, #4
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b2d      	ldr	r3, [pc, #180]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0304 	and.w	r3, r3, #4
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4e:	4b2a      	ldr	r3, [pc, #168]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	4a29      	ldr	r2, [pc, #164]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b58:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5a:	4b27      	ldr	r3, [pc, #156]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b66:	4b24      	ldr	r3, [pc, #144]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	4a23      	ldr	r2, [pc, #140]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b6c:	f043 0302 	orr.w	r3, r3, #2
 8000b70:	6313      	str	r3, [r2, #48]	; 0x30
 8000b72:	4b21      	ldr	r3, [pc, #132]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	4a1d      	ldr	r2, [pc, #116]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	2103      	movs	r1, #3
 8000b9a:	4818      	ldr	r0, [pc, #96]	; (8000bfc <MX_GPIO_Init+0xdc>)
 8000b9c:	f000 fe9e 	bl	80018dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY2_Pin;
 8000ba0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000baa:	2301      	movs	r3, #1
 8000bac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4812      	ldr	r0, [pc, #72]	; (8000c00 <MX_GPIO_Init+0xe0>)
 8000bb6:	f000 fccd 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8000bba:	230c      	movs	r3, #12
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4619      	mov	r1, r3
 8000bcc:	480d      	ldr	r0, [pc, #52]	; (8000c04 <MX_GPIO_Init+0xe4>)
 8000bce:	f000 fcc1 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bde:	2302      	movs	r3, #2
 8000be0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	4804      	ldr	r0, [pc, #16]	; (8000bfc <MX_GPIO_Init+0xdc>)
 8000bea:	f000 fcb3 	bl	8001554 <HAL_GPIO_Init>

}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	; 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	40020400 	.word	0x40020400
 8000c00:	40020800 	.word	0x40020800
 8000c04:	40021c00 	.word	0x40021c00

08000c08 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8000c0c:	f000 fb93 	bl	8001336 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c10:	f000 f832 	bl	8000c78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c14:	f7ff ff84 	bl	8000b20 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c18:	f000 fad6 	bl	80011c8 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000c1c:	f000 fa4e 	bl	80010bc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8000c20:	4811      	ldr	r0, [pc, #68]	; (8000c68 <main+0x60>)
 8000c22:	f002 f80b 	bl	8002c3c <HAL_TIM_Base_Start_IT>
  hal_CPUInit();
 8000c26:	f7ff ff25 	bl	8000a74 <hal_CPUInit>
  OS_TaskInit();
 8000c2a:	f003 fd19 	bl	8004660 <OS_TaskInit>
  hal_TimeInit();
 8000c2e:	f003 ff05 	bl	8004a3c <hal_TimeInit>

  // hal_CreatTimer(T_LED, hal_ledProc, 20000, T_STA_START);
  // */

  hal_LedInit();
 8000c32:	f003 fae5 	bl	8004200 <hal_LedInit>
  OS_CreatTask(OS_TASK1, hal_LedProc, 1, OS_RUN);
 8000c36:	2301      	movs	r3, #1
 8000c38:	2201      	movs	r2, #1
 8000c3a:	490c      	ldr	r1, [pc, #48]	; (8000c6c <main+0x64>)
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f003 fd4b 	bl	80046d8 <OS_CreatTask>

  hal_KeyInit();
 8000c42:	f003 f957 	bl	8003ef4 <hal_KeyInit>
  OS_CreatTask(OS_TASK2, hal_KeyProc, 1, OS_RUN);
 8000c46:	2301      	movs	r3, #1
 8000c48:	2201      	movs	r2, #1
 8000c4a:	4909      	ldr	r1, [pc, #36]	; (8000c70 <main+0x68>)
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	f003 fd43 	bl	80046d8 <OS_CreatTask>

  UserInit();
 8000c52:	f004 f82b 	bl	8004cac <UserInit>
  OS_CreatTask(OS_TASK3, UserProc, 1, OS_RUN);
 8000c56:	2301      	movs	r3, #1
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4906      	ldr	r1, [pc, #24]	; (8000c74 <main+0x6c>)
 8000c5c:	2002      	movs	r0, #2
 8000c5e:	f003 fd3b 	bl	80046d8 <OS_CreatTask>

  OS_Start();
 8000c62:	f003 fddd 	bl	8004820 <OS_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8000c66:	e7fe      	b.n	8000c66 <main+0x5e>
 8000c68:	200002bc 	.word	0x200002bc
 8000c6c:	08004291 	.word	0x08004291
 8000c70:	08003f89 	.word	0x08003f89
 8000c74:	08004cc1 	.word	0x08004cc1

08000c78 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b094      	sub	sp, #80	; 0x50
 8000c7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	2234      	movs	r2, #52	; 0x34
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f004 f882 	bl	8004d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c9c:	4b2b      	ldr	r3, [pc, #172]	; (8000d4c <SystemClock_Config+0xd4>)
 8000c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca0:	4a2a      	ldr	r2, [pc, #168]	; (8000d4c <SystemClock_Config+0xd4>)
 8000ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ca6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ca8:	4b28      	ldr	r3, [pc, #160]	; (8000d4c <SystemClock_Config+0xd4>)
 8000caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cb4:	4b26      	ldr	r3, [pc, #152]	; (8000d50 <SystemClock_Config+0xd8>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a25      	ldr	r2, [pc, #148]	; (8000d50 <SystemClock_Config+0xd8>)
 8000cba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b23      	ldr	r3, [pc, #140]	; (8000d50 <SystemClock_Config+0xd8>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cc8:	603b      	str	r3, [r7, #0]
 8000cca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ce0:	2308      	movs	r3, #8
 8000ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000ce4:	23d8      	movs	r3, #216	; 0xd8
 8000ce6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cec:	2302      	movs	r3, #2
 8000cee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f000 fe59 	bl	80019b0 <HAL_RCC_OscConfig>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <SystemClock_Config+0x90>
    Error_Handler();
 8000d04:	f000 f838 	bl	8000d78 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000d08:	f000 fe02 	bl	8001910 <HAL_PWREx_EnableOverDrive>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <SystemClock_Config+0x9e>
    Error_Handler();
 8000d12:	f000 f831 	bl	8000d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000d16:	230f      	movs	r3, #15
 8000d18:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d22:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d2c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8000d2e:	f107 0308 	add.w	r3, r7, #8
 8000d32:	2107      	movs	r1, #7
 8000d34:	4618      	mov	r0, r3
 8000d36:	f001 f8e9 	bl	8001f0c <HAL_RCC_ClockConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0xcc>
    Error_Handler();
 8000d40:	f000 f81a 	bl	8000d78 <Error_Handler>
  }
}
 8000d44:	bf00      	nop
 8000d46:	3750      	adds	r7, #80	; 0x50
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40007000 	.word	0x40007000

08000d54 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d101      	bne.n	8000d6a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d66:	f000 faf3 	bl	8001350 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40010000 	.word	0x40010000

08000d78 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7c:	b672      	cpsid	i
}
 8000d7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8000d80:	e7fe      	b.n	8000d80 <Error_Handler+0x8>
	...

08000d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <HAL_MspInit+0x44>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <HAL_MspInit+0x44>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d94:	6413      	str	r3, [r2, #64]	; 0x40
 8000d96:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <HAL_MspInit+0x44>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da2:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <HAL_MspInit+0x44>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000da6:	4a08      	ldr	r2, [pc, #32]	; (8000dc8 <HAL_MspInit+0x44>)
 8000da8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dac:	6453      	str	r3, [r2, #68]	; 0x44
 8000dae:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <HAL_MspInit+0x44>)
 8000db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000db2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000db6:	603b      	str	r3, [r7, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800

08000dcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08c      	sub	sp, #48	; 0x30
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ddc:	4b2f      	ldr	r3, [pc, #188]	; (8000e9c <HAL_InitTick+0xd0>)
 8000dde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de0:	4a2e      	ldr	r2, [pc, #184]	; (8000e9c <HAL_InitTick+0xd0>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6453      	str	r3, [r2, #68]	; 0x44
 8000de8:	4b2c      	ldr	r3, [pc, #176]	; (8000e9c <HAL_InitTick+0xd0>)
 8000dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dec:	f003 0301 	and.w	r3, r3, #1
 8000df0:	60bb      	str	r3, [r7, #8]
 8000df2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000df4:	f107 020c 	add.w	r2, r7, #12
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	4611      	mov	r1, r2
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f001 fa6a 	bl	80022d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e04:	f001 fa54 	bl	80022b0 <HAL_RCC_GetPCLK2Freq>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e10:	4a23      	ldr	r2, [pc, #140]	; (8000ea0 <HAL_InitTick+0xd4>)
 8000e12:	fba2 2303 	umull	r2, r3, r2, r3
 8000e16:	0c9b      	lsrs	r3, r3, #18
 8000e18:	3b01      	subs	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e1c:	4b21      	ldr	r3, [pc, #132]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e1e:	4a22      	ldr	r2, [pc, #136]	; (8000ea8 <HAL_InitTick+0xdc>)
 8000e20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e22:	4b20      	ldr	r3, [pc, #128]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e28:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e2a:	4a1e      	ldr	r2, [pc, #120]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e30:	4b1c      	ldr	r3, [pc, #112]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e36:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e3c:	4b19      	ldr	r3, [pc, #100]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e42:	4818      	ldr	r0, [pc, #96]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e44:	f001 fea2 	bl	8002b8c <HAL_TIM_Base_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d11b      	bne.n	8000e8e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e56:	4813      	ldr	r0, [pc, #76]	; (8000ea4 <HAL_InitTick+0xd8>)
 8000e58:	f001 fef0 	bl	8002c3c <HAL_TIM_Base_Start_IT>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000e62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d111      	bne.n	8000e8e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e6a:	2019      	movs	r0, #25
 8000e6c:	f000 fb64 	bl	8001538 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2b0f      	cmp	r3, #15
 8000e74:	d808      	bhi.n	8000e88 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000e76:	2200      	movs	r2, #0
 8000e78:	6879      	ldr	r1, [r7, #4]
 8000e7a:	2019      	movs	r0, #25
 8000e7c:	f000 fb40 	bl	8001500 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e80:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <HAL_InitTick+0xe0>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	e002      	b.n	8000e8e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3730      	adds	r7, #48	; 0x30
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	431bde83 	.word	0x431bde83
 8000ea4:	2000026c 	.word	0x2000026c
 8000ea8:	40010000 	.word	0x40010000
 8000eac:	20000004 	.word	0x20000004

08000eb0 <NMI_Handler>:
/*           Cortex-M7 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 8000eb4:	e7fe      	b.n	8000eb4 <NMI_Handler+0x4>

08000eb6 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1) {
 8000eba:	e7fe      	b.n	8000eba <HardFault_Handler+0x4>

08000ebc <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1) {
 8000ec0:	e7fe      	b.n	8000ec0 <MemManage_Handler+0x4>

08000ec2 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1) {
 8000ec6:	e7fe      	b.n	8000ec6 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1) {
 8000ecc:	e7fe      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ece <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <TIM1_UP_TIM10_IRQHandler>:

/**
 * @brief This function handles TIM1 update interrupt and TIM10 global
 * interrupt.
 */
void TIM1_UP_TIM10_IRQHandler(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000efe:	f001 ff15 	bl	8002d2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	2000026c 	.word	0x2000026c

08000f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
	return 1;
 8000f10:	2301      	movs	r3, #1
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <_kill>:

int _kill(int pid, int sig)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f26:	f003 ff09 	bl	8004d3c <__errno>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2216      	movs	r2, #22
 8000f2e:	601a      	str	r2, [r3, #0]
	return -1;
 8000f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <_exit>:

void _exit (int status)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f44:	f04f 31ff 	mov.w	r1, #4294967295
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff ffe7 	bl	8000f1c <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f4e:	e7fe      	b.n	8000f4e <_exit+0x12>

08000f50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	e00a      	b.n	8000f78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f62:	f3af 8000 	nop.w
 8000f66:	4601      	mov	r1, r0
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	1c5a      	adds	r2, r3, #1
 8000f6c:	60ba      	str	r2, [r7, #8]
 8000f6e:	b2ca      	uxtb	r2, r1
 8000f70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dbf0      	blt.n	8000f62 <_read+0x12>
	}

return len;
 8000f80:	687b      	ldr	r3, [r7, #4]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b086      	sub	sp, #24
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	60f8      	str	r0, [r7, #12]
 8000f92:	60b9      	str	r1, [r7, #8]
 8000f94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	e009      	b.n	8000fb0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	1c5a      	adds	r2, r3, #1
 8000fa0:	60ba      	str	r2, [r7, #8]
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 f8fd 	bl	80011a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	3301      	adds	r3, #1
 8000fae:	617b      	str	r3, [r7, #20]
 8000fb0:	697a      	ldr	r2, [r7, #20]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	dbf1      	blt.n	8000f9c <_write+0x12>
	}
	return len;
 8000fb8:	687b      	ldr	r3, [r7, #4]
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3718      	adds	r7, #24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <_close>:

int _close(int file)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
	return -1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
 8000fe2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fea:	605a      	str	r2, [r3, #4]
	return 0;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <_isatty>:

int _isatty(int file)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	b083      	sub	sp, #12
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
	return 1;
 8001002:	2301      	movs	r3, #1
}
 8001004:	4618      	mov	r0, r3
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	return 0;
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001034:	4a14      	ldr	r2, [pc, #80]	; (8001088 <_sbrk+0x5c>)
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <_sbrk+0x60>)
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001040:	4b13      	ldr	r3, [pc, #76]	; (8001090 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <_sbrk+0x64>)
 800104a:	4a12      	ldr	r2, [pc, #72]	; (8001094 <_sbrk+0x68>)
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	429a      	cmp	r2, r3
 800105a:	d207      	bcs.n	800106c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800105c:	f003 fe6e 	bl	8004d3c <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	220c      	movs	r2, #12
 8001064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	e009      	b.n	8001080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <_sbrk+0x64>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <_sbrk+0x64>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <_sbrk+0x64>)
 800107c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3718      	adds	r7, #24
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20080000 	.word	0x20080000
 800108c:	00000400 	.word	0x00000400
 8001090:	200002b8 	.word	0x200002b8
 8001094:	20000428 	.word	0x20000428

08001098 <SystemInit>:
 *         Initialize the Embedded Flash Interface, the PLL and update the
 *         SystemFrequency variable.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |=
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <SystemInit+0x20>)
 800109e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010a2:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <SystemInit+0x20>)
 80010a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS |
              VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif                         /* USER_VECT_TAB_ADDRESS */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	f107 0310 	add.w	r3, r7, #16
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010da:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <MX_TIM4_Init+0x94>)
 80010dc:	4a1d      	ldr	r2, [pc, #116]	; (8001154 <MX_TIM4_Init+0x98>)
 80010de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <MX_TIM4_Init+0x94>)
 80010e2:	226b      	movs	r2, #107	; 0x6b
 80010e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e6:	4b1a      	ldr	r3, [pc, #104]	; (8001150 <MX_TIM4_Init+0x94>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50;
 80010ec:	4b18      	ldr	r3, [pc, #96]	; (8001150 <MX_TIM4_Init+0x94>)
 80010ee:	2232      	movs	r2, #50	; 0x32
 80010f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f2:	4b17      	ldr	r3, [pc, #92]	; (8001150 <MX_TIM4_Init+0x94>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f8:	4b15      	ldr	r3, [pc, #84]	; (8001150 <MX_TIM4_Init+0x94>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010fe:	4814      	ldr	r0, [pc, #80]	; (8001150 <MX_TIM4_Init+0x94>)
 8001100:	f001 fd44 	bl	8002b8c <HAL_TIM_Base_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800110a:	f7ff fe35 	bl	8000d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800110e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001112:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	4619      	mov	r1, r3
 800111a:	480d      	ldr	r0, [pc, #52]	; (8001150 <MX_TIM4_Init+0x94>)
 800111c:	f001 ff26 	bl	8002f6c <HAL_TIM_ConfigClockSource>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001126:	f7ff fe27 	bl	8000d78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112a:	2300      	movs	r3, #0
 800112c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	; (8001150 <MX_TIM4_Init+0x94>)
 8001138:	f002 f944 	bl	80033c4 <HAL_TIMEx_MasterConfigSynchronization>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001142:	f7ff fe19 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200002bc 	.word	0x200002bc
 8001154:	40000800 	.word	0x40000800

08001158 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0d      	ldr	r2, [pc, #52]	; (800119c <HAL_TIM_Base_MspInit+0x44>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d113      	bne.n	8001192 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800116a:	4b0d      	ldr	r3, [pc, #52]	; (80011a0 <HAL_TIM_Base_MspInit+0x48>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116e:	4a0c      	ldr	r2, [pc, #48]	; (80011a0 <HAL_TIM_Base_MspInit+0x48>)
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	6413      	str	r3, [r2, #64]	; 0x40
 8001176:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <HAL_TIM_Base_MspInit+0x48>)
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	f003 0304 	and.w	r3, r3, #4
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	201e      	movs	r0, #30
 8001188:	f000 f9ba 	bl	8001500 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800118c:	201e      	movs	r0, #30
 800118e:	f000 f9d3 	bl	8001538 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001192:	bf00      	nop
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40000800 	.word	0x40000800
 80011a0:	40023800 	.word	0x40023800

080011a4 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE* f)
#endif
PUTCHAR_PROTOTYPE {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 80011ac:	1d39      	adds	r1, r7, #4
 80011ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b2:	2201      	movs	r2, #1
 80011b4:	4803      	ldr	r0, [pc, #12]	; (80011c4 <__io_putchar+0x20>)
 80011b6:	f002 f9ff 	bl	80035b8 <HAL_UART_Transmit>
  return ch;
 80011ba:	687b      	ldr	r3, [r7, #4]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000308 	.word	0x20000308

080011c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011cc:	4b14      	ldr	r3, [pc, #80]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011ce:	4a15      	ldr	r2, [pc, #84]	; (8001224 <MX_USART1_UART_Init+0x5c>)
 80011d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <MX_USART1_UART_Init+0x58>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011fe:	4b08      	ldr	r3, [pc, #32]	; (8001220 <MX_USART1_UART_Init+0x58>)
 8001200:	2200      	movs	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <MX_USART1_UART_Init+0x58>)
 8001206:	2200      	movs	r2, #0
 8001208:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800120a:	4805      	ldr	r0, [pc, #20]	; (8001220 <MX_USART1_UART_Init+0x58>)
 800120c:	f002 f986 	bl	800351c <HAL_UART_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001216:	f7ff fdaf 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000308 	.word	0x20000308
 8001224:	40011000 	.word	0x40011000

08001228 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b0ae      	sub	sp, #184	; 0xb8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	2290      	movs	r2, #144	; 0x90
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f003 fda1 	bl	8004d90 <memset>
  if(uartHandle->Instance==USART1)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a21      	ldr	r2, [pc, #132]	; (80012d8 <HAL_UART_MspInit+0xb0>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d13b      	bne.n	80012d0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001258:	2340      	movs	r3, #64	; 0x40
 800125a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800125c:	2300      	movs	r3, #0
 800125e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001260:	f107 0314 	add.w	r3, r7, #20
 8001264:	4618      	mov	r0, r3
 8001266:	f001 f869 	bl	800233c <HAL_RCCEx_PeriphCLKConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001270:	f7ff fd82 	bl	8000d78 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001274:	4b19      	ldr	r3, [pc, #100]	; (80012dc <HAL_UART_MspInit+0xb4>)
 8001276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001278:	4a18      	ldr	r2, [pc, #96]	; (80012dc <HAL_UART_MspInit+0xb4>)
 800127a:	f043 0310 	orr.w	r3, r3, #16
 800127e:	6453      	str	r3, [r2, #68]	; 0x44
 8001280:	4b16      	ldr	r3, [pc, #88]	; (80012dc <HAL_UART_MspInit+0xb4>)
 8001282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001284:	f003 0310 	and.w	r3, r3, #16
 8001288:	613b      	str	r3, [r7, #16]
 800128a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <HAL_UART_MspInit+0xb4>)
 800128e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001290:	4a12      	ldr	r2, [pc, #72]	; (80012dc <HAL_UART_MspInit+0xb4>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6313      	str	r3, [r2, #48]	; 0x30
 8001298:	4b10      	ldr	r3, [pc, #64]	; (80012dc <HAL_UART_MspInit+0xb4>)
 800129a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012a4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80012a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ac:	2302      	movs	r3, #2
 80012ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012be:	2307      	movs	r3, #7
 80012c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80012c8:	4619      	mov	r1, r3
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <HAL_UART_MspInit+0xb8>)
 80012cc:	f000 f942 	bl	8001554 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012d0:	bf00      	nop
 80012d2:	37b8      	adds	r7, #184	; 0xb8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40011000 	.word	0x40011000
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40020000 	.word	0x40020000

080012e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800131c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012e8:	480d      	ldr	r0, [pc, #52]	; (8001320 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012ea:	490e      	ldr	r1, [pc, #56]	; (8001324 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012ec:	4a0e      	ldr	r2, [pc, #56]	; (8001328 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f0:	e002      	b.n	80012f8 <LoopCopyDataInit>

080012f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012f6:	3304      	adds	r3, #4

080012f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012fc:	d3f9      	bcc.n	80012f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012fe:	4a0b      	ldr	r2, [pc, #44]	; (800132c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001300:	4c0b      	ldr	r4, [pc, #44]	; (8001330 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001304:	e001      	b.n	800130a <LoopFillZerobss>

08001306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001308:	3204      	adds	r2, #4

0800130a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800130a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800130c:	d3fb      	bcc.n	8001306 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800130e:	f7ff fec3 	bl	8001098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001312:	f003 fd19 	bl	8004d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001316:	f7ff fc77 	bl	8000c08 <main>
  bx  lr    
 800131a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800131c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001324:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8001328:	08009954 	.word	0x08009954
  ldr r2, =_sbss
 800132c:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8001330:	20000428 	.word	0x20000428

08001334 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001334:	e7fe      	b.n	8001334 <ADC_IRQHandler>

08001336 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800133a:	2003      	movs	r0, #3
 800133c:	f000 f8d5 	bl	80014ea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001340:	2000      	movs	r0, #0
 8001342:	f7ff fd43 	bl	8000dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001346:	f7ff fd1d 	bl	8000d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	bd80      	pop	{r7, pc}

08001350 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001354:	4b06      	ldr	r3, [pc, #24]	; (8001370 <HAL_IncTick+0x20>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_IncTick+0x24>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4413      	add	r3, r2
 8001360:	4a04      	ldr	r2, [pc, #16]	; (8001374 <HAL_IncTick+0x24>)
 8001362:	6013      	str	r3, [r2, #0]
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000008 	.word	0x20000008
 8001374:	20000390 	.word	0x20000390

08001378 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  return uwTick;
 800137c:	4b03      	ldr	r3, [pc, #12]	; (800138c <HAL_GetTick+0x14>)
 800137e:	681b      	ldr	r3, [r3, #0]
}
 8001380:	4618      	mov	r0, r3
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	20000390 	.word	0x20000390

08001390 <__NVIC_SetPriorityGrouping>:
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a0:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <__NVIC_SetPriorityGrouping+0x40>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013ac:	4013      	ands	r3, r2
 80013ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <__NVIC_SetPriorityGrouping+0x44>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013be:	4a04      	ldr	r2, [pc, #16]	; (80013d0 <__NVIC_SetPriorityGrouping+0x40>)
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	60d3      	str	r3, [r2, #12]
}
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	e000ed00 	.word	0xe000ed00
 80013d4:	05fa0000 	.word	0x05fa0000

080013d8 <__NVIC_GetPriorityGrouping>:
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013dc:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <__NVIC_GetPriorityGrouping+0x18>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	0a1b      	lsrs	r3, r3, #8
 80013e2:	f003 0307 	and.w	r3, r3, #7
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <__NVIC_EnableIRQ>:
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	2b00      	cmp	r3, #0
 8001404:	db0b      	blt.n	800141e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	f003 021f 	and.w	r2, r3, #31
 800140c:	4907      	ldr	r1, [pc, #28]	; (800142c <__NVIC_EnableIRQ+0x38>)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	095b      	lsrs	r3, r3, #5
 8001414:	2001      	movs	r0, #1
 8001416:	fa00 f202 	lsl.w	r2, r0, r2
 800141a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000e100 	.word	0xe000e100

08001430 <__NVIC_SetPriority>:
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	6039      	str	r1, [r7, #0]
 800143a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800143c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001440:	2b00      	cmp	r3, #0
 8001442:	db0a      	blt.n	800145a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	b2da      	uxtb	r2, r3
 8001448:	490c      	ldr	r1, [pc, #48]	; (800147c <__NVIC_SetPriority+0x4c>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	0112      	lsls	r2, r2, #4
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	440b      	add	r3, r1
 8001454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001458:	e00a      	b.n	8001470 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	b2da      	uxtb	r2, r3
 800145e:	4908      	ldr	r1, [pc, #32]	; (8001480 <__NVIC_SetPriority+0x50>)
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	f003 030f 	and.w	r3, r3, #15
 8001466:	3b04      	subs	r3, #4
 8001468:	0112      	lsls	r2, r2, #4
 800146a:	b2d2      	uxtb	r2, r2
 800146c:	440b      	add	r3, r1
 800146e:	761a      	strb	r2, [r3, #24]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000e100 	.word	0xe000e100
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <NVIC_EncodePriority>:
{
 8001484:	b480      	push	{r7}
 8001486:	b089      	sub	sp, #36	; 0x24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	f1c3 0307 	rsb	r3, r3, #7
 800149e:	2b04      	cmp	r3, #4
 80014a0:	bf28      	it	cs
 80014a2:	2304      	movcs	r3, #4
 80014a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	3304      	adds	r3, #4
 80014aa:	2b06      	cmp	r3, #6
 80014ac:	d902      	bls.n	80014b4 <NVIC_EncodePriority+0x30>
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3b03      	subs	r3, #3
 80014b2:	e000      	b.n	80014b6 <NVIC_EncodePriority+0x32>
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	f04f 32ff 	mov.w	r2, #4294967295
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43da      	mvns	r2, r3
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	401a      	ands	r2, r3
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014cc:	f04f 31ff 	mov.w	r1, #4294967295
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	fa01 f303 	lsl.w	r3, r1, r3
 80014d6:	43d9      	mvns	r1, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014dc:	4313      	orrs	r3, r2
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3724      	adds	r7, #36	; 0x24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ff4c 	bl	8001390 <__NVIC_SetPriorityGrouping>
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
 800150c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001512:	f7ff ff61 	bl	80013d8 <__NVIC_GetPriorityGrouping>
 8001516:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	68b9      	ldr	r1, [r7, #8]
 800151c:	6978      	ldr	r0, [r7, #20]
 800151e:	f7ff ffb1 	bl	8001484 <NVIC_EncodePriority>
 8001522:	4602      	mov	r2, r0
 8001524:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001528:	4611      	mov	r1, r2
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ff80 	bl	8001430 <__NVIC_SetPriority>
}
 8001530:	bf00      	nop
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff54 	bl	80013f4 <__NVIC_EnableIRQ>
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	; 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800156a:	2300      	movs	r3, #0
 800156c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
 8001572:	e175      	b.n	8001860 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001574:	2201      	movs	r2, #1
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	697a      	ldr	r2, [r7, #20]
 8001584:	4013      	ands	r3, r2
 8001586:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	429a      	cmp	r2, r3
 800158e:	f040 8164 	bne.w	800185a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f003 0303 	and.w	r3, r3, #3
 800159a:	2b01      	cmp	r3, #1
 800159c:	d005      	beq.n	80015aa <HAL_GPIO_Init+0x56>
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 0303 	and.w	r3, r3, #3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d130      	bne.n	800160c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	2203      	movs	r2, #3
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4013      	ands	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	68da      	ldr	r2, [r3, #12]
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015e0:	2201      	movs	r2, #1
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	43db      	mvns	r3, r3
 80015ea:	69ba      	ldr	r2, [r7, #24]
 80015ec:	4013      	ands	r3, r2
 80015ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	091b      	lsrs	r3, r3, #4
 80015f6:	f003 0201 	and.w	r2, r3, #1
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	4313      	orrs	r3, r2
 8001604:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 0303 	and.w	r3, r3, #3
 8001614:	2b03      	cmp	r3, #3
 8001616:	d017      	beq.n	8001648 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	2203      	movs	r2, #3
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	4013      	ands	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d123      	bne.n	800169c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	08da      	lsrs	r2, r3, #3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3208      	adds	r2, #8
 800165c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001660:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	220f      	movs	r2, #15
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	691a      	ldr	r2, [r3, #16]
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4313      	orrs	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	08da      	lsrs	r2, r3, #3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	3208      	adds	r2, #8
 8001696:	69b9      	ldr	r1, [r7, #24]
 8001698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	2203      	movs	r2, #3
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4013      	ands	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0203 	and.w	r2, r3, #3
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f000 80be 	beq.w	800185a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016de:	4b66      	ldr	r3, [pc, #408]	; (8001878 <HAL_GPIO_Init+0x324>)
 80016e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e2:	4a65      	ldr	r2, [pc, #404]	; (8001878 <HAL_GPIO_Init+0x324>)
 80016e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ea:	4b63      	ldr	r3, [pc, #396]	; (8001878 <HAL_GPIO_Init+0x324>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80016f6:	4a61      	ldr	r2, [pc, #388]	; (800187c <HAL_GPIO_Init+0x328>)
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	089b      	lsrs	r3, r3, #2
 80016fc:	3302      	adds	r3, #2
 80016fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001702:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	f003 0303 	and.w	r3, r3, #3
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	220f      	movs	r2, #15
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	43db      	mvns	r3, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4013      	ands	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a58      	ldr	r2, [pc, #352]	; (8001880 <HAL_GPIO_Init+0x32c>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d037      	beq.n	8001792 <HAL_GPIO_Init+0x23e>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a57      	ldr	r2, [pc, #348]	; (8001884 <HAL_GPIO_Init+0x330>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d031      	beq.n	800178e <HAL_GPIO_Init+0x23a>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a56      	ldr	r2, [pc, #344]	; (8001888 <HAL_GPIO_Init+0x334>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d02b      	beq.n	800178a <HAL_GPIO_Init+0x236>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a55      	ldr	r2, [pc, #340]	; (800188c <HAL_GPIO_Init+0x338>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d025      	beq.n	8001786 <HAL_GPIO_Init+0x232>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a54      	ldr	r2, [pc, #336]	; (8001890 <HAL_GPIO_Init+0x33c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d01f      	beq.n	8001782 <HAL_GPIO_Init+0x22e>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a53      	ldr	r2, [pc, #332]	; (8001894 <HAL_GPIO_Init+0x340>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d019      	beq.n	800177e <HAL_GPIO_Init+0x22a>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a52      	ldr	r2, [pc, #328]	; (8001898 <HAL_GPIO_Init+0x344>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d013      	beq.n	800177a <HAL_GPIO_Init+0x226>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a51      	ldr	r2, [pc, #324]	; (800189c <HAL_GPIO_Init+0x348>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d00d      	beq.n	8001776 <HAL_GPIO_Init+0x222>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a50      	ldr	r2, [pc, #320]	; (80018a0 <HAL_GPIO_Init+0x34c>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d007      	beq.n	8001772 <HAL_GPIO_Init+0x21e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a4f      	ldr	r2, [pc, #316]	; (80018a4 <HAL_GPIO_Init+0x350>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d101      	bne.n	800176e <HAL_GPIO_Init+0x21a>
 800176a:	2309      	movs	r3, #9
 800176c:	e012      	b.n	8001794 <HAL_GPIO_Init+0x240>
 800176e:	230a      	movs	r3, #10
 8001770:	e010      	b.n	8001794 <HAL_GPIO_Init+0x240>
 8001772:	2308      	movs	r3, #8
 8001774:	e00e      	b.n	8001794 <HAL_GPIO_Init+0x240>
 8001776:	2307      	movs	r3, #7
 8001778:	e00c      	b.n	8001794 <HAL_GPIO_Init+0x240>
 800177a:	2306      	movs	r3, #6
 800177c:	e00a      	b.n	8001794 <HAL_GPIO_Init+0x240>
 800177e:	2305      	movs	r3, #5
 8001780:	e008      	b.n	8001794 <HAL_GPIO_Init+0x240>
 8001782:	2304      	movs	r3, #4
 8001784:	e006      	b.n	8001794 <HAL_GPIO_Init+0x240>
 8001786:	2303      	movs	r3, #3
 8001788:	e004      	b.n	8001794 <HAL_GPIO_Init+0x240>
 800178a:	2302      	movs	r3, #2
 800178c:	e002      	b.n	8001794 <HAL_GPIO_Init+0x240>
 800178e:	2301      	movs	r3, #1
 8001790:	e000      	b.n	8001794 <HAL_GPIO_Init+0x240>
 8001792:	2300      	movs	r3, #0
 8001794:	69fa      	ldr	r2, [r7, #28]
 8001796:	f002 0203 	and.w	r2, r2, #3
 800179a:	0092      	lsls	r2, r2, #2
 800179c:	4093      	lsls	r3, r2
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80017a4:	4935      	ldr	r1, [pc, #212]	; (800187c <HAL_GPIO_Init+0x328>)
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	089b      	lsrs	r3, r3, #2
 80017aa:	3302      	adds	r3, #2
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017b2:	4b3d      	ldr	r3, [pc, #244]	; (80018a8 <HAL_GPIO_Init+0x354>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	43db      	mvns	r3, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4013      	ands	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d003      	beq.n	80017d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017d6:	4a34      	ldr	r2, [pc, #208]	; (80018a8 <HAL_GPIO_Init+0x354>)
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017dc:	4b32      	ldr	r3, [pc, #200]	; (80018a8 <HAL_GPIO_Init+0x354>)
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d003      	beq.n	8001800 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001800:	4a29      	ldr	r2, [pc, #164]	; (80018a8 <HAL_GPIO_Init+0x354>)
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001806:	4b28      	ldr	r3, [pc, #160]	; (80018a8 <HAL_GPIO_Init+0x354>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	43db      	mvns	r3, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4013      	ands	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800182a:	4a1f      	ldr	r2, [pc, #124]	; (80018a8 <HAL_GPIO_Init+0x354>)
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001830:	4b1d      	ldr	r3, [pc, #116]	; (80018a8 <HAL_GPIO_Init+0x354>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	43db      	mvns	r3, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4013      	ands	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d003      	beq.n	8001854 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001854:	4a14      	ldr	r2, [pc, #80]	; (80018a8 <HAL_GPIO_Init+0x354>)
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3301      	adds	r3, #1
 800185e:	61fb      	str	r3, [r7, #28]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	2b0f      	cmp	r3, #15
 8001864:	f67f ae86 	bls.w	8001574 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001868:	bf00      	nop
 800186a:	bf00      	nop
 800186c:	3724      	adds	r7, #36	; 0x24
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800
 800187c:	40013800 	.word	0x40013800
 8001880:	40020000 	.word	0x40020000
 8001884:	40020400 	.word	0x40020400
 8001888:	40020800 	.word	0x40020800
 800188c:	40020c00 	.word	0x40020c00
 8001890:	40021000 	.word	0x40021000
 8001894:	40021400 	.word	0x40021400
 8001898:	40021800 	.word	0x40021800
 800189c:	40021c00 	.word	0x40021c00
 80018a0:	40022000 	.word	0x40022000
 80018a4:	40022400 	.word	0x40022400
 80018a8:	40013c00 	.word	0x40013c00

080018ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	691a      	ldr	r2, [r3, #16]
 80018bc:	887b      	ldrh	r3, [r7, #2]
 80018be:	4013      	ands	r3, r2
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d002      	beq.n	80018ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018c4:	2301      	movs	r3, #1
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	e001      	b.n	80018ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018ca:	2300      	movs	r3, #0
 80018cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	460b      	mov	r3, r1
 80018e6:	807b      	strh	r3, [r7, #2]
 80018e8:	4613      	mov	r3, r2
 80018ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018ec:	787b      	ldrb	r3, [r7, #1]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018f2:	887a      	ldrh	r2, [r7, #2]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80018f8:	e003      	b.n	8001902 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80018fa:	887b      	ldrh	r3, [r7, #2]
 80018fc:	041a      	lsls	r2, r3, #16
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	619a      	str	r2, [r3, #24]
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
	...

08001910 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4b23      	ldr	r3, [pc, #140]	; (80019a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	4a22      	ldr	r2, [pc, #136]	; (80019a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001924:	6413      	str	r3, [r2, #64]	; 0x40
 8001926:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001932:	4b1e      	ldr	r3, [pc, #120]	; (80019ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a1d      	ldr	r2, [pc, #116]	; (80019ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800193e:	f7ff fd1b 	bl	8001378 <HAL_GetTick>
 8001942:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001944:	e009      	b.n	800195a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001946:	f7ff fd17 	bl	8001378 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001954:	d901      	bls.n	800195a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e022      	b.n	80019a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001966:	d1ee      	bne.n	8001946 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001968:	4b10      	ldr	r3, [pc, #64]	; (80019ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0f      	ldr	r2, [pc, #60]	; (80019ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800196e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001972:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001974:	f7ff fd00 	bl	8001378 <HAL_GetTick>
 8001978:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800197a:	e009      	b.n	8001990 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800197c:	f7ff fcfc 	bl	8001378 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800198a:	d901      	bls.n	8001990 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e007      	b.n	80019a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001998:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800199c:	d1ee      	bne.n	800197c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40007000 	.word	0x40007000

080019b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80019b8:	2300      	movs	r3, #0
 80019ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e29b      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0301 	and.w	r3, r3, #1
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 8087 	beq.w	8001ae2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019d4:	4b96      	ldr	r3, [pc, #600]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 030c 	and.w	r3, r3, #12
 80019dc:	2b04      	cmp	r3, #4
 80019de:	d00c      	beq.n	80019fa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019e0:	4b93      	ldr	r3, [pc, #588]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 030c 	and.w	r3, r3, #12
 80019e8:	2b08      	cmp	r3, #8
 80019ea:	d112      	bne.n	8001a12 <HAL_RCC_OscConfig+0x62>
 80019ec:	4b90      	ldr	r3, [pc, #576]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019f8:	d10b      	bne.n	8001a12 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019fa:	4b8d      	ldr	r3, [pc, #564]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d06c      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x130>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d168      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e275      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a1a:	d106      	bne.n	8001a2a <HAL_RCC_OscConfig+0x7a>
 8001a1c:	4b84      	ldr	r3, [pc, #528]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a83      	ldr	r2, [pc, #524]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a26:	6013      	str	r3, [r2, #0]
 8001a28:	e02e      	b.n	8001a88 <HAL_RCC_OscConfig+0xd8>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d10c      	bne.n	8001a4c <HAL_RCC_OscConfig+0x9c>
 8001a32:	4b7f      	ldr	r3, [pc, #508]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a7e      	ldr	r2, [pc, #504]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	4b7c      	ldr	r3, [pc, #496]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a7b      	ldr	r2, [pc, #492]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	e01d      	b.n	8001a88 <HAL_RCC_OscConfig+0xd8>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a54:	d10c      	bne.n	8001a70 <HAL_RCC_OscConfig+0xc0>
 8001a56:	4b76      	ldr	r3, [pc, #472]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a75      	ldr	r2, [pc, #468]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4b73      	ldr	r3, [pc, #460]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a72      	ldr	r2, [pc, #456]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	e00b      	b.n	8001a88 <HAL_RCC_OscConfig+0xd8>
 8001a70:	4b6f      	ldr	r3, [pc, #444]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a6e      	ldr	r2, [pc, #440]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	4b6c      	ldr	r3, [pc, #432]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a6b      	ldr	r2, [pc, #428]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d013      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a90:	f7ff fc72 	bl	8001378 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a98:	f7ff fc6e 	bl	8001378 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b64      	cmp	r3, #100	; 0x64
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e229      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aaa:	4b61      	ldr	r3, [pc, #388]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0f0      	beq.n	8001a98 <HAL_RCC_OscConfig+0xe8>
 8001ab6:	e014      	b.n	8001ae2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab8:	f7ff fc5e 	bl	8001378 <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac0:	f7ff fc5a 	bl	8001378 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b64      	cmp	r3, #100	; 0x64
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e215      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad2:	4b57      	ldr	r3, [pc, #348]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1f0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x110>
 8001ade:	e000      	b.n	8001ae2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d069      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aee:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f003 030c 	and.w	r3, r3, #12
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d00b      	beq.n	8001b12 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001afa:	4b4d      	ldr	r3, [pc, #308]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b08      	cmp	r3, #8
 8001b04:	d11c      	bne.n	8001b40 <HAL_RCC_OscConfig+0x190>
 8001b06:	4b4a      	ldr	r3, [pc, #296]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d116      	bne.n	8001b40 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b12:	4b47      	ldr	r3, [pc, #284]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d005      	beq.n	8001b2a <HAL_RCC_OscConfig+0x17a>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d001      	beq.n	8001b2a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e1e9      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2a:	4b41      	ldr	r3, [pc, #260]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	493d      	ldr	r1, [pc, #244]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b3e:	e040      	b.n	8001bc2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d023      	beq.n	8001b90 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b48:	4b39      	ldr	r3, [pc, #228]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a38      	ldr	r2, [pc, #224]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b54:	f7ff fc10 	bl	8001378 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b5c:	f7ff fc0c 	bl	8001378 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e1c7      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6e:	4b30      	ldr	r3, [pc, #192]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d0f0      	beq.n	8001b5c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7a:	4b2d      	ldr	r3, [pc, #180]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	4929      	ldr	r1, [pc, #164]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]
 8001b8e:	e018      	b.n	8001bc2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b90:	4b27      	ldr	r3, [pc, #156]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a26      	ldr	r2, [pc, #152]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001b96:	f023 0301 	bic.w	r3, r3, #1
 8001b9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b9c:	f7ff fbec 	bl	8001378 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba4:	f7ff fbe8 	bl	8001378 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e1a3      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb6:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0308 	and.w	r3, r3, #8
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d038      	beq.n	8001c40 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d019      	beq.n	8001c0a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bd6:	4b16      	ldr	r3, [pc, #88]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bda:	4a15      	ldr	r2, [pc, #84]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be2:	f7ff fbc9 	bl	8001378 <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bea:	f7ff fbc5 	bl	8001378 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e180      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bfc:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0x23a>
 8001c08:	e01a      	b.n	8001c40 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001c0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c0e:	4a08      	ldr	r2, [pc, #32]	; (8001c30 <HAL_RCC_OscConfig+0x280>)
 8001c10:	f023 0301 	bic.w	r3, r3, #1
 8001c14:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c16:	f7ff fbaf 	bl	8001378 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c1e:	f7ff fbab 	bl	8001378 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d903      	bls.n	8001c34 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e166      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
 8001c30:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c34:	4b92      	ldr	r3, [pc, #584]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001c36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c38:	f003 0302 	and.w	r3, r3, #2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1ee      	bne.n	8001c1e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f000 80a4 	beq.w	8001d96 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c4e:	4b8c      	ldr	r3, [pc, #560]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10d      	bne.n	8001c76 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c5a:	4b89      	ldr	r3, [pc, #548]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	4a88      	ldr	r2, [pc, #544]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c64:	6413      	str	r3, [r2, #64]	; 0x40
 8001c66:	4b86      	ldr	r3, [pc, #536]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c72:	2301      	movs	r3, #1
 8001c74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c76:	4b83      	ldr	r3, [pc, #524]	; (8001e84 <HAL_RCC_OscConfig+0x4d4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d118      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001c82:	4b80      	ldr	r3, [pc, #512]	; (8001e84 <HAL_RCC_OscConfig+0x4d4>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a7f      	ldr	r2, [pc, #508]	; (8001e84 <HAL_RCC_OscConfig+0x4d4>)
 8001c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c8e:	f7ff fb73 	bl	8001378 <HAL_GetTick>
 8001c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c94:	e008      	b.n	8001ca8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c96:	f7ff fb6f 	bl	8001378 <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b64      	cmp	r3, #100	; 0x64
 8001ca2:	d901      	bls.n	8001ca8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	e12a      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ca8:	4b76      	ldr	r3, [pc, #472]	; (8001e84 <HAL_RCC_OscConfig+0x4d4>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f0      	beq.n	8001c96 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d106      	bne.n	8001cca <HAL_RCC_OscConfig+0x31a>
 8001cbc:	4b70      	ldr	r3, [pc, #448]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc0:	4a6f      	ldr	r2, [pc, #444]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc8:	e02d      	b.n	8001d26 <HAL_RCC_OscConfig+0x376>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10c      	bne.n	8001cec <HAL_RCC_OscConfig+0x33c>
 8001cd2:	4b6b      	ldr	r3, [pc, #428]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd6:	4a6a      	ldr	r2, [pc, #424]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001cd8:	f023 0301 	bic.w	r3, r3, #1
 8001cdc:	6713      	str	r3, [r2, #112]	; 0x70
 8001cde:	4b68      	ldr	r3, [pc, #416]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce2:	4a67      	ldr	r2, [pc, #412]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001ce4:	f023 0304 	bic.w	r3, r3, #4
 8001ce8:	6713      	str	r3, [r2, #112]	; 0x70
 8001cea:	e01c      	b.n	8001d26 <HAL_RCC_OscConfig+0x376>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b05      	cmp	r3, #5
 8001cf2:	d10c      	bne.n	8001d0e <HAL_RCC_OscConfig+0x35e>
 8001cf4:	4b62      	ldr	r3, [pc, #392]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf8:	4a61      	ldr	r2, [pc, #388]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001cfa:	f043 0304 	orr.w	r3, r3, #4
 8001cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8001d00:	4b5f      	ldr	r3, [pc, #380]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d04:	4a5e      	ldr	r2, [pc, #376]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001d0c:	e00b      	b.n	8001d26 <HAL_RCC_OscConfig+0x376>
 8001d0e:	4b5c      	ldr	r3, [pc, #368]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d12:	4a5b      	ldr	r2, [pc, #364]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d14:	f023 0301 	bic.w	r3, r3, #1
 8001d18:	6713      	str	r3, [r2, #112]	; 0x70
 8001d1a:	4b59      	ldr	r3, [pc, #356]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1e:	4a58      	ldr	r2, [pc, #352]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d20:	f023 0304 	bic.w	r3, r3, #4
 8001d24:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d015      	beq.n	8001d5a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2e:	f7ff fb23 	bl	8001378 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d34:	e00a      	b.n	8001d4c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d36:	f7ff fb1f 	bl	8001378 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e0d8      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d4c:	4b4c      	ldr	r3, [pc, #304]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0ee      	beq.n	8001d36 <HAL_RCC_OscConfig+0x386>
 8001d58:	e014      	b.n	8001d84 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5a:	f7ff fb0d 	bl	8001378 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff fb09 	bl	8001378 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e0c2      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d78:	4b41      	ldr	r3, [pc, #260]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1ee      	bne.n	8001d62 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d84:	7dfb      	ldrb	r3, [r7, #23]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d105      	bne.n	8001d96 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d8a:	4b3d      	ldr	r3, [pc, #244]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	4a3c      	ldr	r2, [pc, #240]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001d90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d94:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f000 80ae 	beq.w	8001efc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da0:	4b37      	ldr	r3, [pc, #220]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 030c 	and.w	r3, r3, #12
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d06d      	beq.n	8001e88 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d14b      	bne.n	8001e4c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db4:	4b32      	ldr	r3, [pc, #200]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a31      	ldr	r2, [pc, #196]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001dba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc0:	f7ff fada 	bl	8001378 <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dc8:	f7ff fad6 	bl	8001378 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e091      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dda:	4b29      	ldr	r3, [pc, #164]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f0      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69da      	ldr	r2, [r3, #28]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a1b      	ldr	r3, [r3, #32]
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df4:	019b      	lsls	r3, r3, #6
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfc:	085b      	lsrs	r3, r3, #1
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	041b      	lsls	r3, r3, #16
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e08:	061b      	lsls	r3, r3, #24
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e10:	071b      	lsls	r3, r3, #28
 8001e12:	491b      	ldr	r1, [pc, #108]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e18:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e24:	f7ff faa8 	bl	8001378 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2c:	f7ff faa4 	bl	8001378 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e05f      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0x47c>
 8001e4a:	e057      	b.n	8001efc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a0b      	ldr	r2, [pc, #44]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e58:	f7ff fa8e 	bl	8001378 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e60:	f7ff fa8a 	bl	8001378 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e045      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e72:	4b03      	ldr	r3, [pc, #12]	; (8001e80 <HAL_RCC_OscConfig+0x4d0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f0      	bne.n	8001e60 <HAL_RCC_OscConfig+0x4b0>
 8001e7e:	e03d      	b.n	8001efc <HAL_RCC_OscConfig+0x54c>
 8001e80:	40023800 	.word	0x40023800
 8001e84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001e88:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <HAL_RCC_OscConfig+0x558>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d030      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d129      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d122      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001eb8:	4013      	ands	r3, r2
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ebe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d119      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ece:	085b      	lsrs	r3, r3, #1
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d10f      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d107      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e000      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3718      	adds	r7, #24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40023800 	.word	0x40023800

08001f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e0d0      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f24:	4b6a      	ldr	r3, [pc, #424]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 030f 	and.w	r3, r3, #15
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d910      	bls.n	8001f54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b67      	ldr	r3, [pc, #412]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 020f 	bic.w	r2, r3, #15
 8001f3a:	4965      	ldr	r1, [pc, #404]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b63      	ldr	r3, [pc, #396]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d001      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0b8      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f6c:	4b59      	ldr	r3, [pc, #356]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a58      	ldr	r2, [pc, #352]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d005      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f84:	4b53      	ldr	r3, [pc, #332]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	4a52      	ldr	r2, [pc, #328]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f90:	4b50      	ldr	r3, [pc, #320]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	494d      	ldr	r1, [pc, #308]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d040      	beq.n	8002030 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d107      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	4b47      	ldr	r3, [pc, #284]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d115      	bne.n	8001fee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e07f      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d107      	bne.n	8001fde <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fce:	4b41      	ldr	r3, [pc, #260]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d109      	bne.n	8001fee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e073      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fde:	4b3d      	ldr	r3, [pc, #244]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e06b      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fee:	4b39      	ldr	r3, [pc, #228]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f023 0203 	bic.w	r2, r3, #3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	4936      	ldr	r1, [pc, #216]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002000:	f7ff f9ba 	bl	8001378 <HAL_GetTick>
 8002004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002006:	e00a      	b.n	800201e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002008:	f7ff f9b6 	bl	8001378 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	f241 3288 	movw	r2, #5000	; 0x1388
 8002016:	4293      	cmp	r3, r2
 8002018:	d901      	bls.n	800201e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e053      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201e:	4b2d      	ldr	r3, [pc, #180]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 020c 	and.w	r2, r3, #12
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	429a      	cmp	r2, r3
 800202e:	d1eb      	bne.n	8002008 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002030:	4b27      	ldr	r3, [pc, #156]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 030f 	and.w	r3, r3, #15
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	429a      	cmp	r2, r3
 800203c:	d210      	bcs.n	8002060 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203e:	4b24      	ldr	r3, [pc, #144]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 020f 	bic.w	r2, r3, #15
 8002046:	4922      	ldr	r1, [pc, #136]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	4313      	orrs	r3, r2
 800204c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	429a      	cmp	r2, r3
 800205a:	d001      	beq.n	8002060 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e032      	b.n	80020c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d008      	beq.n	800207e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800206c:	4b19      	ldr	r3, [pc, #100]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	4916      	ldr	r1, [pc, #88]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 800207a:	4313      	orrs	r3, r2
 800207c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b00      	cmp	r3, #0
 8002088:	d009      	beq.n	800209e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800208a:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	490e      	ldr	r1, [pc, #56]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 800209a:	4313      	orrs	r3, r2
 800209c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800209e:	f000 f821 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 80020a2:	4602      	mov	r2, r0
 80020a4:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	490a      	ldr	r1, [pc, #40]	; (80020d8 <HAL_RCC_ClockConfig+0x1cc>)
 80020b0:	5ccb      	ldrb	r3, [r1, r3]
 80020b2:	fa22 f303 	lsr.w	r3, r2, r3
 80020b6:	4a09      	ldr	r2, [pc, #36]	; (80020dc <HAL_RCC_ClockConfig+0x1d0>)
 80020b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_RCC_ClockConfig+0x1d4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe fe84 	bl	8000dcc <HAL_InitTick>

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40023c00 	.word	0x40023c00
 80020d4:	40023800 	.word	0x40023800
 80020d8:	08009488 	.word	0x08009488
 80020dc:	20000000 	.word	0x20000000
 80020e0:	20000004 	.word	0x20000004

080020e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020e8:	b090      	sub	sp, #64	; 0x40
 80020ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	637b      	str	r3, [r7, #52]	; 0x34
 80020f0:	2300      	movs	r3, #0
 80020f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020f4:	2300      	movs	r3, #0
 80020f6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020fc:	4b59      	ldr	r3, [pc, #356]	; (8002264 <HAL_RCC_GetSysClockFreq+0x180>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 030c 	and.w	r3, r3, #12
 8002104:	2b08      	cmp	r3, #8
 8002106:	d00d      	beq.n	8002124 <HAL_RCC_GetSysClockFreq+0x40>
 8002108:	2b08      	cmp	r3, #8
 800210a:	f200 80a1 	bhi.w	8002250 <HAL_RCC_GetSysClockFreq+0x16c>
 800210e:	2b00      	cmp	r3, #0
 8002110:	d002      	beq.n	8002118 <HAL_RCC_GetSysClockFreq+0x34>
 8002112:	2b04      	cmp	r3, #4
 8002114:	d003      	beq.n	800211e <HAL_RCC_GetSysClockFreq+0x3a>
 8002116:	e09b      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002118:	4b53      	ldr	r3, [pc, #332]	; (8002268 <HAL_RCC_GetSysClockFreq+0x184>)
 800211a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800211c:	e09b      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800211e:	4b53      	ldr	r3, [pc, #332]	; (800226c <HAL_RCC_GetSysClockFreq+0x188>)
 8002120:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002122:	e098      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002124:	4b4f      	ldr	r3, [pc, #316]	; (8002264 <HAL_RCC_GetSysClockFreq+0x180>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800212c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800212e:	4b4d      	ldr	r3, [pc, #308]	; (8002264 <HAL_RCC_GetSysClockFreq+0x180>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d028      	beq.n	800218c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800213a:	4b4a      	ldr	r3, [pc, #296]	; (8002264 <HAL_RCC_GetSysClockFreq+0x180>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	099b      	lsrs	r3, r3, #6
 8002140:	2200      	movs	r2, #0
 8002142:	623b      	str	r3, [r7, #32]
 8002144:	627a      	str	r2, [r7, #36]	; 0x24
 8002146:	6a3b      	ldr	r3, [r7, #32]
 8002148:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800214c:	2100      	movs	r1, #0
 800214e:	4b47      	ldr	r3, [pc, #284]	; (800226c <HAL_RCC_GetSysClockFreq+0x188>)
 8002150:	fb03 f201 	mul.w	r2, r3, r1
 8002154:	2300      	movs	r3, #0
 8002156:	fb00 f303 	mul.w	r3, r0, r3
 800215a:	4413      	add	r3, r2
 800215c:	4a43      	ldr	r2, [pc, #268]	; (800226c <HAL_RCC_GetSysClockFreq+0x188>)
 800215e:	fba0 1202 	umull	r1, r2, r0, r2
 8002162:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002164:	460a      	mov	r2, r1
 8002166:	62ba      	str	r2, [r7, #40]	; 0x28
 8002168:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800216a:	4413      	add	r3, r2
 800216c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800216e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002170:	2200      	movs	r2, #0
 8002172:	61bb      	str	r3, [r7, #24]
 8002174:	61fa      	str	r2, [r7, #28]
 8002176:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800217a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800217e:	f7fe fa73 	bl	8000668 <__aeabi_uldivmod>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	4613      	mov	r3, r2
 8002188:	63fb      	str	r3, [r7, #60]	; 0x3c
 800218a:	e053      	b.n	8002234 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800218c:	4b35      	ldr	r3, [pc, #212]	; (8002264 <HAL_RCC_GetSysClockFreq+0x180>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	099b      	lsrs	r3, r3, #6
 8002192:	2200      	movs	r2, #0
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	617a      	str	r2, [r7, #20]
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800219e:	f04f 0b00 	mov.w	fp, #0
 80021a2:	4652      	mov	r2, sl
 80021a4:	465b      	mov	r3, fp
 80021a6:	f04f 0000 	mov.w	r0, #0
 80021aa:	f04f 0100 	mov.w	r1, #0
 80021ae:	0159      	lsls	r1, r3, #5
 80021b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021b4:	0150      	lsls	r0, r2, #5
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	ebb2 080a 	subs.w	r8, r2, sl
 80021be:	eb63 090b 	sbc.w	r9, r3, fp
 80021c2:	f04f 0200 	mov.w	r2, #0
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021ce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021d2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80021d6:	ebb2 0408 	subs.w	r4, r2, r8
 80021da:	eb63 0509 	sbc.w	r5, r3, r9
 80021de:	f04f 0200 	mov.w	r2, #0
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	00eb      	lsls	r3, r5, #3
 80021e8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021ec:	00e2      	lsls	r2, r4, #3
 80021ee:	4614      	mov	r4, r2
 80021f0:	461d      	mov	r5, r3
 80021f2:	eb14 030a 	adds.w	r3, r4, sl
 80021f6:	603b      	str	r3, [r7, #0]
 80021f8:	eb45 030b 	adc.w	r3, r5, fp
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	f04f 0300 	mov.w	r3, #0
 8002206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800220a:	4629      	mov	r1, r5
 800220c:	028b      	lsls	r3, r1, #10
 800220e:	4621      	mov	r1, r4
 8002210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002214:	4621      	mov	r1, r4
 8002216:	028a      	lsls	r2, r1, #10
 8002218:	4610      	mov	r0, r2
 800221a:	4619      	mov	r1, r3
 800221c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800221e:	2200      	movs	r2, #0
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	60fa      	str	r2, [r7, #12]
 8002224:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002228:	f7fe fa1e 	bl	8000668 <__aeabi_uldivmod>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4613      	mov	r3, r2
 8002232:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <HAL_RCC_GetSysClockFreq+0x180>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	0c1b      	lsrs	r3, r3, #16
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	3301      	adds	r3, #1
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002244:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002248:	fbb2 f3f3 	udiv	r3, r2, r3
 800224c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800224e:	e002      	b.n	8002256 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <HAL_RCC_GetSysClockFreq+0x184>)
 8002252:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002258:	4618      	mov	r0, r3
 800225a:	3740      	adds	r7, #64	; 0x40
 800225c:	46bd      	mov	sp, r7
 800225e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800
 8002268:	00f42400 	.word	0x00f42400
 800226c:	017d7840 	.word	0x017d7840

08002270 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <HAL_RCC_GetHCLKFreq+0x14>)
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	20000000 	.word	0x20000000

08002288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800228c:	f7ff fff0 	bl	8002270 <HAL_RCC_GetHCLKFreq>
 8002290:	4602      	mov	r2, r0
 8002292:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	0a9b      	lsrs	r3, r3, #10
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	4903      	ldr	r1, [pc, #12]	; (80022ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800229e:	5ccb      	ldrb	r3, [r1, r3]
 80022a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40023800 	.word	0x40023800
 80022ac:	08009498 	.word	0x08009498

080022b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022b4:	f7ff ffdc 	bl	8002270 <HAL_RCC_GetHCLKFreq>
 80022b8:	4602      	mov	r2, r0
 80022ba:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	0b5b      	lsrs	r3, r3, #13
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	4903      	ldr	r1, [pc, #12]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022c6:	5ccb      	ldrb	r3, [r1, r3]
 80022c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40023800 	.word	0x40023800
 80022d4:	08009498 	.word	0x08009498

080022d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	220f      	movs	r2, #15
 80022e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022e8:	4b12      	ldr	r3, [pc, #72]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 0203 	and.w	r2, r3, #3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022f4:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002300:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800230c:	4b09      	ldr	r3, [pc, #36]	; (8002334 <HAL_RCC_GetClockConfig+0x5c>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	08db      	lsrs	r3, r3, #3
 8002312:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800231a:	4b07      	ldr	r3, [pc, #28]	; (8002338 <HAL_RCC_GetClockConfig+0x60>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 020f 	and.w	r2, r3, #15
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	601a      	str	r2, [r3, #0]
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800
 8002338:	40023c00 	.word	0x40023c00

0800233c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b088      	sub	sp, #32
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d012      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002364:	4b69      	ldr	r3, [pc, #420]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	4a68      	ldr	r2, [pc, #416]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800236a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800236e:	6093      	str	r3, [r2, #8]
 8002370:	4b66      	ldr	r3, [pc, #408]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002378:	4964      	ldr	r1, [pc, #400]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800237a:	4313      	orrs	r3, r2
 800237c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002386:	2301      	movs	r3, #1
 8002388:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d017      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002396:	4b5d      	ldr	r3, [pc, #372]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002398:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800239c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a4:	4959      	ldr	r1, [pc, #356]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023b4:	d101      	bne.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80023b6:	2301      	movs	r3, #1
 80023b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80023c2:	2301      	movs	r3, #1
 80023c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d017      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023d2:	4b4e      	ldr	r3, [pc, #312]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	494a      	ldr	r1, [pc, #296]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023f0:	d101      	bne.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80023f2:	2301      	movs	r3, #1
 80023f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80023fe:	2301      	movs	r3, #1
 8002400:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800240e:	2301      	movs	r3, #1
 8002410:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0320 	and.w	r3, r3, #32
 800241a:	2b00      	cmp	r3, #0
 800241c:	f000 808b 	beq.w	8002536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002420:	4b3a      	ldr	r3, [pc, #232]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	4a39      	ldr	r2, [pc, #228]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800242a:	6413      	str	r3, [r2, #64]	; 0x40
 800242c:	4b37      	ldr	r3, [pc, #220]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002438:	4b35      	ldr	r3, [pc, #212]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a34      	ldr	r2, [pc, #208]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800243e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002442:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002444:	f7fe ff98 	bl	8001378 <HAL_GetTick>
 8002448:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800244a:	e008      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244c:	f7fe ff94 	bl	8001378 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b64      	cmp	r3, #100	; 0x64
 8002458:	d901      	bls.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e38f      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800245e:	4b2c      	ldr	r3, [pc, #176]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0f0      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800246a:	4b28      	ldr	r3, [pc, #160]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800246c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800246e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002472:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d035      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	429a      	cmp	r2, r3
 8002486:	d02e      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002488:	4b20      	ldr	r3, [pc, #128]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800248a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800248c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002490:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002492:	4b1e      	ldr	r3, [pc, #120]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002496:	4a1d      	ldr	r2, [pc, #116]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800249c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800249e:	4b1b      	ldr	r3, [pc, #108]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a2:	4a1a      	ldr	r2, [pc, #104]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80024aa:	4a18      	ldr	r2, [pc, #96]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80024b0:	4b16      	ldr	r3, [pc, #88]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d114      	bne.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024bc:	f7fe ff5c 	bl	8001378 <HAL_GetTick>
 80024c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c2:	e00a      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c4:	f7fe ff58 	bl	8001378 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d901      	bls.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e351      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0ee      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024f2:	d111      	bne.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002500:	4b04      	ldr	r3, [pc, #16]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002502:	400b      	ands	r3, r1
 8002504:	4901      	ldr	r1, [pc, #4]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002506:	4313      	orrs	r3, r2
 8002508:	608b      	str	r3, [r1, #8]
 800250a:	e00b      	b.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800250c:	40023800 	.word	0x40023800
 8002510:	40007000 	.word	0x40007000
 8002514:	0ffffcff 	.word	0x0ffffcff
 8002518:	4bac      	ldr	r3, [pc, #688]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	4aab      	ldr	r2, [pc, #684]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800251e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002522:	6093      	str	r3, [r2, #8]
 8002524:	4ba9      	ldr	r3, [pc, #676]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002526:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002530:	49a6      	ldr	r1, [pc, #664]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002532:	4313      	orrs	r3, r2
 8002534:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0310 	and.w	r3, r3, #16
 800253e:	2b00      	cmp	r3, #0
 8002540:	d010      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002542:	4ba2      	ldr	r3, [pc, #648]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002548:	4aa0      	ldr	r2, [pc, #640]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800254a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800254e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002552:	4b9e      	ldr	r3, [pc, #632]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002554:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255c:	499b      	ldr	r1, [pc, #620]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800255e:	4313      	orrs	r3, r2
 8002560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00a      	beq.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002570:	4b96      	ldr	r3, [pc, #600]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002576:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800257e:	4993      	ldr	r1, [pc, #588]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002580:	4313      	orrs	r3, r2
 8002582:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00a      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002592:	4b8e      	ldr	r3, [pc, #568]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002598:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025a0:	498a      	ldr	r1, [pc, #552]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00a      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025b4:	4b85      	ldr	r3, [pc, #532]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025c2:	4982      	ldr	r1, [pc, #520]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00a      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80025d6:	4b7d      	ldr	r3, [pc, #500]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e4:	4979      	ldr	r1, [pc, #484]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d00a      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025f8:	4b74      	ldr	r3, [pc, #464]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fe:	f023 0203 	bic.w	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002606:	4971      	ldr	r1, [pc, #452]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002608:	4313      	orrs	r3, r2
 800260a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00a      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800261a:	4b6c      	ldr	r3, [pc, #432]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800261c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002620:	f023 020c 	bic.w	r2, r3, #12
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002628:	4968      	ldr	r1, [pc, #416]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800262a:	4313      	orrs	r3, r2
 800262c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00a      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800263c:	4b63      	ldr	r3, [pc, #396]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800263e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002642:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800264a:	4960      	ldr	r1, [pc, #384]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00a      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800265e:	4b5b      	ldr	r3, [pc, #364]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002664:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800266c:	4957      	ldr	r1, [pc, #348]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800266e:	4313      	orrs	r3, r2
 8002670:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00a      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002680:	4b52      	ldr	r3, [pc, #328]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002686:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268e:	494f      	ldr	r1, [pc, #316]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002690:	4313      	orrs	r3, r2
 8002692:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00a      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80026a2:	4b4a      	ldr	r3, [pc, #296]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b0:	4946      	ldr	r1, [pc, #280]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00a      	beq.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80026c4:	4b41      	ldr	r3, [pc, #260]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d2:	493e      	ldr	r1, [pc, #248]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00a      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80026e6:	4b39      	ldr	r3, [pc, #228]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026f4:	4935      	ldr	r1, [pc, #212]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00a      	beq.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002708:	4b30      	ldr	r3, [pc, #192]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800270a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800270e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002716:	492d      	ldr	r1, [pc, #180]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002718:	4313      	orrs	r3, r2
 800271a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d011      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800272a:	4b28      	ldr	r3, [pc, #160]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800272c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002730:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002738:	4924      	ldr	r1, [pc, #144]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800273a:	4313      	orrs	r3, r2
 800273c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002744:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002748:	d101      	bne.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800274a:	2301      	movs	r3, #1
 800274c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800275a:	2301      	movs	r3, #1
 800275c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800276a:	4b18      	ldr	r3, [pc, #96]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800276c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002770:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002778:	4914      	ldr	r1, [pc, #80]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00b      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800278c:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800278e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002792:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800279c:	490b      	ldr	r1, [pc, #44]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00f      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027c0:	4902      	ldr	r1, [pc, #8]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027c8:	e002      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80027ca:	bf00      	nop
 80027cc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80027dc:	4b8a      	ldr	r3, [pc, #552]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027e2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ec:	4986      	ldr	r1, [pc, #536]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00b      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002800:	4b81      	ldr	r3, [pc, #516]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002802:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002806:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002810:	497d      	ldr	r1, [pc, #500]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002812:	4313      	orrs	r3, r2
 8002814:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d006      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002826:	2b00      	cmp	r3, #0
 8002828:	f000 80d6 	beq.w	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800282c:	4b76      	ldr	r3, [pc, #472]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a75      	ldr	r2, [pc, #468]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002832:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002836:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002838:	f7fe fd9e 	bl	8001378 <HAL_GetTick>
 800283c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002840:	f7fe fd9a 	bl	8001378 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b64      	cmp	r3, #100	; 0x64
 800284c:	d901      	bls.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e195      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002852:	4b6d      	ldr	r3, [pc, #436]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1f0      	bne.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b00      	cmp	r3, #0
 8002868:	d021      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x572>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800286e:	2b00      	cmp	r3, #0
 8002870:	d11d      	bne.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002872:	4b65      	ldr	r3, [pc, #404]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002874:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002878:	0c1b      	lsrs	r3, r3, #16
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002880:	4b61      	ldr	r3, [pc, #388]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002882:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002886:	0e1b      	lsrs	r3, r3, #24
 8002888:	f003 030f 	and.w	r3, r3, #15
 800288c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	019a      	lsls	r2, r3, #6
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	041b      	lsls	r3, r3, #16
 8002898:	431a      	orrs	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	061b      	lsls	r3, r3, #24
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	071b      	lsls	r3, r3, #28
 80028a6:	4958      	ldr	r1, [pc, #352]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d004      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028c2:	d00a      	beq.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d02e      	beq.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028d8:	d129      	bne.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80028da:	4b4b      	ldr	r3, [pc, #300]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028e0:	0c1b      	lsrs	r3, r3, #16
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80028e8:	4b47      	ldr	r3, [pc, #284]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028ee:	0f1b      	lsrs	r3, r3, #28
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	019a      	lsls	r2, r3, #6
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	041b      	lsls	r3, r3, #16
 8002900:	431a      	orrs	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	061b      	lsls	r3, r3, #24
 8002908:	431a      	orrs	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	071b      	lsls	r3, r3, #28
 800290e:	493e      	ldr	r1, [pc, #248]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002910:	4313      	orrs	r3, r2
 8002912:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002916:	4b3c      	ldr	r3, [pc, #240]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002918:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800291c:	f023 021f 	bic.w	r2, r3, #31
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002924:	3b01      	subs	r3, #1
 8002926:	4938      	ldr	r1, [pc, #224]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002928:	4313      	orrs	r3, r2
 800292a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d01d      	beq.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800293a:	4b33      	ldr	r3, [pc, #204]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800293c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002940:	0e1b      	lsrs	r3, r3, #24
 8002942:	f003 030f 	and.w	r3, r3, #15
 8002946:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002948:	4b2f      	ldr	r3, [pc, #188]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800294a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800294e:	0f1b      	lsrs	r3, r3, #28
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	019a      	lsls	r2, r3, #6
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	041b      	lsls	r3, r3, #16
 8002962:	431a      	orrs	r2, r3
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	061b      	lsls	r3, r3, #24
 8002968:	431a      	orrs	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	071b      	lsls	r3, r3, #28
 800296e:	4926      	ldr	r1, [pc, #152]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002970:	4313      	orrs	r3, r2
 8002972:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d011      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	019a      	lsls	r2, r3, #6
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	041b      	lsls	r3, r3, #16
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	061b      	lsls	r3, r3, #24
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	071b      	lsls	r3, r3, #28
 800299e:	491a      	ldr	r1, [pc, #104]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80029a6:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a17      	ldr	r2, [pc, #92]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029b2:	f7fe fce1 	bl	8001378 <HAL_GetTick>
 80029b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80029b8:	e008      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80029ba:	f7fe fcdd 	bl	8001378 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b64      	cmp	r3, #100	; 0x64
 80029c6:	d901      	bls.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e0d8      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80029cc:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d0f0      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	f040 80ce 	bne.w	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80029e0:	4b09      	ldr	r3, [pc, #36]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a08      	ldr	r2, [pc, #32]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029ec:	f7fe fcc4 	bl	8001378 <HAL_GetTick>
 80029f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80029f2:	e00b      	b.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80029f4:	f7fe fcc0 	bl	8001378 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b64      	cmp	r3, #100	; 0x64
 8002a00:	d904      	bls.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e0bb      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a0c:	4b5e      	ldr	r3, [pc, #376]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a18:	d0ec      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d009      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d02e      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d12a      	bne.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a42:	4b51      	ldr	r3, [pc, #324]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a48:	0c1b      	lsrs	r3, r3, #16
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a50:	4b4d      	ldr	r3, [pc, #308]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a56:	0f1b      	lsrs	r3, r3, #28
 8002a58:	f003 0307 	and.w	r3, r3, #7
 8002a5c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	019a      	lsls	r2, r3, #6
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	041b      	lsls	r3, r3, #16
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	061b      	lsls	r3, r3, #24
 8002a70:	431a      	orrs	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	071b      	lsls	r3, r3, #28
 8002a76:	4944      	ldr	r1, [pc, #272]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002a7e:	4b42      	ldr	r3, [pc, #264]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a84:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	021b      	lsls	r3, r3, #8
 8002a90:	493d      	ldr	r1, [pc, #244]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d022      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002aa8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aac:	d11d      	bne.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002aae:	4b36      	ldr	r3, [pc, #216]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab4:	0e1b      	lsrs	r3, r3, #24
 8002ab6:	f003 030f 	and.w	r3, r3, #15
 8002aba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002abc:	4b32      	ldr	r3, [pc, #200]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac2:	0f1b      	lsrs	r3, r3, #28
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	019a      	lsls	r2, r3, #6
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	041b      	lsls	r3, r3, #16
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	061b      	lsls	r3, r3, #24
 8002adc:	431a      	orrs	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	071b      	lsls	r3, r3, #28
 8002ae2:	4929      	ldr	r1, [pc, #164]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d028      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002af6:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002afc:	0e1b      	lsrs	r3, r3, #24
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b04:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0a:	0c1b      	lsrs	r3, r3, #16
 8002b0c:	f003 0303 	and.w	r3, r3, #3
 8002b10:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	019a      	lsls	r2, r3, #6
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	041b      	lsls	r3, r3, #16
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	061b      	lsls	r3, r3, #24
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	071b      	lsls	r3, r3, #28
 8002b2a:	4917      	ldr	r1, [pc, #92]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002b32:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b40:	4911      	ldr	r1, [pc, #68]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002b48:	4b0f      	ldr	r3, [pc, #60]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b54:	f7fe fc10 	bl	8001378 <HAL_GetTick>
 8002b58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b5c:	f7fe fc0c 	bl	8001378 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	; 0x64
 8002b68:	d901      	bls.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e007      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b6e:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b7a:	d1ef      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3720      	adds	r7, #32
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40023800 	.word	0x40023800

08002b8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e049      	b.n	8002c32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7fe fad0 	bl	8001158 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4610      	mov	r0, r2
 8002bcc:	f000 fac0 	bl	8003150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d001      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e054      	b.n	8002cfe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a26      	ldr	r2, [pc, #152]	; (8002d0c <HAL_TIM_Base_Start_IT+0xd0>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d022      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c7e:	d01d      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a22      	ldr	r2, [pc, #136]	; (8002d10 <HAL_TIM_Base_Start_IT+0xd4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d018      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a21      	ldr	r2, [pc, #132]	; (8002d14 <HAL_TIM_Base_Start_IT+0xd8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d013      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a1f      	ldr	r2, [pc, #124]	; (8002d18 <HAL_TIM_Base_Start_IT+0xdc>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d00e      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a1e      	ldr	r2, [pc, #120]	; (8002d1c <HAL_TIM_Base_Start_IT+0xe0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d009      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a1c      	ldr	r2, [pc, #112]	; (8002d20 <HAL_TIM_Base_Start_IT+0xe4>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d004      	beq.n	8002cbc <HAL_TIM_Base_Start_IT+0x80>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a1b      	ldr	r2, [pc, #108]	; (8002d24 <HAL_TIM_Base_Start_IT+0xe8>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d115      	bne.n	8002ce8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	4b19      	ldr	r3, [pc, #100]	; (8002d28 <HAL_TIM_Base_Start_IT+0xec>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2b06      	cmp	r3, #6
 8002ccc:	d015      	beq.n	8002cfa <HAL_TIM_Base_Start_IT+0xbe>
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cd4:	d011      	beq.n	8002cfa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0201 	orr.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce6:	e008      	b.n	8002cfa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0201 	orr.w	r2, r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	e000      	b.n	8002cfc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3714      	adds	r7, #20
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40010000 	.word	0x40010000
 8002d10:	40000400 	.word	0x40000400
 8002d14:	40000800 	.word	0x40000800
 8002d18:	40000c00 	.word	0x40000c00
 8002d1c:	40010400 	.word	0x40010400
 8002d20:	40014000 	.word	0x40014000
 8002d24:	40001800 	.word	0x40001800
 8002d28:	00010007 	.word	0x00010007

08002d2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d122      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d11b      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0202 	mvn.w	r2, #2
 8002d58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f9d0 	bl	8003114 <HAL_TIM_IC_CaptureCallback>
 8002d74:	e005      	b.n	8002d82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f9c2 	bl	8003100 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f9d3 	bl	8003128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d122      	bne.n	8002ddc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d11b      	bne.n	8002ddc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f06f 0204 	mvn.w	r2, #4
 8002dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2202      	movs	r2, #2
 8002db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f9a6 	bl	8003114 <HAL_TIM_IC_CaptureCallback>
 8002dc8:	e005      	b.n	8002dd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f998 	bl	8003100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 f9a9 	bl	8003128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d122      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d11b      	bne.n	8002e30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0208 	mvn.w	r2, #8
 8002e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2204      	movs	r2, #4
 8002e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f97c 	bl	8003114 <HAL_TIM_IC_CaptureCallback>
 8002e1c:	e005      	b.n	8002e2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f96e 	bl	8003100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f000 f97f 	bl	8003128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	f003 0310 	and.w	r3, r3, #16
 8002e3a:	2b10      	cmp	r3, #16
 8002e3c:	d122      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f003 0310 	and.w	r3, r3, #16
 8002e48:	2b10      	cmp	r3, #16
 8002e4a:	d11b      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f06f 0210 	mvn.w	r2, #16
 8002e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2208      	movs	r2, #8
 8002e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f952 	bl	8003114 <HAL_TIM_IC_CaptureCallback>
 8002e70:	e005      	b.n	8002e7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f944 	bl	8003100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 f955 	bl	8003128 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d10e      	bne.n	8002eb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d107      	bne.n	8002eb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f06f 0201 	mvn.w	r2, #1
 8002ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7fd ff52 	bl	8000d54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eba:	2b80      	cmp	r3, #128	; 0x80
 8002ebc:	d10e      	bne.n	8002edc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec8:	2b80      	cmp	r3, #128	; 0x80
 8002eca:	d107      	bne.n	8002edc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fb0c 	bl	80034f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eea:	d10e      	bne.n	8002f0a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef6:	2b80      	cmp	r3, #128	; 0x80
 8002ef8:	d107      	bne.n	8002f0a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002f02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 faff 	bl	8003508 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f14:	2b40      	cmp	r3, #64	; 0x40
 8002f16:	d10e      	bne.n	8002f36 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f22:	2b40      	cmp	r3, #64	; 0x40
 8002f24:	d107      	bne.n	8002f36 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f903 	bl	800313c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	d10e      	bne.n	8002f62 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	d107      	bne.n	8002f62 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f06f 0220 	mvn.w	r2, #32
 8002f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fabf 	bl	80034e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f62:	bf00      	nop
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
	...

08002f6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_TIM_ConfigClockSource+0x1c>
 8002f84:	2302      	movs	r3, #2
 8002f86:	e0b4      	b.n	80030f2 <HAL_TIM_ConfigClockSource+0x186>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	4b56      	ldr	r3, [pc, #344]	; (80030fc <HAL_TIM_ConfigClockSource+0x190>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fc0:	d03e      	beq.n	8003040 <HAL_TIM_ConfigClockSource+0xd4>
 8002fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fc6:	f200 8087 	bhi.w	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fce:	f000 8086 	beq.w	80030de <HAL_TIM_ConfigClockSource+0x172>
 8002fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fd6:	d87f      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd8:	2b70      	cmp	r3, #112	; 0x70
 8002fda:	d01a      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0xa6>
 8002fdc:	2b70      	cmp	r3, #112	; 0x70
 8002fde:	d87b      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe0:	2b60      	cmp	r3, #96	; 0x60
 8002fe2:	d050      	beq.n	8003086 <HAL_TIM_ConfigClockSource+0x11a>
 8002fe4:	2b60      	cmp	r3, #96	; 0x60
 8002fe6:	d877      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe8:	2b50      	cmp	r3, #80	; 0x50
 8002fea:	d03c      	beq.n	8003066 <HAL_TIM_ConfigClockSource+0xfa>
 8002fec:	2b50      	cmp	r3, #80	; 0x50
 8002fee:	d873      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff0:	2b40      	cmp	r3, #64	; 0x40
 8002ff2:	d058      	beq.n	80030a6 <HAL_TIM_ConfigClockSource+0x13a>
 8002ff4:	2b40      	cmp	r3, #64	; 0x40
 8002ff6:	d86f      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff8:	2b30      	cmp	r3, #48	; 0x30
 8002ffa:	d064      	beq.n	80030c6 <HAL_TIM_ConfigClockSource+0x15a>
 8002ffc:	2b30      	cmp	r3, #48	; 0x30
 8002ffe:	d86b      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003000:	2b20      	cmp	r3, #32
 8003002:	d060      	beq.n	80030c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003004:	2b20      	cmp	r3, #32
 8003006:	d867      	bhi.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003008:	2b00      	cmp	r3, #0
 800300a:	d05c      	beq.n	80030c6 <HAL_TIM_ConfigClockSource+0x15a>
 800300c:	2b10      	cmp	r3, #16
 800300e:	d05a      	beq.n	80030c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003010:	e062      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6899      	ldr	r1, [r3, #8]
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f000 f9af 	bl	8003384 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003034:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	609a      	str	r2, [r3, #8]
      break;
 800303e:	e04f      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6818      	ldr	r0, [r3, #0]
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	6899      	ldr	r1, [r3, #8]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f000 f998 	bl	8003384 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003062:	609a      	str	r2, [r3, #8]
      break;
 8003064:	e03c      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	6859      	ldr	r1, [r3, #4]
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	461a      	mov	r2, r3
 8003074:	f000 f90c 	bl	8003290 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2150      	movs	r1, #80	; 0x50
 800307e:	4618      	mov	r0, r3
 8003080:	f000 f965 	bl	800334e <TIM_ITRx_SetConfig>
      break;
 8003084:	e02c      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6818      	ldr	r0, [r3, #0]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6859      	ldr	r1, [r3, #4]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	461a      	mov	r2, r3
 8003094:	f000 f92b 	bl	80032ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2160      	movs	r1, #96	; 0x60
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 f955 	bl	800334e <TIM_ITRx_SetConfig>
      break;
 80030a4:	e01c      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6818      	ldr	r0, [r3, #0]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	6859      	ldr	r1, [r3, #4]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	461a      	mov	r2, r3
 80030b4:	f000 f8ec 	bl	8003290 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2140      	movs	r1, #64	; 0x40
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 f945 	bl	800334e <TIM_ITRx_SetConfig>
      break;
 80030c4:	e00c      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4619      	mov	r1, r3
 80030d0:	4610      	mov	r0, r2
 80030d2:	f000 f93c 	bl	800334e <TIM_ITRx_SetConfig>
      break;
 80030d6:	e003      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	73fb      	strb	r3, [r7, #15]
      break;
 80030dc:	e000      	b.n	80030e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	fffeff88 	.word	0xfffeff88

08003100 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a40      	ldr	r2, [pc, #256]	; (8003264 <TIM_Base_SetConfig+0x114>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d013      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800316e:	d00f      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a3d      	ldr	r2, [pc, #244]	; (8003268 <TIM_Base_SetConfig+0x118>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d00b      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a3c      	ldr	r2, [pc, #240]	; (800326c <TIM_Base_SetConfig+0x11c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d007      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a3b      	ldr	r2, [pc, #236]	; (8003270 <TIM_Base_SetConfig+0x120>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d003      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a3a      	ldr	r2, [pc, #232]	; (8003274 <TIM_Base_SetConfig+0x124>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d108      	bne.n	80031a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a2f      	ldr	r2, [pc, #188]	; (8003264 <TIM_Base_SetConfig+0x114>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d02b      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b0:	d027      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a2c      	ldr	r2, [pc, #176]	; (8003268 <TIM_Base_SetConfig+0x118>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d023      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a2b      	ldr	r2, [pc, #172]	; (800326c <TIM_Base_SetConfig+0x11c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01f      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a2a      	ldr	r2, [pc, #168]	; (8003270 <TIM_Base_SetConfig+0x120>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d01b      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a29      	ldr	r2, [pc, #164]	; (8003274 <TIM_Base_SetConfig+0x124>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d017      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a28      	ldr	r2, [pc, #160]	; (8003278 <TIM_Base_SetConfig+0x128>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d013      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a27      	ldr	r2, [pc, #156]	; (800327c <TIM_Base_SetConfig+0x12c>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00f      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a26      	ldr	r2, [pc, #152]	; (8003280 <TIM_Base_SetConfig+0x130>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d00b      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a25      	ldr	r2, [pc, #148]	; (8003284 <TIM_Base_SetConfig+0x134>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d007      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a24      	ldr	r2, [pc, #144]	; (8003288 <TIM_Base_SetConfig+0x138>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d003      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a23      	ldr	r2, [pc, #140]	; (800328c <TIM_Base_SetConfig+0x13c>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d108      	bne.n	8003214 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	4313      	orrs	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	4313      	orrs	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a0a      	ldr	r2, [pc, #40]	; (8003264 <TIM_Base_SetConfig+0x114>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d003      	beq.n	8003248 <TIM_Base_SetConfig+0xf8>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a0c      	ldr	r2, [pc, #48]	; (8003274 <TIM_Base_SetConfig+0x124>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d103      	bne.n	8003250 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	615a      	str	r2, [r3, #20]
}
 8003256:	bf00      	nop
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	40010000 	.word	0x40010000
 8003268:	40000400 	.word	0x40000400
 800326c:	40000800 	.word	0x40000800
 8003270:	40000c00 	.word	0x40000c00
 8003274:	40010400 	.word	0x40010400
 8003278:	40014000 	.word	0x40014000
 800327c:	40014400 	.word	0x40014400
 8003280:	40014800 	.word	0x40014800
 8003284:	40001800 	.word	0x40001800
 8003288:	40001c00 	.word	0x40001c00
 800328c:	40002000 	.word	0x40002000

08003290 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003290:	b480      	push	{r7}
 8003292:	b087      	sub	sp, #28
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	f023 0201 	bic.w	r2, r3, #1
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f023 030a 	bic.w	r3, r3, #10
 80032cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	621a      	str	r2, [r3, #32]
}
 80032e2:	bf00      	nop
 80032e4:	371c      	adds	r7, #28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b087      	sub	sp, #28
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	60f8      	str	r0, [r7, #12]
 80032f6:	60b9      	str	r1, [r7, #8]
 80032f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	f023 0210 	bic.w	r2, r3, #16
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003318:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	031b      	lsls	r3, r3, #12
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800332a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	011b      	lsls	r3, r3, #4
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	4313      	orrs	r3, r2
 8003334:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	621a      	str	r2, [r3, #32]
}
 8003342:	bf00      	nop
 8003344:	371c      	adds	r7, #28
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr

0800334e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800334e:	b480      	push	{r7}
 8003350:	b085      	sub	sp, #20
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
 8003356:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003364:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	4313      	orrs	r3, r2
 800336c:	f043 0307 	orr.w	r3, r3, #7
 8003370:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	609a      	str	r2, [r3, #8]
}
 8003378:	bf00      	nop
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
 8003390:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800339e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	021a      	lsls	r2, r3, #8
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	431a      	orrs	r2, r3
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	609a      	str	r2, [r3, #8]
}
 80033b8:	bf00      	nop
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033d8:	2302      	movs	r3, #2
 80033da:	e06d      	b.n	80034b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a30      	ldr	r2, [pc, #192]	; (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2f      	ldr	r2, [pc, #188]	; (80034c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d108      	bne.n	8003422 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003416:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003428:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a20      	ldr	r2, [pc, #128]	; (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d022      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800344e:	d01d      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a1d      	ldr	r2, [pc, #116]	; (80034cc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d018      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a1c      	ldr	r2, [pc, #112]	; (80034d0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d013      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a1a      	ldr	r2, [pc, #104]	; (80034d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00e      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a15      	ldr	r2, [pc, #84]	; (80034c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d009      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a16      	ldr	r2, [pc, #88]	; (80034d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d004      	beq.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a15      	ldr	r2, [pc, #84]	; (80034dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d10c      	bne.n	80034a6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003492:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	4313      	orrs	r3, r2
 800349c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68ba      	ldr	r2, [r7, #8]
 80034a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40010000 	.word	0x40010000
 80034c8:	40010400 	.word	0x40010400
 80034cc:	40000400 	.word	0x40000400
 80034d0:	40000800 	.word	0x40000800
 80034d4:	40000c00 	.word	0x40000c00
 80034d8:	40014000 	.word	0x40014000
 80034dc:	40001800 	.word	0x40001800

080034e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e040      	b.n	80035b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fd fe72 	bl	8001228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2224      	movs	r2, #36	; 0x24
 8003548:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0201 	bic.w	r2, r2, #1
 8003558:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f8b0 	bl	80036c0 <UART_SetConfig>
 8003560:	4603      	mov	r3, r0
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e022      	b.n	80035b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	2b00      	cmp	r3, #0
 8003570:	d002      	beq.n	8003578 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 fb08 	bl	8003b88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003586:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003596:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 fb8f 	bl	8003ccc <UART_CheckIdleState>
 80035ae:	4603      	mov	r3, r0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3708      	adds	r7, #8
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08a      	sub	sp, #40	; 0x28
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	4613      	mov	r3, r2
 80035c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d171      	bne.n	80036b4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <HAL_UART_Transmit+0x24>
 80035d6:	88fb      	ldrh	r3, [r7, #6]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e06a      	b.n	80036b6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2221      	movs	r2, #33	; 0x21
 80035ec:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035ee:	f7fd fec3 	bl	8001378 <HAL_GetTick>
 80035f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	88fa      	ldrh	r2, [r7, #6]
 80035f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	88fa      	ldrh	r2, [r7, #6]
 8003600:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800360c:	d108      	bne.n	8003620 <HAL_UART_Transmit+0x68>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d104      	bne.n	8003620 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003616:	2300      	movs	r3, #0
 8003618:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	61bb      	str	r3, [r7, #24]
 800361e:	e003      	b.n	8003628 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003624:	2300      	movs	r3, #0
 8003626:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003628:	e02c      	b.n	8003684 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2200      	movs	r2, #0
 8003632:	2180      	movs	r1, #128	; 0x80
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fb96 	bl	8003d66 <UART_WaitOnFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e038      	b.n	80036b6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10b      	bne.n	8003662 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003658:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	3302      	adds	r3, #2
 800365e:	61bb      	str	r3, [r7, #24]
 8003660:	e007      	b.n	8003672 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	781a      	ldrb	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	3301      	adds	r3, #1
 8003670:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003678:	b29b      	uxth	r3, r3
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800368a:	b29b      	uxth	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1cc      	bne.n	800362a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	9300      	str	r3, [sp, #0]
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	2200      	movs	r2, #0
 8003698:	2140      	movs	r1, #64	; 0x40
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 fb63 	bl	8003d66 <UART_WaitOnFlagUntilTimeout>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e005      	b.n	80036b6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2220      	movs	r2, #32
 80036ae:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80036b0:	2300      	movs	r3, #0
 80036b2:	e000      	b.n	80036b6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80036b4:	2302      	movs	r3, #2
  }
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3720      	adds	r7, #32
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
	...

080036c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	431a      	orrs	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	4ba6      	ldr	r3, [pc, #664]	; (8003984 <UART_SetConfig+0x2c4>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6812      	ldr	r2, [r2, #0]
 80036f2:	6979      	ldr	r1, [r7, #20]
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	697a      	ldr	r2, [r7, #20]
 800371a:	4313      	orrs	r3, r2
 800371c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a94      	ldr	r2, [pc, #592]	; (8003988 <UART_SetConfig+0x2c8>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d120      	bne.n	800377e <UART_SetConfig+0xbe>
 800373c:	4b93      	ldr	r3, [pc, #588]	; (800398c <UART_SetConfig+0x2cc>)
 800373e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003742:	f003 0303 	and.w	r3, r3, #3
 8003746:	2b03      	cmp	r3, #3
 8003748:	d816      	bhi.n	8003778 <UART_SetConfig+0xb8>
 800374a:	a201      	add	r2, pc, #4	; (adr r2, 8003750 <UART_SetConfig+0x90>)
 800374c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003750:	08003761 	.word	0x08003761
 8003754:	0800376d 	.word	0x0800376d
 8003758:	08003767 	.word	0x08003767
 800375c:	08003773 	.word	0x08003773
 8003760:	2301      	movs	r3, #1
 8003762:	77fb      	strb	r3, [r7, #31]
 8003764:	e150      	b.n	8003a08 <UART_SetConfig+0x348>
 8003766:	2302      	movs	r3, #2
 8003768:	77fb      	strb	r3, [r7, #31]
 800376a:	e14d      	b.n	8003a08 <UART_SetConfig+0x348>
 800376c:	2304      	movs	r3, #4
 800376e:	77fb      	strb	r3, [r7, #31]
 8003770:	e14a      	b.n	8003a08 <UART_SetConfig+0x348>
 8003772:	2308      	movs	r3, #8
 8003774:	77fb      	strb	r3, [r7, #31]
 8003776:	e147      	b.n	8003a08 <UART_SetConfig+0x348>
 8003778:	2310      	movs	r3, #16
 800377a:	77fb      	strb	r3, [r7, #31]
 800377c:	e144      	b.n	8003a08 <UART_SetConfig+0x348>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a83      	ldr	r2, [pc, #524]	; (8003990 <UART_SetConfig+0x2d0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d132      	bne.n	80037ee <UART_SetConfig+0x12e>
 8003788:	4b80      	ldr	r3, [pc, #512]	; (800398c <UART_SetConfig+0x2cc>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378e:	f003 030c 	and.w	r3, r3, #12
 8003792:	2b0c      	cmp	r3, #12
 8003794:	d828      	bhi.n	80037e8 <UART_SetConfig+0x128>
 8003796:	a201      	add	r2, pc, #4	; (adr r2, 800379c <UART_SetConfig+0xdc>)
 8003798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800379c:	080037d1 	.word	0x080037d1
 80037a0:	080037e9 	.word	0x080037e9
 80037a4:	080037e9 	.word	0x080037e9
 80037a8:	080037e9 	.word	0x080037e9
 80037ac:	080037dd 	.word	0x080037dd
 80037b0:	080037e9 	.word	0x080037e9
 80037b4:	080037e9 	.word	0x080037e9
 80037b8:	080037e9 	.word	0x080037e9
 80037bc:	080037d7 	.word	0x080037d7
 80037c0:	080037e9 	.word	0x080037e9
 80037c4:	080037e9 	.word	0x080037e9
 80037c8:	080037e9 	.word	0x080037e9
 80037cc:	080037e3 	.word	0x080037e3
 80037d0:	2300      	movs	r3, #0
 80037d2:	77fb      	strb	r3, [r7, #31]
 80037d4:	e118      	b.n	8003a08 <UART_SetConfig+0x348>
 80037d6:	2302      	movs	r3, #2
 80037d8:	77fb      	strb	r3, [r7, #31]
 80037da:	e115      	b.n	8003a08 <UART_SetConfig+0x348>
 80037dc:	2304      	movs	r3, #4
 80037de:	77fb      	strb	r3, [r7, #31]
 80037e0:	e112      	b.n	8003a08 <UART_SetConfig+0x348>
 80037e2:	2308      	movs	r3, #8
 80037e4:	77fb      	strb	r3, [r7, #31]
 80037e6:	e10f      	b.n	8003a08 <UART_SetConfig+0x348>
 80037e8:	2310      	movs	r3, #16
 80037ea:	77fb      	strb	r3, [r7, #31]
 80037ec:	e10c      	b.n	8003a08 <UART_SetConfig+0x348>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a68      	ldr	r2, [pc, #416]	; (8003994 <UART_SetConfig+0x2d4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d120      	bne.n	800383a <UART_SetConfig+0x17a>
 80037f8:	4b64      	ldr	r3, [pc, #400]	; (800398c <UART_SetConfig+0x2cc>)
 80037fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003802:	2b30      	cmp	r3, #48	; 0x30
 8003804:	d013      	beq.n	800382e <UART_SetConfig+0x16e>
 8003806:	2b30      	cmp	r3, #48	; 0x30
 8003808:	d814      	bhi.n	8003834 <UART_SetConfig+0x174>
 800380a:	2b20      	cmp	r3, #32
 800380c:	d009      	beq.n	8003822 <UART_SetConfig+0x162>
 800380e:	2b20      	cmp	r3, #32
 8003810:	d810      	bhi.n	8003834 <UART_SetConfig+0x174>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <UART_SetConfig+0x15c>
 8003816:	2b10      	cmp	r3, #16
 8003818:	d006      	beq.n	8003828 <UART_SetConfig+0x168>
 800381a:	e00b      	b.n	8003834 <UART_SetConfig+0x174>
 800381c:	2300      	movs	r3, #0
 800381e:	77fb      	strb	r3, [r7, #31]
 8003820:	e0f2      	b.n	8003a08 <UART_SetConfig+0x348>
 8003822:	2302      	movs	r3, #2
 8003824:	77fb      	strb	r3, [r7, #31]
 8003826:	e0ef      	b.n	8003a08 <UART_SetConfig+0x348>
 8003828:	2304      	movs	r3, #4
 800382a:	77fb      	strb	r3, [r7, #31]
 800382c:	e0ec      	b.n	8003a08 <UART_SetConfig+0x348>
 800382e:	2308      	movs	r3, #8
 8003830:	77fb      	strb	r3, [r7, #31]
 8003832:	e0e9      	b.n	8003a08 <UART_SetConfig+0x348>
 8003834:	2310      	movs	r3, #16
 8003836:	77fb      	strb	r3, [r7, #31]
 8003838:	e0e6      	b.n	8003a08 <UART_SetConfig+0x348>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a56      	ldr	r2, [pc, #344]	; (8003998 <UART_SetConfig+0x2d8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d120      	bne.n	8003886 <UART_SetConfig+0x1c6>
 8003844:	4b51      	ldr	r3, [pc, #324]	; (800398c <UART_SetConfig+0x2cc>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800384e:	2bc0      	cmp	r3, #192	; 0xc0
 8003850:	d013      	beq.n	800387a <UART_SetConfig+0x1ba>
 8003852:	2bc0      	cmp	r3, #192	; 0xc0
 8003854:	d814      	bhi.n	8003880 <UART_SetConfig+0x1c0>
 8003856:	2b80      	cmp	r3, #128	; 0x80
 8003858:	d009      	beq.n	800386e <UART_SetConfig+0x1ae>
 800385a:	2b80      	cmp	r3, #128	; 0x80
 800385c:	d810      	bhi.n	8003880 <UART_SetConfig+0x1c0>
 800385e:	2b00      	cmp	r3, #0
 8003860:	d002      	beq.n	8003868 <UART_SetConfig+0x1a8>
 8003862:	2b40      	cmp	r3, #64	; 0x40
 8003864:	d006      	beq.n	8003874 <UART_SetConfig+0x1b4>
 8003866:	e00b      	b.n	8003880 <UART_SetConfig+0x1c0>
 8003868:	2300      	movs	r3, #0
 800386a:	77fb      	strb	r3, [r7, #31]
 800386c:	e0cc      	b.n	8003a08 <UART_SetConfig+0x348>
 800386e:	2302      	movs	r3, #2
 8003870:	77fb      	strb	r3, [r7, #31]
 8003872:	e0c9      	b.n	8003a08 <UART_SetConfig+0x348>
 8003874:	2304      	movs	r3, #4
 8003876:	77fb      	strb	r3, [r7, #31]
 8003878:	e0c6      	b.n	8003a08 <UART_SetConfig+0x348>
 800387a:	2308      	movs	r3, #8
 800387c:	77fb      	strb	r3, [r7, #31]
 800387e:	e0c3      	b.n	8003a08 <UART_SetConfig+0x348>
 8003880:	2310      	movs	r3, #16
 8003882:	77fb      	strb	r3, [r7, #31]
 8003884:	e0c0      	b.n	8003a08 <UART_SetConfig+0x348>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a44      	ldr	r2, [pc, #272]	; (800399c <UART_SetConfig+0x2dc>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d125      	bne.n	80038dc <UART_SetConfig+0x21c>
 8003890:	4b3e      	ldr	r3, [pc, #248]	; (800398c <UART_SetConfig+0x2cc>)
 8003892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003896:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800389a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800389e:	d017      	beq.n	80038d0 <UART_SetConfig+0x210>
 80038a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038a4:	d817      	bhi.n	80038d6 <UART_SetConfig+0x216>
 80038a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038aa:	d00b      	beq.n	80038c4 <UART_SetConfig+0x204>
 80038ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038b0:	d811      	bhi.n	80038d6 <UART_SetConfig+0x216>
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d003      	beq.n	80038be <UART_SetConfig+0x1fe>
 80038b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ba:	d006      	beq.n	80038ca <UART_SetConfig+0x20a>
 80038bc:	e00b      	b.n	80038d6 <UART_SetConfig+0x216>
 80038be:	2300      	movs	r3, #0
 80038c0:	77fb      	strb	r3, [r7, #31]
 80038c2:	e0a1      	b.n	8003a08 <UART_SetConfig+0x348>
 80038c4:	2302      	movs	r3, #2
 80038c6:	77fb      	strb	r3, [r7, #31]
 80038c8:	e09e      	b.n	8003a08 <UART_SetConfig+0x348>
 80038ca:	2304      	movs	r3, #4
 80038cc:	77fb      	strb	r3, [r7, #31]
 80038ce:	e09b      	b.n	8003a08 <UART_SetConfig+0x348>
 80038d0:	2308      	movs	r3, #8
 80038d2:	77fb      	strb	r3, [r7, #31]
 80038d4:	e098      	b.n	8003a08 <UART_SetConfig+0x348>
 80038d6:	2310      	movs	r3, #16
 80038d8:	77fb      	strb	r3, [r7, #31]
 80038da:	e095      	b.n	8003a08 <UART_SetConfig+0x348>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a2f      	ldr	r2, [pc, #188]	; (80039a0 <UART_SetConfig+0x2e0>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d125      	bne.n	8003932 <UART_SetConfig+0x272>
 80038e6:	4b29      	ldr	r3, [pc, #164]	; (800398c <UART_SetConfig+0x2cc>)
 80038e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038f4:	d017      	beq.n	8003926 <UART_SetConfig+0x266>
 80038f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038fa:	d817      	bhi.n	800392c <UART_SetConfig+0x26c>
 80038fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003900:	d00b      	beq.n	800391a <UART_SetConfig+0x25a>
 8003902:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003906:	d811      	bhi.n	800392c <UART_SetConfig+0x26c>
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <UART_SetConfig+0x254>
 800390c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003910:	d006      	beq.n	8003920 <UART_SetConfig+0x260>
 8003912:	e00b      	b.n	800392c <UART_SetConfig+0x26c>
 8003914:	2301      	movs	r3, #1
 8003916:	77fb      	strb	r3, [r7, #31]
 8003918:	e076      	b.n	8003a08 <UART_SetConfig+0x348>
 800391a:	2302      	movs	r3, #2
 800391c:	77fb      	strb	r3, [r7, #31]
 800391e:	e073      	b.n	8003a08 <UART_SetConfig+0x348>
 8003920:	2304      	movs	r3, #4
 8003922:	77fb      	strb	r3, [r7, #31]
 8003924:	e070      	b.n	8003a08 <UART_SetConfig+0x348>
 8003926:	2308      	movs	r3, #8
 8003928:	77fb      	strb	r3, [r7, #31]
 800392a:	e06d      	b.n	8003a08 <UART_SetConfig+0x348>
 800392c:	2310      	movs	r3, #16
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e06a      	b.n	8003a08 <UART_SetConfig+0x348>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a1b      	ldr	r2, [pc, #108]	; (80039a4 <UART_SetConfig+0x2e4>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d138      	bne.n	80039ae <UART_SetConfig+0x2ee>
 800393c:	4b13      	ldr	r3, [pc, #76]	; (800398c <UART_SetConfig+0x2cc>)
 800393e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003942:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003946:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800394a:	d017      	beq.n	800397c <UART_SetConfig+0x2bc>
 800394c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003950:	d82a      	bhi.n	80039a8 <UART_SetConfig+0x2e8>
 8003952:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003956:	d00b      	beq.n	8003970 <UART_SetConfig+0x2b0>
 8003958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800395c:	d824      	bhi.n	80039a8 <UART_SetConfig+0x2e8>
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <UART_SetConfig+0x2aa>
 8003962:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003966:	d006      	beq.n	8003976 <UART_SetConfig+0x2b6>
 8003968:	e01e      	b.n	80039a8 <UART_SetConfig+0x2e8>
 800396a:	2300      	movs	r3, #0
 800396c:	77fb      	strb	r3, [r7, #31]
 800396e:	e04b      	b.n	8003a08 <UART_SetConfig+0x348>
 8003970:	2302      	movs	r3, #2
 8003972:	77fb      	strb	r3, [r7, #31]
 8003974:	e048      	b.n	8003a08 <UART_SetConfig+0x348>
 8003976:	2304      	movs	r3, #4
 8003978:	77fb      	strb	r3, [r7, #31]
 800397a:	e045      	b.n	8003a08 <UART_SetConfig+0x348>
 800397c:	2308      	movs	r3, #8
 800397e:	77fb      	strb	r3, [r7, #31]
 8003980:	e042      	b.n	8003a08 <UART_SetConfig+0x348>
 8003982:	bf00      	nop
 8003984:	efff69f3 	.word	0xefff69f3
 8003988:	40011000 	.word	0x40011000
 800398c:	40023800 	.word	0x40023800
 8003990:	40004400 	.word	0x40004400
 8003994:	40004800 	.word	0x40004800
 8003998:	40004c00 	.word	0x40004c00
 800399c:	40005000 	.word	0x40005000
 80039a0:	40011400 	.word	0x40011400
 80039a4:	40007800 	.word	0x40007800
 80039a8:	2310      	movs	r3, #16
 80039aa:	77fb      	strb	r3, [r7, #31]
 80039ac:	e02c      	b.n	8003a08 <UART_SetConfig+0x348>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a72      	ldr	r2, [pc, #456]	; (8003b7c <UART_SetConfig+0x4bc>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d125      	bne.n	8003a04 <UART_SetConfig+0x344>
 80039b8:	4b71      	ldr	r3, [pc, #452]	; (8003b80 <UART_SetConfig+0x4c0>)
 80039ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039be:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80039c2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80039c6:	d017      	beq.n	80039f8 <UART_SetConfig+0x338>
 80039c8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80039cc:	d817      	bhi.n	80039fe <UART_SetConfig+0x33e>
 80039ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039d2:	d00b      	beq.n	80039ec <UART_SetConfig+0x32c>
 80039d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039d8:	d811      	bhi.n	80039fe <UART_SetConfig+0x33e>
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <UART_SetConfig+0x326>
 80039de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039e2:	d006      	beq.n	80039f2 <UART_SetConfig+0x332>
 80039e4:	e00b      	b.n	80039fe <UART_SetConfig+0x33e>
 80039e6:	2300      	movs	r3, #0
 80039e8:	77fb      	strb	r3, [r7, #31]
 80039ea:	e00d      	b.n	8003a08 <UART_SetConfig+0x348>
 80039ec:	2302      	movs	r3, #2
 80039ee:	77fb      	strb	r3, [r7, #31]
 80039f0:	e00a      	b.n	8003a08 <UART_SetConfig+0x348>
 80039f2:	2304      	movs	r3, #4
 80039f4:	77fb      	strb	r3, [r7, #31]
 80039f6:	e007      	b.n	8003a08 <UART_SetConfig+0x348>
 80039f8:	2308      	movs	r3, #8
 80039fa:	77fb      	strb	r3, [r7, #31]
 80039fc:	e004      	b.n	8003a08 <UART_SetConfig+0x348>
 80039fe:	2310      	movs	r3, #16
 8003a00:	77fb      	strb	r3, [r7, #31]
 8003a02:	e001      	b.n	8003a08 <UART_SetConfig+0x348>
 8003a04:	2310      	movs	r3, #16
 8003a06:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a10:	d15b      	bne.n	8003aca <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003a12:	7ffb      	ldrb	r3, [r7, #31]
 8003a14:	2b08      	cmp	r3, #8
 8003a16:	d828      	bhi.n	8003a6a <UART_SetConfig+0x3aa>
 8003a18:	a201      	add	r2, pc, #4	; (adr r2, 8003a20 <UART_SetConfig+0x360>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a45 	.word	0x08003a45
 8003a24:	08003a4d 	.word	0x08003a4d
 8003a28:	08003a55 	.word	0x08003a55
 8003a2c:	08003a6b 	.word	0x08003a6b
 8003a30:	08003a5b 	.word	0x08003a5b
 8003a34:	08003a6b 	.word	0x08003a6b
 8003a38:	08003a6b 	.word	0x08003a6b
 8003a3c:	08003a6b 	.word	0x08003a6b
 8003a40:	08003a63 	.word	0x08003a63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a44:	f7fe fc20 	bl	8002288 <HAL_RCC_GetPCLK1Freq>
 8003a48:	61b8      	str	r0, [r7, #24]
        break;
 8003a4a:	e013      	b.n	8003a74 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a4c:	f7fe fc30 	bl	80022b0 <HAL_RCC_GetPCLK2Freq>
 8003a50:	61b8      	str	r0, [r7, #24]
        break;
 8003a52:	e00f      	b.n	8003a74 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a54:	4b4b      	ldr	r3, [pc, #300]	; (8003b84 <UART_SetConfig+0x4c4>)
 8003a56:	61bb      	str	r3, [r7, #24]
        break;
 8003a58:	e00c      	b.n	8003a74 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a5a:	f7fe fb43 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 8003a5e:	61b8      	str	r0, [r7, #24]
        break;
 8003a60:	e008      	b.n	8003a74 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a66:	61bb      	str	r3, [r7, #24]
        break;
 8003a68:	e004      	b.n	8003a74 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	77bb      	strb	r3, [r7, #30]
        break;
 8003a72:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d074      	beq.n	8003b64 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	005a      	lsls	r2, r3, #1
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	085b      	lsrs	r3, r3, #1
 8003a84:	441a      	add	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b0f      	cmp	r3, #15
 8003a94:	d916      	bls.n	8003ac4 <UART_SetConfig+0x404>
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a9c:	d212      	bcs.n	8003ac4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	f023 030f 	bic.w	r3, r3, #15
 8003aa6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	085b      	lsrs	r3, r3, #1
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	f003 0307 	and.w	r3, r3, #7
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	89fb      	ldrh	r3, [r7, #14]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	89fa      	ldrh	r2, [r7, #14]
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	e04f      	b.n	8003b64 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	77bb      	strb	r3, [r7, #30]
 8003ac8:	e04c      	b.n	8003b64 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003aca:	7ffb      	ldrb	r3, [r7, #31]
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	d828      	bhi.n	8003b22 <UART_SetConfig+0x462>
 8003ad0:	a201      	add	r2, pc, #4	; (adr r2, 8003ad8 <UART_SetConfig+0x418>)
 8003ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad6:	bf00      	nop
 8003ad8:	08003afd 	.word	0x08003afd
 8003adc:	08003b05 	.word	0x08003b05
 8003ae0:	08003b0d 	.word	0x08003b0d
 8003ae4:	08003b23 	.word	0x08003b23
 8003ae8:	08003b13 	.word	0x08003b13
 8003aec:	08003b23 	.word	0x08003b23
 8003af0:	08003b23 	.word	0x08003b23
 8003af4:	08003b23 	.word	0x08003b23
 8003af8:	08003b1b 	.word	0x08003b1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003afc:	f7fe fbc4 	bl	8002288 <HAL_RCC_GetPCLK1Freq>
 8003b00:	61b8      	str	r0, [r7, #24]
        break;
 8003b02:	e013      	b.n	8003b2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b04:	f7fe fbd4 	bl	80022b0 <HAL_RCC_GetPCLK2Freq>
 8003b08:	61b8      	str	r0, [r7, #24]
        break;
 8003b0a:	e00f      	b.n	8003b2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b0c:	4b1d      	ldr	r3, [pc, #116]	; (8003b84 <UART_SetConfig+0x4c4>)
 8003b0e:	61bb      	str	r3, [r7, #24]
        break;
 8003b10:	e00c      	b.n	8003b2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b12:	f7fe fae7 	bl	80020e4 <HAL_RCC_GetSysClockFreq>
 8003b16:	61b8      	str	r0, [r7, #24]
        break;
 8003b18:	e008      	b.n	8003b2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b1e:	61bb      	str	r3, [r7, #24]
        break;
 8003b20:	e004      	b.n	8003b2c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	77bb      	strb	r3, [r7, #30]
        break;
 8003b2a:	bf00      	nop
    }

    if (pclk != 0U)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d018      	beq.n	8003b64 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	085a      	lsrs	r2, r3, #1
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	441a      	add	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b44:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b0f      	cmp	r3, #15
 8003b4a:	d909      	bls.n	8003b60 <UART_SetConfig+0x4a0>
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b52:	d205      	bcs.n	8003b60 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60da      	str	r2, [r3, #12]
 8003b5e:	e001      	b.n	8003b64 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003b70:	7fbb      	ldrb	r3, [r7, #30]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3720      	adds	r7, #32
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40007c00 	.word	0x40007c00
 8003b80:	40023800 	.word	0x40023800
 8003b84:	00f42400 	.word	0x00f42400

08003b88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00a      	beq.n	8003bf6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00a      	beq.n	8003c3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3e:	f003 0320 	and.w	r3, r3, #32
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d01a      	beq.n	8003c9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c86:	d10a      	bne.n	8003c9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	430a      	orrs	r2, r1
 8003cbe:	605a      	str	r2, [r3, #4]
  }
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af02      	add	r7, sp, #8
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cdc:	f7fd fb4c 	bl	8001378 <HAL_GetTick>
 8003ce0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0308 	and.w	r3, r3, #8
 8003cec:	2b08      	cmp	r3, #8
 8003cee:	d10e      	bne.n	8003d0e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cf0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f831 	bl	8003d66 <UART_WaitOnFlagUntilTimeout>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e027      	b.n	8003d5e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b04      	cmp	r3, #4
 8003d1a:	d10e      	bne.n	8003d3a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f81b 	bl	8003d66 <UART_WaitOnFlagUntilTimeout>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e011      	b.n	8003d5e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b09c      	sub	sp, #112	; 0x70
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	60f8      	str	r0, [r7, #12]
 8003d6e:	60b9      	str	r1, [r7, #8]
 8003d70:	603b      	str	r3, [r7, #0]
 8003d72:	4613      	mov	r3, r2
 8003d74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d76:	e0a7      	b.n	8003ec8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7e:	f000 80a3 	beq.w	8003ec8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d82:	f7fd faf9 	bl	8001378 <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d302      	bcc.n	8003d98 <UART_WaitOnFlagUntilTimeout+0x32>
 8003d92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d13f      	bne.n	8003e18 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003da0:	e853 3f00 	ldrex	r3, [r3]
 8003da4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003da8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003dac:	667b      	str	r3, [r7, #100]	; 0x64
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	461a      	mov	r2, r3
 8003db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003db6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003db8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003dbc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003dbe:	e841 2300 	strex	r3, r2, [r1]
 8003dc2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003dc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1e6      	bne.n	8003d98 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	3308      	adds	r3, #8
 8003dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dd4:	e853 3f00 	ldrex	r3, [r3]
 8003dd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ddc:	f023 0301 	bic.w	r3, r3, #1
 8003de0:	663b      	str	r3, [r7, #96]	; 0x60
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	3308      	adds	r3, #8
 8003de8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003dea:	64ba      	str	r2, [r7, #72]	; 0x48
 8003dec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003df0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003df2:	e841 2300 	strex	r3, r2, [r1]
 8003df6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003df8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1e5      	bne.n	8003dca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2220      	movs	r2, #32
 8003e02:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e068      	b.n	8003eea <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0304 	and.w	r3, r3, #4
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d050      	beq.n	8003ec8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e34:	d148      	bne.n	8003ec8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e3e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e54:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e5e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e60:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e66:	e841 2300 	strex	r3, r2, [r1]
 8003e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1e6      	bne.n	8003e40 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	3308      	adds	r3, #8
 8003e78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	e853 3f00 	ldrex	r3, [r3]
 8003e80:	613b      	str	r3, [r7, #16]
   return(result);
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f023 0301 	bic.w	r3, r3, #1
 8003e88:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3308      	adds	r3, #8
 8003e90:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e92:	623a      	str	r2, [r7, #32]
 8003e94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	69f9      	ldr	r1, [r7, #28]
 8003e98:	6a3a      	ldr	r2, [r7, #32]
 8003e9a:	e841 2300 	strex	r3, r2, [r1]
 8003e9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1e5      	bne.n	8003e72 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e010      	b.n	8003eea <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	461a      	mov	r2, r3
 8003ee0:	79fb      	ldrb	r3, [r7, #7]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	f43f af48 	beq.w	8003d78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3770      	adds	r7, #112	; 0x70
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <hal_KeyInit>:
unsigned char KeyStep[KEY_SUM];            //按键检测流程
unsigned short KeyScanTime[KEY_SUM];       //按键去抖延时
unsigned short KeyPressLongTimer[KEY_SUM]; //按键长按延时
unsigned short KeyContPressTimer[KEY_SUM]; //按键连续长按延时

void hal_KeyInit(void) {
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
  unsigned char i = 0;
 8003efa:	2300      	movs	r3, #0
 8003efc:	71fb      	strb	r3, [r7, #7]

  MX_GPIO_Init();
 8003efe:	f7fc fe0f 	bl	8000b20 <MX_GPIO_Init>

  KeyScanCBS = 0;
 8003f02:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <hal_KeyInit+0x58>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

  for (i = 0; i < KEY_SUM; i++) {
 8003f08:	2300      	movs	r3, #0
 8003f0a:	71fb      	strb	r3, [r7, #7]
 8003f0c:	e015      	b.n	8003f3a <hal_KeyInit+0x46>
    KeyStep[i] = KEY_STEP_WAIT;
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	4a0f      	ldr	r2, [pc, #60]	; (8003f50 <hal_KeyInit+0x5c>)
 8003f12:	2100      	movs	r1, #0
 8003f14:	54d1      	strb	r1, [r2, r3]
    KeyScanTime[i] = KEY_SCANTIME;
 8003f16:	79fb      	ldrb	r3, [r7, #7]
 8003f18:	4a0e      	ldr	r2, [pc, #56]	; (8003f54 <hal_KeyInit+0x60>)
 8003f1a:	2102      	movs	r1, #2
 8003f1c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	4a0d      	ldr	r2, [pc, #52]	; (8003f58 <hal_KeyInit+0x64>)
 8003f24:	21c8      	movs	r1, #200	; 0xc8
 8003f26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	4a0b      	ldr	r2, [pc, #44]	; (8003f5c <hal_KeyInit+0x68>)
 8003f2e:	210f      	movs	r1, #15
 8003f30:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (i = 0; i < KEY_SUM; i++) {
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	3301      	adds	r3, #1
 8003f38:	71fb      	strb	r3, [r7, #7]
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d9e6      	bls.n	8003f0e <hal_KeyInit+0x1a>
  }
}
 8003f40:	bf00      	nop
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	20000394 	.word	0x20000394
 8003f50:	20000398 	.word	0x20000398
 8003f54:	2000039c 	.word	0x2000039c
 8003f58:	200003a4 	.word	0x200003a4
 8003f5c:	200003ac 	.word	0x200003ac

08003f60 <hal_KeyScanCBSRegister>:

void hal_KeyScanCBSRegister(KeyEvent_CallBack_t pCBS) {
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  if (KeyScanCBS == 0) {
 8003f68:	4b06      	ldr	r3, [pc, #24]	; (8003f84 <hal_KeyScanCBSRegister+0x24>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d102      	bne.n	8003f76 <hal_KeyScanCBSRegister+0x16>
    KeyScanCBS = pCBS;
 8003f70:	4a04      	ldr	r2, [pc, #16]	; (8003f84 <hal_KeyScanCBSRegister+0x24>)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6013      	str	r3, [r2, #0]
  }
}
 8003f76:	bf00      	nop
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	20000394 	.word	0x20000394

08003f88 <hal_KeyProc>:

unsigned char KEY_Scan_Msg = KEY_IDLE_VAL;
unsigned char keys = 0;

void hal_KeyProc(void) {
 8003f88:	b590      	push	{r4, r7, lr}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0

  unsigned char i, KeyState[KEY_SUM];

  for (i = 0; i < KEY_SUM; i++) {
 8003f8e:	2300      	movs	r3, #0
 8003f90:	71fb      	strb	r3, [r7, #7]
 8003f92:	e0eb      	b.n	800416c <hal_KeyProc+0x1e4>
    keys = 0;
 8003f94:	4b7a      	ldr	r3, [pc, #488]	; (8004180 <hal_KeyProc+0x1f8>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	701a      	strb	r2, [r3, #0]

    KeyState[i] = getKeysState[i]();
 8003f9a:	79fb      	ldrb	r3, [r7, #7]
 8003f9c:	4a79      	ldr	r2, [pc, #484]	; (8004184 <hal_KeyProc+0x1fc>)
 8003f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa2:	79fc      	ldrb	r4, [r7, #7]
 8003fa4:	4798      	blx	r3
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	461a      	mov	r2, r3
 8003faa:	f104 0308 	add.w	r3, r4, #8
 8003fae:	443b      	add	r3, r7
 8003fb0:	f803 2c04 	strb.w	r2, [r3, #-4]
    switch (KeyStep[i]) {
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	4a74      	ldr	r2, [pc, #464]	; (8004188 <hal_KeyProc+0x200>)
 8003fb8:	5cd3      	ldrb	r3, [r2, r3]
 8003fba:	2b03      	cmp	r3, #3
 8003fbc:	f200 80c5 	bhi.w	800414a <hal_KeyProc+0x1c2>
 8003fc0:	a201      	add	r2, pc, #4	; (adr r2, 8003fc8 <hal_KeyProc+0x40>)
 8003fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc6:	bf00      	nop
 8003fc8:	08003fd9 	.word	0x08003fd9
 8003fcc:	08003ff3 	.word	0x08003ff3
 8003fd0:	08004059 	.word	0x08004059
 8003fd4:	080040cf 	.word	0x080040cf
    case KEY_STEP_WAIT: //等待按键
      if (KeyState[i]) {
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	3308      	adds	r3, #8
 8003fdc:	443b      	add	r3, r7
 8003fde:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80aa 	beq.w	800413c <hal_KeyProc+0x1b4>
        KeyStep[i] = KEY_STEP_CLICK;
 8003fe8:	79fb      	ldrb	r3, [r7, #7]
 8003fea:	4a67      	ldr	r2, [pc, #412]	; (8004188 <hal_KeyProc+0x200>)
 8003fec:	2101      	movs	r1, #1
 8003fee:	54d1      	strb	r1, [r2, r3]
      }
      break;
 8003ff0:	e0a4      	b.n	800413c <hal_KeyProc+0x1b4>
    case KEY_STEP_CLICK: //按键单击按下
      if (KeyState[i]) {
 8003ff2:	79fb      	ldrb	r3, [r7, #7]
 8003ff4:	3308      	adds	r3, #8
 8003ff6:	443b      	add	r3, r7
 8003ff8:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d021      	beq.n	8004044 <hal_KeyProc+0xbc>
        if (!(--KeyScanTime[i])) {
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	4a62      	ldr	r2, [pc, #392]	; (800418c <hal_KeyProc+0x204>)
 8004004:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004008:	3a01      	subs	r2, #1
 800400a:	b291      	uxth	r1, r2
 800400c:	4a5f      	ldr	r2, [pc, #380]	; (800418c <hal_KeyProc+0x204>)
 800400e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8004012:	4a5e      	ldr	r2, [pc, #376]	; (800418c <hal_KeyProc+0x204>)
 8004014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004018:	2b00      	cmp	r3, #0
 800401a:	f040 8091 	bne.w	8004140 <hal_KeyProc+0x1b8>
          KeyScanTime[i] = KEY_SCANTIME;
 800401e:	79fb      	ldrb	r3, [r7, #7]
 8004020:	4a5a      	ldr	r2, [pc, #360]	; (800418c <hal_KeyProc+0x204>)
 8004022:	2102      	movs	r1, #2
 8004024:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          KeyStep[i] = KEY_STEP_LONG_PRESS;
 8004028:	79fb      	ldrb	r3, [r7, #7]
 800402a:	4a57      	ldr	r2, [pc, #348]	; (8004188 <hal_KeyProc+0x200>)
 800402c:	2102      	movs	r1, #2
 800402e:	54d1      	strb	r1, [r2, r3]
          // keys = i+1;
          // //记录按键ID号 state = KEY_CLICK;
          // //按键单击按下
          keys = (i * 5) + 1;
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	461a      	mov	r2, r3
 8004034:	0092      	lsls	r2, r2, #2
 8004036:	4413      	add	r3, r2
 8004038:	b2db      	uxtb	r3, r3
 800403a:	3301      	adds	r3, #1
 800403c:	b2da      	uxtb	r2, r3
 800403e:	4b50      	ldr	r3, [pc, #320]	; (8004180 <hal_KeyProc+0x1f8>)
 8004040:	701a      	strb	r2, [r3, #0]
        }
      } else {
        KeyScanTime[i] = KEY_SCANTIME;
        KeyStep[i] = KEY_STEP_WAIT;
      }
      break;
 8004042:	e07d      	b.n	8004140 <hal_KeyProc+0x1b8>
        KeyScanTime[i] = KEY_SCANTIME;
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	4a51      	ldr	r2, [pc, #324]	; (800418c <hal_KeyProc+0x204>)
 8004048:	2102      	movs	r1, #2
 800404a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        KeyStep[i] = KEY_STEP_WAIT;
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	4a4d      	ldr	r2, [pc, #308]	; (8004188 <hal_KeyProc+0x200>)
 8004052:	2100      	movs	r1, #0
 8004054:	54d1      	strb	r1, [r2, r3]
      break;
 8004056:	e073      	b.n	8004140 <hal_KeyProc+0x1b8>
    case KEY_STEP_LONG_PRESS: //按键长按
      if (KeyState[i]) {
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	3308      	adds	r3, #8
 800405c:	443b      	add	r3, r7
 800405e:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d020      	beq.n	80040a8 <hal_KeyProc+0x120>
        if (!(--KeyPressLongTimer[i])) {
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	4a49      	ldr	r2, [pc, #292]	; (8004190 <hal_KeyProc+0x208>)
 800406a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800406e:	3a01      	subs	r2, #1
 8004070:	b291      	uxth	r1, r2
 8004072:	4a47      	ldr	r2, [pc, #284]	; (8004190 <hal_KeyProc+0x208>)
 8004074:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8004078:	4a45      	ldr	r2, [pc, #276]	; (8004190 <hal_KeyProc+0x208>)
 800407a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d160      	bne.n	8004144 <hal_KeyProc+0x1bc>
          KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
 8004082:	79fb      	ldrb	r3, [r7, #7]
 8004084:	4a42      	ldr	r2, [pc, #264]	; (8004190 <hal_KeyProc+0x208>)
 8004086:	21c8      	movs	r1, #200	; 0xc8
 8004088:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          KeyStep[i] = KEY_STEP_CONTINUOUS_PRESS;
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	4a3e      	ldr	r2, [pc, #248]	; (8004188 <hal_KeyProc+0x200>)
 8004090:	2103      	movs	r1, #3
 8004092:	54d1      	strb	r1, [r2, r3]
          keys = (i * 5) + 3; //长按确认
 8004094:	79fb      	ldrb	r3, [r7, #7]
 8004096:	461a      	mov	r2, r3
 8004098:	0092      	lsls	r2, r2, #2
 800409a:	4413      	add	r3, r2
 800409c:	b2db      	uxtb	r3, r3
 800409e:	3303      	adds	r3, #3
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	4b37      	ldr	r3, [pc, #220]	; (8004180 <hal_KeyProc+0x1f8>)
 80040a4:	701a      	strb	r2, [r3, #0]
      } else {
        KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
        KeyStep[i] = KEY_STEP_WAIT;
        keys = (i * 5) + 2; //单击释放
      }
      break;
 80040a6:	e04d      	b.n	8004144 <hal_KeyProc+0x1bc>
        KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	4a39      	ldr	r2, [pc, #228]	; (8004190 <hal_KeyProc+0x208>)
 80040ac:	21c8      	movs	r1, #200	; 0xc8
 80040ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        KeyStep[i] = KEY_STEP_WAIT;
 80040b2:	79fb      	ldrb	r3, [r7, #7]
 80040b4:	4a34      	ldr	r2, [pc, #208]	; (8004188 <hal_KeyProc+0x200>)
 80040b6:	2100      	movs	r1, #0
 80040b8:	54d1      	strb	r1, [r2, r3]
        keys = (i * 5) + 2; //单击释放
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	461a      	mov	r2, r3
 80040be:	0092      	lsls	r2, r2, #2
 80040c0:	4413      	add	r3, r2
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	3302      	adds	r3, #2
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	4b2d      	ldr	r3, [pc, #180]	; (8004180 <hal_KeyProc+0x1f8>)
 80040ca:	701a      	strb	r2, [r3, #0]
      break;
 80040cc:	e03a      	b.n	8004144 <hal_KeyProc+0x1bc>
    case KEY_STEP_CONTINUOUS_PRESS:
      if (KeyState[i]) {
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	3308      	adds	r3, #8
 80040d2:	443b      	add	r3, r7
 80040d4:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d01c      	beq.n	8004116 <hal_KeyProc+0x18e>
        if (!(--KeyContPressTimer[i])) {
 80040dc:	79fb      	ldrb	r3, [r7, #7]
 80040de:	4a2d      	ldr	r2, [pc, #180]	; (8004194 <hal_KeyProc+0x20c>)
 80040e0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80040e4:	3a01      	subs	r2, #1
 80040e6:	b291      	uxth	r1, r2
 80040e8:	4a2a      	ldr	r2, [pc, #168]	; (8004194 <hal_KeyProc+0x20c>)
 80040ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80040ee:	4a29      	ldr	r2, [pc, #164]	; (8004194 <hal_KeyProc+0x20c>)
 80040f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d127      	bne.n	8004148 <hal_KeyProc+0x1c0>
          KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
 80040f8:	79fb      	ldrb	r3, [r7, #7]
 80040fa:	4a26      	ldr	r2, [pc, #152]	; (8004194 <hal_KeyProc+0x20c>)
 80040fc:	210f      	movs	r1, #15
 80040fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          keys = (i * 5) + 4; //持续长按
 8004102:	79fb      	ldrb	r3, [r7, #7]
 8004104:	461a      	mov	r2, r3
 8004106:	0092      	lsls	r2, r2, #2
 8004108:	4413      	add	r3, r2
 800410a:	b2db      	uxtb	r3, r3
 800410c:	3304      	adds	r3, #4
 800410e:	b2da      	uxtb	r2, r3
 8004110:	4b1b      	ldr	r3, [pc, #108]	; (8004180 <hal_KeyProc+0x1f8>)
 8004112:	701a      	strb	r2, [r3, #0]
        KeyStep[i] = KEY_STEP_WAIT;
        KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
        keys = (i * 5) + 5; //长按释放
      }

      break;
 8004114:	e018      	b.n	8004148 <hal_KeyProc+0x1c0>
        KeyStep[i] = KEY_STEP_WAIT;
 8004116:	79fb      	ldrb	r3, [r7, #7]
 8004118:	4a1b      	ldr	r2, [pc, #108]	; (8004188 <hal_KeyProc+0x200>)
 800411a:	2100      	movs	r1, #0
 800411c:	54d1      	strb	r1, [r2, r3]
        KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	4a1c      	ldr	r2, [pc, #112]	; (8004194 <hal_KeyProc+0x20c>)
 8004122:	210f      	movs	r1, #15
 8004124:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        keys = (i * 5) + 5; //长按释放
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	3301      	adds	r3, #1
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	0092      	lsls	r2, r2, #2
 8004132:	4413      	add	r3, r2
 8004134:	b2da      	uxtb	r2, r3
 8004136:	4b12      	ldr	r3, [pc, #72]	; (8004180 <hal_KeyProc+0x1f8>)
 8004138:	701a      	strb	r2, [r3, #0]
      break;
 800413a:	e005      	b.n	8004148 <hal_KeyProc+0x1c0>
      break;
 800413c:	bf00      	nop
 800413e:	e004      	b.n	800414a <hal_KeyProc+0x1c2>
      break;
 8004140:	bf00      	nop
 8004142:	e002      	b.n	800414a <hal_KeyProc+0x1c2>
      break;
 8004144:	bf00      	nop
 8004146:	e000      	b.n	800414a <hal_KeyProc+0x1c2>
      break;
 8004148:	bf00      	nop
    }
    if (keys) {
 800414a:	4b0d      	ldr	r3, [pc, #52]	; (8004180 <hal_KeyProc+0x1f8>)
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <hal_KeyProc+0x1de>
      if (KeyScanCBS) {
 8004152:	4b11      	ldr	r3, [pc, #68]	; (8004198 <hal_KeyProc+0x210>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d005      	beq.n	8004166 <hal_KeyProc+0x1de>
        KeyScanCBS((KEY_VALUE_TYPEDEF)keys);
 800415a:	4b0f      	ldr	r3, [pc, #60]	; (8004198 <hal_KeyProc+0x210>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a08      	ldr	r2, [pc, #32]	; (8004180 <hal_KeyProc+0x1f8>)
 8004160:	7812      	ldrb	r2, [r2, #0]
 8004162:	4610      	mov	r0, r2
 8004164:	4798      	blx	r3
  for (i = 0; i < KEY_SUM; i++) {
 8004166:	79fb      	ldrb	r3, [r7, #7]
 8004168:	3301      	adds	r3, #1
 800416a:	71fb      	strb	r3, [r7, #7]
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	2b02      	cmp	r3, #2
 8004170:	f67f af10 	bls.w	8003f94 <hal_KeyProc+0xc>
      }
    }
  }
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	bd90      	pop	{r4, r7, pc}
 800417e:	bf00      	nop
 8004180:	200003b2 	.word	0x200003b2
 8004184:	2000000c 	.word	0x2000000c
 8004188:	20000398 	.word	0x20000398
 800418c:	2000039c 	.word	0x2000039c
 8004190:	200003a4 	.word	0x200003a4
 8004194:	200003ac 	.word	0x200003ac
 8004198:	20000394 	.word	0x20000394

0800419c <hal_getKey1Sta>:

static unsigned char hal_getKey1Sta(void) {
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  return (!HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin));
 80041a0:	2108      	movs	r1, #8
 80041a2:	4805      	ldr	r0, [pc, #20]	; (80041b8 <hal_getKey1Sta+0x1c>)
 80041a4:	f7fd fb82 	bl	80018ac <HAL_GPIO_ReadPin>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	bf0c      	ite	eq
 80041ae:	2301      	moveq	r3, #1
 80041b0:	2300      	movne	r3, #0
 80041b2:	b2db      	uxtb	r3, r3
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021c00 	.word	0x40021c00

080041bc <hal_getKey2Sta>:
static unsigned char hal_getKey2Sta(void) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  return (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin));
 80041c0:	2104      	movs	r1, #4
 80041c2:	4805      	ldr	r0, [pc, #20]	; (80041d8 <hal_getKey2Sta+0x1c>)
 80041c4:	f7fd fb72 	bl	80018ac <HAL_GPIO_ReadPin>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bf0c      	ite	eq
 80041ce:	2301      	moveq	r3, #1
 80041d0:	2300      	movne	r3, #0
 80041d2:	b2db      	uxtb	r3, r3
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40021c00 	.word	0x40021c00

080041dc <hal_getKey3Sta>:
static unsigned char hal_getKey3Sta(void) {
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  return (!HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin));
 80041e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80041e4:	4805      	ldr	r0, [pc, #20]	; (80041fc <hal_getKey3Sta+0x20>)
 80041e6:	f7fd fb61 	bl	80018ac <HAL_GPIO_ReadPin>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	bf0c      	ite	eq
 80041f0:	2301      	moveq	r3, #1
 80041f2:	2300      	movne	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	40020800 	.word	0x40020800

08004200 <hal_LedInit>:
unsigned short *pLed[LED_SUM];

/* LED Load Flag */
unsigned char LedLoadFlag[LED_SUM];

void hal_LedInit(void) {
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
  unsigned char i;
  hal_ledConfig(); /* LED GPIO Initialization */
 8004206:	f000 f963 	bl	80044d0 <hal_ledConfig>
  hal_CreatTimer(T_LED, hal_LedHandle, 200, T_STA_START); /* Timer */
 800420a:	2302      	movs	r3, #2
 800420c:	22c8      	movs	r2, #200	; 0xc8
 800420e:	491a      	ldr	r1, [pc, #104]	; (8004278 <hal_LedInit+0x78>)
 8004210:	2000      	movs	r0, #0
 8004212:	f000 fc51 	bl	8004ab8 <hal_CreatTimer>

  for (i = 0; i < LED_SUM; i++) {
 8004216:	2300      	movs	r3, #0
 8004218:	71fb      	strb	r3, [r7, #7]
 800421a:	e025      	b.n	8004268 <hal_LedInit+0x68>
    LedLoadFlag[i] = 0;
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	4a17      	ldr	r2, [pc, #92]	; (800427c <hal_LedInit+0x7c>)
 8004220:	2100      	movs	r1, #0
 8004222:	54d1      	strb	r1, [r2, r3]
    pLed[i] = (unsigned short *)Led_Dark;
 8004224:	79fb      	ldrb	r3, [r7, #7]
 8004226:	4a16      	ldr	r2, [pc, #88]	; (8004280 <hal_LedInit+0x80>)
 8004228:	4916      	ldr	r1, [pc, #88]	; (8004284 <hal_LedInit+0x84>)
 800422a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    LedTimer[i] = *(pLed[i] + 1);
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	4a13      	ldr	r2, [pc, #76]	; (8004280 <hal_LedInit+0x80>)
 8004232:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	8851      	ldrh	r1, [r2, #2]
 800423a:	4a13      	ldr	r2, [pc, #76]	; (8004288 <hal_LedInit+0x88>)
 800423c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    QueueEmpty(LedCmdBuff[i]);
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	011b      	lsls	r3, r3, #4
 8004244:	4a11      	ldr	r2, [pc, #68]	; (800428c <hal_LedInit+0x8c>)
 8004246:	1898      	adds	r0, r3, r2
 8004248:	79fb      	ldrb	r3, [r7, #7]
 800424a:	011b      	lsls	r3, r3, #4
 800424c:	4a0f      	ldr	r2, [pc, #60]	; (800428c <hal_LedInit+0x8c>)
 800424e:	4413      	add	r3, r2
 8004250:	1d19      	adds	r1, r3, #4
 8004252:	79fb      	ldrb	r3, [r7, #7]
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	3308      	adds	r3, #8
 8004258:	4a0c      	ldr	r2, [pc, #48]	; (800428c <hal_LedInit+0x8c>)
 800425a:	4413      	add	r3, r2
 800425c:	461a      	mov	r2, r3
 800425e:	f000 fb0d 	bl	800487c <S_QueueEmpty>
  for (i = 0; i < LED_SUM; i++) {
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	3301      	adds	r3, #1
 8004266:	71fb      	strb	r3, [r7, #7]
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d9d6      	bls.n	800421c <hal_LedInit+0x1c>
  }
}
 800426e:	bf00      	nop
 8004270:	bf00      	nop
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	080044e1 	.word	0x080044e1
 800427c:	200003e0 	.word	0x200003e0
 8004280:	200003d8 	.word	0x200003d8
 8004284:	20000020 	.word	0x20000020
 8004288:	200003d4 	.word	0x200003d4
 800428c:	200003b4 	.word	0x200003b4

08004290 <hal_LedProc>:

/* Toggle LED effects function
 * Run all the time under SysTick as an OS task
 * */
void hal_LedProc(void) {
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af02      	add	r7, sp, #8
  unsigned char i = 0;
 8004296:	2300      	movs	r3, #0
 8004298:	71fb      	strb	r3, [r7, #7]
  unsigned char cmd;
  for (i = 0; i < LED_SUM; i++) {
 800429a:	2300      	movs	r3, #0
 800429c:	71fb      	strb	r3, [r7, #7]
 800429e:	e0b2      	b.n	8004406 <hal_LedProc+0x176>
    if ((QueueDataLen(LedCmdBuff[i]) > 0) && (LedLoadFlag[i] == 0)) {
 80042a0:	79fb      	ldrb	r3, [r7, #7]
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	4a5c      	ldr	r2, [pc, #368]	; (8004418 <hal_LedProc+0x188>)
 80042a6:	1898      	adds	r0, r3, r2
 80042a8:	79fb      	ldrb	r3, [r7, #7]
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	4a5a      	ldr	r2, [pc, #360]	; (8004418 <hal_LedProc+0x188>)
 80042ae:	4413      	add	r3, r2
 80042b0:	1d19      	adds	r1, r3, #4
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	3308      	adds	r3, #8
 80042b8:	4a57      	ldr	r2, [pc, #348]	; (8004418 <hal_LedProc+0x188>)
 80042ba:	441a      	add	r2, r3
 80042bc:	2305      	movs	r3, #5
 80042be:	f000 fb93 	bl	80049e8 <S_QueueDataLen>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 809a 	beq.w	80043fe <hal_LedProc+0x16e>
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	4a53      	ldr	r2, [pc, #332]	; (800441c <hal_LedProc+0x18c>)
 80042ce:	5cd3      	ldrb	r3, [r2, r3]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f040 8094 	bne.w	80043fe <hal_LedProc+0x16e>
      /* Data exists in the LED queue, */
      QueueDataOut(LedCmdBuff[i], &cmd); /* Take the data */
 80042d6:	79fb      	ldrb	r3, [r7, #7]
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	4a4f      	ldr	r2, [pc, #316]	; (8004418 <hal_LedProc+0x188>)
 80042dc:	1898      	adds	r0, r3, r2
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	4a4d      	ldr	r2, [pc, #308]	; (8004418 <hal_LedProc+0x188>)
 80042e4:	4413      	add	r3, r2
 80042e6:	1d19      	adds	r1, r3, #4
 80042e8:	79fb      	ldrb	r3, [r7, #7]
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	3308      	adds	r3, #8
 80042ee:	4a4a      	ldr	r2, [pc, #296]	; (8004418 <hal_LedProc+0x188>)
 80042f0:	441a      	add	r2, r3
 80042f2:	1dbb      	adds	r3, r7, #6
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	2305      	movs	r3, #5
 80042f8:	f000 fb2e 	bl	8004958 <S_QueueDataOut>
      LedLoadFlag[i] = 1;
 80042fc:	79fb      	ldrb	r3, [r7, #7]
 80042fe:	4a47      	ldr	r2, [pc, #284]	; (800441c <hal_LedProc+0x18c>)
 8004300:	2101      	movs	r1, #1
 8004302:	54d1      	strb	r1, [r2, r3]
      switch (cmd) {
 8004304:	79bb      	ldrb	r3, [r7, #6]
 8004306:	2b06      	cmp	r3, #6
 8004308:	d87a      	bhi.n	8004400 <hal_LedProc+0x170>
 800430a:	a201      	add	r2, pc, #4	; (adr r2, 8004310 <hal_LedProc+0x80>)
 800430c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004310:	0800432d 	.word	0x0800432d
 8004314:	0800434b 	.word	0x0800434b
 8004318:	08004369 	.word	0x08004369
 800431c:	08004387 	.word	0x08004387
 8004320:	080043a5 	.word	0x080043a5
 8004324:	080043c3 	.word	0x080043c3
 8004328:	080043e1 	.word	0x080043e1
      case LED_DARK: {
        pLed[i] = (unsigned short *)Led_Dark;
 800432c:	79fb      	ldrb	r3, [r7, #7]
 800432e:	4a3c      	ldr	r2, [pc, #240]	; (8004420 <hal_LedProc+0x190>)
 8004330:	493c      	ldr	r1, [pc, #240]	; (8004424 <hal_LedProc+0x194>)
 8004332:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	4a39      	ldr	r2, [pc, #228]	; (8004420 <hal_LedProc+0x190>)
 800433a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	8851      	ldrh	r1, [r2, #2]
 8004342:	4a39      	ldr	r2, [pc, #228]	; (8004428 <hal_LedProc+0x198>)
 8004344:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 8004348:	e05a      	b.n	8004400 <hal_LedProc+0x170>
      }

      case LED_LIGHT: {
        pLed[i] = (unsigned short *)Led_Light;
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	4a34      	ldr	r2, [pc, #208]	; (8004420 <hal_LedProc+0x190>)
 800434e:	4937      	ldr	r1, [pc, #220]	; (800442c <hal_LedProc+0x19c>)
 8004350:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	4a32      	ldr	r2, [pc, #200]	; (8004420 <hal_LedProc+0x190>)
 8004358:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800435c:	79fb      	ldrb	r3, [r7, #7]
 800435e:	8851      	ldrh	r1, [r2, #2]
 8004360:	4a31      	ldr	r2, [pc, #196]	; (8004428 <hal_LedProc+0x198>)
 8004362:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 8004366:	e04b      	b.n	8004400 <hal_LedProc+0x170>
      }

      case LED_LIGHT_100MS: {
        pLed[i] = (unsigned short *)Led_Light100ms;
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	4a2d      	ldr	r2, [pc, #180]	; (8004420 <hal_LedProc+0x190>)
 800436c:	4930      	ldr	r1, [pc, #192]	; (8004430 <hal_LedProc+0x1a0>)
 800436e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 8004372:	79fb      	ldrb	r3, [r7, #7]
 8004374:	4a2a      	ldr	r2, [pc, #168]	; (8004420 <hal_LedProc+0x190>)
 8004376:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	8851      	ldrh	r1, [r2, #2]
 800437e:	4a2a      	ldr	r2, [pc, #168]	; (8004428 <hal_LedProc+0x198>)
 8004380:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 8004384:	e03c      	b.n	8004400 <hal_LedProc+0x170>
      }

      case LED_BLINK1: {
        pLed[i] = (unsigned short *)Led_Blink1;
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	4a25      	ldr	r2, [pc, #148]	; (8004420 <hal_LedProc+0x190>)
 800438a:	492a      	ldr	r1, [pc, #168]	; (8004434 <hal_LedProc+0x1a4>)
 800438c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	4a23      	ldr	r2, [pc, #140]	; (8004420 <hal_LedProc+0x190>)
 8004394:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	8851      	ldrh	r1, [r2, #2]
 800439c:	4a22      	ldr	r2, [pc, #136]	; (8004428 <hal_LedProc+0x198>)
 800439e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 80043a2:	e02d      	b.n	8004400 <hal_LedProc+0x170>
      }

      case LED_BLINK2: {
        pLed[i] = (unsigned short *)Led_Blink2;
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	4a1e      	ldr	r2, [pc, #120]	; (8004420 <hal_LedProc+0x190>)
 80043a8:	4923      	ldr	r1, [pc, #140]	; (8004438 <hal_LedProc+0x1a8>)
 80043aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 80043ae:	79fb      	ldrb	r3, [r7, #7]
 80043b0:	4a1b      	ldr	r2, [pc, #108]	; (8004420 <hal_LedProc+0x190>)
 80043b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043b6:	79fb      	ldrb	r3, [r7, #7]
 80043b8:	8851      	ldrh	r1, [r2, #2]
 80043ba:	4a1b      	ldr	r2, [pc, #108]	; (8004428 <hal_LedProc+0x198>)
 80043bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 80043c0:	e01e      	b.n	8004400 <hal_LedProc+0x170>
      }

      case LED_BLINK3: {
        pLed[i] = (unsigned short *)Led_Blink3;
 80043c2:	79fb      	ldrb	r3, [r7, #7]
 80043c4:	4a16      	ldr	r2, [pc, #88]	; (8004420 <hal_LedProc+0x190>)
 80043c6:	491d      	ldr	r1, [pc, #116]	; (800443c <hal_LedProc+0x1ac>)
 80043c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	4a14      	ldr	r2, [pc, #80]	; (8004420 <hal_LedProc+0x190>)
 80043d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043d4:	79fb      	ldrb	r3, [r7, #7]
 80043d6:	8851      	ldrh	r1, [r2, #2]
 80043d8:	4a13      	ldr	r2, [pc, #76]	; (8004428 <hal_LedProc+0x198>)
 80043da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 80043de:	e00f      	b.n	8004400 <hal_LedProc+0x170>
      }

      case LED_BLINK4: {
        pLed[i] = (unsigned short *)Led_Blink4;
 80043e0:	79fb      	ldrb	r3, [r7, #7]
 80043e2:	4a0f      	ldr	r2, [pc, #60]	; (8004420 <hal_LedProc+0x190>)
 80043e4:	4916      	ldr	r1, [pc, #88]	; (8004440 <hal_LedProc+0x1b0>)
 80043e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        LedTimer[i] = *(pLed[i] + 1);
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	4a0c      	ldr	r2, [pc, #48]	; (8004420 <hal_LedProc+0x190>)
 80043ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043f2:	79fb      	ldrb	r3, [r7, #7]
 80043f4:	8851      	ldrh	r1, [r2, #2]
 80043f6:	4a0c      	ldr	r2, [pc, #48]	; (8004428 <hal_LedProc+0x198>)
 80043f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        break;
 80043fc:	e000      	b.n	8004400 <hal_LedProc+0x170>
      }
      }
    }
 80043fe:	bf00      	nop
  for (i = 0; i < LED_SUM; i++) {
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	3301      	adds	r3, #1
 8004404:	71fb      	strb	r3, [r7, #7]
 8004406:	79fb      	ldrb	r3, [r7, #7]
 8004408:	2b01      	cmp	r3, #1
 800440a:	f67f af49 	bls.w	80042a0 <hal_LedProc+0x10>
  }
}
 800440e:	bf00      	nop
 8004410:	bf00      	nop
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	200003b4 	.word	0x200003b4
 800441c:	200003e0 	.word	0x200003e0
 8004420:	200003d8 	.word	0x200003d8
 8004424:	20000020 	.word	0x20000020
 8004428:	200003d4 	.word	0x200003d4
 800442c:	20000028 	.word	0x20000028
 8004430:	20000030 	.word	0x20000030
 8004434:	2000003c 	.word	0x2000003c
 8004438:	20000048 	.word	0x20000048
 800443c:	20000064 	.word	0x20000064
 8004440:	20000070 	.word	0x20000070

08004444 <LedMsgInput>:
 * input: type - Specify the led
 *        cmd  - LED special Effects Command
 *        clr  - Executed immediately:Clears data from the current queue
 * * */
void LedMsgInput(unsigned char type, LED_EFFECT_TYPEDEF cmd,
                 unsigned char clr) {
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af02      	add	r7, sp, #8
 800444a:	4603      	mov	r3, r0
 800444c:	71fb      	strb	r3, [r7, #7]
 800444e:	460b      	mov	r3, r1
 8004450:	71bb      	strb	r3, [r7, #6]
 8004452:	4613      	mov	r3, r2
 8004454:	717b      	strb	r3, [r7, #5]
  unsigned char bLedCMD;
  if (type >= LED_SUM) {
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d830      	bhi.n	80044be <LedMsgInput+0x7a>
    return;
  }
  bLedCMD = cmd;
 800445c:	79bb      	ldrb	r3, [r7, #6]
 800445e:	73fb      	strb	r3, [r7, #15]
  if (clr) {
 8004460:	797b      	ldrb	r3, [r7, #5]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d014      	beq.n	8004490 <LedMsgInput+0x4c>
    QueueEmpty(LedCmdBuff[type]);
 8004466:	79fb      	ldrb	r3, [r7, #7]
 8004468:	011b      	lsls	r3, r3, #4
 800446a:	4a17      	ldr	r2, [pc, #92]	; (80044c8 <LedMsgInput+0x84>)
 800446c:	1898      	adds	r0, r3, r2
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	011b      	lsls	r3, r3, #4
 8004472:	4a15      	ldr	r2, [pc, #84]	; (80044c8 <LedMsgInput+0x84>)
 8004474:	4413      	add	r3, r2
 8004476:	1d19      	adds	r1, r3, #4
 8004478:	79fb      	ldrb	r3, [r7, #7]
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	3308      	adds	r3, #8
 800447e:	4a12      	ldr	r2, [pc, #72]	; (80044c8 <LedMsgInput+0x84>)
 8004480:	4413      	add	r3, r2
 8004482:	461a      	mov	r2, r3
 8004484:	f000 f9fa 	bl	800487c <S_QueueEmpty>
    LedLoadFlag[type] = 0;
 8004488:	79fb      	ldrb	r3, [r7, #7]
 800448a:	4a10      	ldr	r2, [pc, #64]	; (80044cc <LedMsgInput+0x88>)
 800448c:	2100      	movs	r1, #0
 800448e:	54d1      	strb	r1, [r2, r3]
  }
  QueueDataIn(LedCmdBuff[type], &bLedCMD, 1);
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	4a0c      	ldr	r2, [pc, #48]	; (80044c8 <LedMsgInput+0x84>)
 8004496:	1898      	adds	r0, r3, r2
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	4a0a      	ldr	r2, [pc, #40]	; (80044c8 <LedMsgInput+0x84>)
 800449e:	4413      	add	r3, r2
 80044a0:	1d19      	adds	r1, r3, #4
 80044a2:	79fb      	ldrb	r3, [r7, #7]
 80044a4:	011b      	lsls	r3, r3, #4
 80044a6:	3308      	adds	r3, #8
 80044a8:	4a07      	ldr	r2, [pc, #28]	; (80044c8 <LedMsgInput+0x84>)
 80044aa:	441a      	add	r2, r3
 80044ac:	2301      	movs	r3, #1
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	f107 030f 	add.w	r3, r7, #15
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	2305      	movs	r3, #5
 80044b8:	f000 f9f2 	bl	80048a0 <S_QueueDataIn>
 80044bc:	e000      	b.n	80044c0 <LedMsgInput+0x7c>
    return;
 80044be:	bf00      	nop
}
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	200003b4 	.word	0x200003b4
 80044cc:	200003e0 	.word	0x200003e0

080044d0 <hal_ledConfig>:

static void hal_ledConfig(void) { /* GPIO Init */
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
}
 80044d4:	bf00      	nop
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <hal_LedHandle>:

static void hal_LedHandle(void) {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
  unsigned char i;

  for (i = 0; i < LED_SUM; i++) {
 80044e6:	2300      	movs	r3, #0
 80044e8:	71fb      	strb	r3, [r7, #7]
 80044ea:	e05e      	b.n	80045aa <hal_LedHandle+0xca>
    if (LedTimer[i]) {
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	4a34      	ldr	r2, [pc, #208]	; (80045c0 <hal_LedHandle+0xe0>)
 80044f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <hal_LedHandle+0x2a>
      LedTimer[i]--;
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	4a31      	ldr	r2, [pc, #196]	; (80045c0 <hal_LedHandle+0xe0>)
 80044fc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004500:	3a01      	subs	r2, #1
 8004502:	b291      	uxth	r1, r2
 8004504:	4a2e      	ldr	r2, [pc, #184]	; (80045c0 <hal_LedHandle+0xe0>)
 8004506:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    }
    if (!LedTimer[i]) {
 800450a:	79fb      	ldrb	r3, [r7, #7]
 800450c:	4a2c      	ldr	r2, [pc, #176]	; (80045c0 <hal_LedHandle+0xe0>)
 800450e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d13a      	bne.n	800458c <hal_LedHandle+0xac>
      /* Time for timing */
      // Led_Light[] = {1,10,LED_EFFECT_END};
      if (*(pLed[i] + 2) == LED_EFFECT_END) {
 8004516:	79fb      	ldrb	r3, [r7, #7]
 8004518:	4a2a      	ldr	r2, [pc, #168]	; (80045c4 <hal_LedHandle+0xe4>)
 800451a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800451e:	3304      	adds	r3, #4
 8004520:	881b      	ldrh	r3, [r3, #0]
 8004522:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004526:	4293      	cmp	r3, r2
 8004528:	d104      	bne.n	8004534 <hal_LedHandle+0x54>
        /* Determine if you need to loop the effects */
        LedLoadFlag[i] = 0; /* A single - run special effect can be overwritten
 800452a:	79fb      	ldrb	r3, [r7, #7]
 800452c:	4a26      	ldr	r2, [pc, #152]	; (80045c8 <hal_LedHandle+0xe8>)
 800452e:	2100      	movs	r1, #0
 8004530:	54d1      	strb	r1, [r2, r3]
 8004532:	e02b      	b.n	800458c <hal_LedHandle+0xac>
                               by other special effects during its run */
      } else {
        pLed[i] += 2; /* There are two cases:1.*(pLed[i]+2) ==
 8004534:	79fb      	ldrb	r3, [r7, #7]
 8004536:	4a23      	ldr	r2, [pc, #140]	; (80045c4 <hal_LedHandle+0xe4>)
 8004538:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	3204      	adds	r2, #4
 8004540:	4920      	ldr	r1, [pc, #128]	; (80045c4 <hal_LedHandle+0xe4>)
 8004542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                         LED_EFFECT_AGN  2. It's still in special effects */
        if (*pLed[i] == LED_EFFECT_AGN) {
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	4a1e      	ldr	r2, [pc, #120]	; (80045c4 <hal_LedHandle+0xe4>)
 800454a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800454e:	881b      	ldrh	r3, [r3, #0]
 8004550:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004554:	4293      	cmp	r3, r2
 8004556:	d110      	bne.n	800457a <hal_LedHandle+0x9a>
          // Led_Blink1[] = {1,10,0,10,LED_EFFECT_AGN,2};
          pLed[i] = pLed[i] - (*(pLed[i] + 1) * 2);
 8004558:	79fb      	ldrb	r3, [r7, #7]
 800455a:	4a1a      	ldr	r2, [pc, #104]	; (80045c4 <hal_LedHandle+0xe4>)
 800455c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	4a18      	ldr	r2, [pc, #96]	; (80045c4 <hal_LedHandle+0xe4>)
 8004564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004568:	3302      	adds	r3, #2
 800456a:	881b      	ldrh	r3, [r3, #0]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	425a      	negs	r2, r3
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	440a      	add	r2, r1
 8004574:	4913      	ldr	r1, [pc, #76]	; (80045c4 <hal_LedHandle+0xe4>)
 8004576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
          /* Need to loop:The pointer repoints to the first one */
        }
        LedTimer[i] = *(pLed[i] + 1); /* To assign a value */
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	4a11      	ldr	r2, [pc, #68]	; (80045c4 <hal_LedHandle+0xe4>)
 800457e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	8851      	ldrh	r1, [r2, #2]
 8004586:	4a0e      	ldr	r2, [pc, #56]	; (80045c0 <hal_LedHandle+0xe0>)
 8004588:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      }
    }
    /* Select which device performs the effects:0/1 */
    hal_LedDrive[i](*pLed[i]);
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	4a0f      	ldr	r2, [pc, #60]	; (80045cc <hal_LedHandle+0xec>)
 8004590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004594:	79fa      	ldrb	r2, [r7, #7]
 8004596:	490b      	ldr	r1, [pc, #44]	; (80045c4 <hal_LedHandle+0xe4>)
 8004598:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800459c:	8812      	ldrh	r2, [r2, #0]
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	4610      	mov	r0, r2
 80045a2:	4798      	blx	r3
  for (i = 0; i < LED_SUM; i++) {
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	3301      	adds	r3, #1
 80045a8:	71fb      	strb	r3, [r7, #7]
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d99d      	bls.n	80044ec <hal_LedHandle+0xc>
  }
  hal_ResetTimer(T_LED, T_STA_START); /* Initializing a Timer */
 80045b0:	2102      	movs	r1, #2
 80045b2:	2000      	movs	r0, #0
 80045b4:	f000 fabc 	bl	8004b30 <hal_ResetTimer>
}
 80045b8:	bf00      	nop
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	200003d4 	.word	0x200003d4
 80045c4:	200003d8 	.word	0x200003d8
 80045c8:	200003e0 	.word	0x200003e0
 80045cc:	20000018 	.word	0x20000018

080045d0 <hal_Led1Drive>:

static void hal_Led1Drive(unsigned char sta) {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
  if (sta) {
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <hal_Led1Drive+0x1c>
    HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80045e0:	2200      	movs	r2, #0
 80045e2:	2101      	movs	r1, #1
 80045e4:	4806      	ldr	r0, [pc, #24]	; (8004600 <hal_Led1Drive+0x30>)
 80045e6:	f7fd f979 	bl	80018dc <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
  }
}
 80045ea:	e004      	b.n	80045f6 <hal_Led1Drive+0x26>
    HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80045ec:	2201      	movs	r2, #1
 80045ee:	2101      	movs	r1, #1
 80045f0:	4803      	ldr	r0, [pc, #12]	; (8004600 <hal_Led1Drive+0x30>)
 80045f2:	f7fd f973 	bl	80018dc <HAL_GPIO_WritePin>
}
 80045f6:	bf00      	nop
 80045f8:	3708      	adds	r7, #8
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40020400 	.word	0x40020400

08004604 <hal_BuzDrive>:

static void hal_BuzDrive(unsigned char sta) {
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	71fb      	strb	r3, [r7, #7]
  if (sta) {
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d005      	beq.n	8004620 <hal_BuzDrive+0x1c>
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8004614:	2200      	movs	r2, #0
 8004616:	2102      	movs	r1, #2
 8004618:	4806      	ldr	r0, [pc, #24]	; (8004634 <hal_BuzDrive+0x30>)
 800461a:	f7fd f95f 	bl	80018dc <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
  }
 800461e:	e004      	b.n	800462a <hal_BuzDrive+0x26>
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8004620:	2201      	movs	r2, #1
 8004622:	2102      	movs	r1, #2
 8004624:	4803      	ldr	r0, [pc, #12]	; (8004634 <hal_BuzDrive+0x30>)
 8004626:	f7fd f959 	bl	80018dc <HAL_GPIO_WritePin>
 800462a:	bf00      	nop
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40020400 	.word	0x40020400

08004638 <OS_CPUInterruptCBSRegister>:
 * Descriptin    : 娉ㄥCPU涓у跺芥
 * Input         : - pCPUInterrupCtrlCBS:cpu涓у跺璋芥板板
 * Return        : None
 * Attention     : None
 */
void OS_CPUInterruptCBSRegister(CPUInterrupt_CallBack_t pCPUInterrupCtrlCBS) {
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  if (CPUInterruptCtrlCBS == 0) {
 8004640:	4b06      	ldr	r3, [pc, #24]	; (800465c <OS_CPUInterruptCBSRegister+0x24>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d102      	bne.n	800464e <OS_CPUInterruptCBSRegister+0x16>
    CPUInterruptCtrlCBS = pCPUInterrupCtrlCBS;
 8004648:	4a04      	ldr	r2, [pc, #16]	; (800465c <OS_CPUInterruptCBSRegister+0x24>)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6013      	str	r3, [r2, #0]
  }
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	200003e4 	.word	0x200003e4

08004660 <OS_TaskInit>:

/* 缂绯荤镐绗浜姝:绯荤浠诲″濮 */
void OS_TaskInit(void) {
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
  unsigned char i;
  for (i = 0; i < OS_TASK_SUM; i++) {
 8004666:	2300      	movs	r3, #0
 8004668:	71fb      	strb	r3, [r7, #7]
 800466a:	e029      	b.n	80046c0 <OS_TaskInit+0x60>
    OS_Task[i].task = 0;
 800466c:	79fa      	ldrb	r2, [r7, #7]
 800466e:	4919      	ldr	r1, [pc, #100]	; (80046d4 <OS_TaskInit+0x74>)
 8004670:	4613      	mov	r3, r2
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]
    OS_Task[i].RunFlag = OS_SLEEP;
 800467e:	79fa      	ldrb	r2, [r7, #7]
 8004680:	4914      	ldr	r1, [pc, #80]	; (80046d4 <OS_TaskInit+0x74>)
 8004682:	4613      	mov	r3, r2
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	4413      	add	r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	3304      	adds	r3, #4
 800468e:	2200      	movs	r2, #0
 8004690:	701a      	strb	r2, [r3, #0]
    OS_Task[i].RunPeriod = 0;
 8004692:	79fa      	ldrb	r2, [r7, #7]
 8004694:	490f      	ldr	r1, [pc, #60]	; (80046d4 <OS_TaskInit+0x74>)
 8004696:	4613      	mov	r3, r2
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	4413      	add	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	3306      	adds	r3, #6
 80046a2:	2200      	movs	r2, #0
 80046a4:	801a      	strh	r2, [r3, #0]
    OS_Task[i].RunTimer = 0;
 80046a6:	79fa      	ldrb	r2, [r7, #7]
 80046a8:	490a      	ldr	r1, [pc, #40]	; (80046d4 <OS_TaskInit+0x74>)
 80046aa:	4613      	mov	r3, r2
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	440b      	add	r3, r1
 80046b4:	3308      	adds	r3, #8
 80046b6:	2200      	movs	r2, #0
 80046b8:	801a      	strh	r2, [r3, #0]
  for (i = 0; i < OS_TASK_SUM; i++) {
 80046ba:	79fb      	ldrb	r3, [r7, #7]
 80046bc:	3301      	adds	r3, #1
 80046be:	71fb      	strb	r3, [r7, #7]
 80046c0:	79fb      	ldrb	r3, [r7, #7]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d9d2      	bls.n	800466c <OS_TaskInit+0xc>
  }
}
 80046c6:	bf00      	nop
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	200003e8 	.word	0x200003e8

080046d8 <OS_CreatTask>:
*Output        :  None
*Return        :  None
*Attention     :  None
* */
void OS_CreatTask(unsigned char ID, void (*proc)(void), unsigned short Period,
                  OS_TaskStatusTypeDef flag) {
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6039      	str	r1, [r7, #0]
 80046e0:	4611      	mov	r1, r2
 80046e2:	461a      	mov	r2, r3
 80046e4:	4603      	mov	r3, r0
 80046e6:	71fb      	strb	r3, [r7, #7]
 80046e8:	460b      	mov	r3, r1
 80046ea:	80bb      	strh	r3, [r7, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	71bb      	strb	r3, [r7, #6]
  if (!OS_Task[ID].task) { //ゆ浠诲℃娌℃琚寤,涓介澶寤
 80046f0:	79fa      	ldrb	r2, [r7, #7]
 80046f2:	491b      	ldr	r1, [pc, #108]	; (8004760 <OS_CreatTask+0x88>)
 80046f4:	4613      	mov	r3, r2
 80046f6:	005b      	lsls	r3, r3, #1
 80046f8:	4413      	add	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d126      	bne.n	8004752 <OS_CreatTask+0x7a>
    OS_Task[ID].task = proc;
 8004704:	79fa      	ldrb	r2, [r7, #7]
 8004706:	4916      	ldr	r1, [pc, #88]	; (8004760 <OS_CreatTask+0x88>)
 8004708:	4613      	mov	r3, r2
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	4413      	add	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	440b      	add	r3, r1
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	601a      	str	r2, [r3, #0]
    OS_Task[ID].RunFlag = OS_SLEEP;
 8004716:	79fa      	ldrb	r2, [r7, #7]
 8004718:	4911      	ldr	r1, [pc, #68]	; (8004760 <OS_CreatTask+0x88>)
 800471a:	4613      	mov	r3, r2
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	4413      	add	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	3304      	adds	r3, #4
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]
    OS_Task[ID].RunPeriod = Period;
 800472a:	79fa      	ldrb	r2, [r7, #7]
 800472c:	490c      	ldr	r1, [pc, #48]	; (8004760 <OS_CreatTask+0x88>)
 800472e:	4613      	mov	r3, r2
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	4413      	add	r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	440b      	add	r3, r1
 8004738:	3306      	adds	r3, #6
 800473a:	88ba      	ldrh	r2, [r7, #4]
 800473c:	801a      	strh	r2, [r3, #0]
    OS_Task[ID].RunTimer = 0;
 800473e:	79fa      	ldrb	r2, [r7, #7]
 8004740:	4907      	ldr	r1, [pc, #28]	; (8004760 <OS_CreatTask+0x88>)
 8004742:	4613      	mov	r3, r2
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	4413      	add	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	3308      	adds	r3, #8
 800474e:	2200      	movs	r2, #0
 8004750:	801a      	strh	r2, [r3, #0]
  }
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	200003e8 	.word	0x200003e8

08004764 <OS_ClockInterruptHandle>:
 * Input         : None
 * Return        : None
 * Attention     : 涓轰璇浠诲″舵,蹇椤绘惧10ms瀹跺ㄦ绯荤堕涓芥伴
 *
 */
void OS_ClockInterruptHandle(void) {
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
  unsigned char i;
  for (i = 0; i < OS_TASK_SUM; i++) {
 800476a:	2300      	movs	r3, #0
 800476c:	71fb      	strb	r3, [r7, #7]
 800476e:	e04b      	b.n	8004808 <OS_ClockInterruptHandle+0xa4>
    if (OS_Task[i].task) { //杩task芥版涓绛浜0ゆ浠诲℃琚寤
 8004770:	79fa      	ldrb	r2, [r7, #7]
 8004772:	492a      	ldr	r1, [pc, #168]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 8004774:	4613      	mov	r3, r2
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d03e      	beq.n	8004802 <OS_ClockInterruptHandle+0x9e>
      OS_Task[i].RunTimer++;
 8004784:	79fa      	ldrb	r2, [r7, #7]
 8004786:	4925      	ldr	r1, [pc, #148]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 8004788:	4613      	mov	r3, r2
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	3308      	adds	r3, #8
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	b29b      	uxth	r3, r3
 8004798:	3301      	adds	r3, #1
 800479a:	b298      	uxth	r0, r3
 800479c:	491f      	ldr	r1, [pc, #124]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 800479e:	4613      	mov	r3, r2
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	4413      	add	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	440b      	add	r3, r1
 80047a8:	3308      	adds	r3, #8
 80047aa:	4602      	mov	r2, r0
 80047ac:	801a      	strh	r2, [r3, #0]
      if (OS_Task[i].RunTimer >=
 80047ae:	79fa      	ldrb	r2, [r7, #7]
 80047b0:	491a      	ldr	r1, [pc, #104]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 80047b2:	4613      	mov	r3, r2
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	4413      	add	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	440b      	add	r3, r1
 80047bc:	3308      	adds	r3, #8
 80047be:	881b      	ldrh	r3, [r3, #0]
 80047c0:	b299      	uxth	r1, r3
          OS_Task[i].RunPeriod) { //ゆ璁℃跺ㄥ兼杈惧颁换￠瑕ц堕
 80047c2:	79fa      	ldrb	r2, [r7, #7]
 80047c4:	4815      	ldr	r0, [pc, #84]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 80047c6:	4613      	mov	r3, r2
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	4413      	add	r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	4403      	add	r3, r0
 80047d0:	3306      	adds	r3, #6
 80047d2:	881b      	ldrh	r3, [r3, #0]
 80047d4:	b29b      	uxth	r3, r3
      if (OS_Task[i].RunTimer >=
 80047d6:	4299      	cmp	r1, r3
 80047d8:	d313      	bcc.n	8004802 <OS_ClockInterruptHandle+0x9e>
        OS_Task[i].RunTimer = 0;
 80047da:	79fa      	ldrb	r2, [r7, #7]
 80047dc:	490f      	ldr	r1, [pc, #60]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 80047de:	4613      	mov	r3, r2
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	3308      	adds	r3, #8
 80047ea:	2200      	movs	r2, #0
 80047ec:	801a      	strh	r2, [r3, #0]
        OS_Task[i].RunFlag =
 80047ee:	79fa      	ldrb	r2, [r7, #7]
 80047f0:	490a      	ldr	r1, [pc, #40]	; (800481c <OS_ClockInterruptHandle+0xb8>)
 80047f2:	4613      	mov	r3, r2
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	3304      	adds	r3, #4
 80047fe:	2201      	movs	r2, #1
 8004800:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < OS_TASK_SUM; i++) {
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	3301      	adds	r3, #1
 8004806:	71fb      	strb	r3, [r7, #7]
 8004808:	79fb      	ldrb	r3, [r7, #7]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d9b0      	bls.n	8004770 <OS_ClockInterruptHandle+0xc>
            OS_RUN; //浠诲＄舵璁剧疆涓鸿琛舵,浠诲¤搴浼涓村ゆ杩涓,濡OS_RUN灏辨贩цtask芥版芥
      }
    }
  }
}
 800480e:	bf00      	nop
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	200003e8 	.word	0x200003e8

08004820 <OS_Start>:
 * Descriptin    : 寮濮浠诲″芥
 * Input         : None
 * Return        : None
 * Attention     : None
 */
void OS_Start(void) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
  unsigned char i;
  while (1) {
    for (i = 0; i < OS_TASK_SUM; i++) {
 8004826:	2300      	movs	r3, #0
 8004828:	71fb      	strb	r3, [r7, #7]
 800482a:	e021      	b.n	8004870 <OS_Start+0x50>
      if (OS_Task[i].RunFlag == OS_RUN) {
 800482c:	79fa      	ldrb	r2, [r7, #7]
 800482e:	4912      	ldr	r1, [pc, #72]	; (8004878 <OS_Start+0x58>)
 8004830:	4613      	mov	r3, r2
 8004832:	005b      	lsls	r3, r3, #1
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	3304      	adds	r3, #4
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b01      	cmp	r3, #1
 8004842:	d112      	bne.n	800486a <OS_Start+0x4a>
        OS_Task[i].RunFlag = OS_SLEEP;
 8004844:	79fa      	ldrb	r2, [r7, #7]
 8004846:	490c      	ldr	r1, [pc, #48]	; (8004878 <OS_Start+0x58>)
 8004848:	4613      	mov	r3, r2
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	4413      	add	r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	440b      	add	r3, r1
 8004852:	3304      	adds	r3, #4
 8004854:	2200      	movs	r2, #0
 8004856:	701a      	strb	r2, [r3, #0]
        (*(OS_Task[i].task))(); //杩芥版澶ㄧ芥般浠瀹板
 8004858:	79fa      	ldrb	r2, [r7, #7]
 800485a:	4907      	ldr	r1, [pc, #28]	; (8004878 <OS_Start+0x58>)
 800485c:	4613      	mov	r3, r2
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4798      	blx	r3
    for (i = 0; i < OS_TASK_SUM; i++) {
 800486a:	79fb      	ldrb	r3, [r7, #7]
 800486c:	3301      	adds	r3, #1
 800486e:	71fb      	strb	r3, [r7, #7]
 8004870:	79fb      	ldrb	r3, [r7, #7]
 8004872:	2b02      	cmp	r3, #2
 8004874:	d9da      	bls.n	800482c <OS_Start+0xc>
 8004876:	e7d6      	b.n	8004826 <OS_Start+0x6>
 8004878:	200003e8 	.word	0x200003e8

0800487c <S_QueueEmpty>:
 *  @     Head-澶村板,  Tail-灏惧板,   pBuff-缂瀛
 *  @杩   
 *  @娉ㄦ    
 ********************************************************************************************************/
void S_QueueEmpty(unsigned char **Head, unsigned char **Tail,
                  unsigned char *pBuff) {
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  //濮杩绋
  *Head = pBuff;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	601a      	str	r2, [r3, #0]
  *Tail = pBuff;
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	601a      	str	r2, [r3, #0]
}
 8004894:	bf00      	nop
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <S_QueueDataIn>:
 *  @娉ㄦ     
 ********************************************************************************************************/
/* 版ュ浣 */
void S_QueueDataIn(unsigned char **Head, unsigned char **Tail,
                   unsigned char *pBuff, unsigned char Len,
                   unsigned char *pData, unsigned char DataLen) {
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	70fb      	strb	r3, [r7, #3]
  unsigned char num;
  unsigned char IptStatus = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	75bb      	strb	r3, [r7, #22]
  if (CPUInterruptCtrlCBS != 0) {
 80048b2:	4b28      	ldr	r3, [pc, #160]	; (8004954 <S_QueueDataIn+0xb4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d006      	beq.n	80048c8 <S_QueueDataIn+0x28>
    CPUInterruptCtrlCBS(CPU_ENTER_CRITICAL, &IptStatus);
 80048ba:	4b26      	ldr	r3, [pc, #152]	; (8004954 <S_QueueDataIn+0xb4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f107 0216 	add.w	r2, r7, #22
 80048c2:	4611      	mov	r1, r2
 80048c4:	2000      	movs	r0, #0
 80048c6:	4798      	blx	r3
  }
  for (num = 0; num < DataLen; num++, pData++) {
 80048c8:	2300      	movs	r3, #0
 80048ca:	75fb      	strb	r3, [r7, #23]
 80048cc:	e02e      	b.n	800492c <S_QueueDataIn+0x8c>
    //涓涓ュ浣
    **Tail = *pData; //版ュ
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6a3a      	ldr	r2, [r7, #32]
 80048d4:	7812      	ldrb	r2, [r2, #0]
 80048d6:	701a      	strb	r2, [r3, #0]
    (*Tail)++;       //灏炬1
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	1c5a      	adds	r2, r3, #1
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	601a      	str	r2, [r3, #0]

    //ゆ版婊′
    if (*Tail == pBuff + Len) {
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	78fb      	ldrb	r3, [r7, #3]
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	440b      	add	r3, r1
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d102      	bne.n	80048f6 <S_QueueDataIn+0x56>
      //扮棣板涓ュ版垮害
      *Tail = pBuff;
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	601a      	str	r2, [r3, #0]
    }
    //灏炬涓瀵瑰ご浜х茬锛ュ锛涓哄碉叉㈣杩哄
    if (*Tail == *Head) {
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d10e      	bne.n	8004920 <S_QueueDataIn+0x80>
      if (++(*Head) == pBuff + Len) {
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	1c5a      	adds	r2, r3, #1
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	78fb      	ldrb	r3, [r7, #3]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	440b      	add	r3, r1
 8004916:	429a      	cmp	r2, r3
 8004918:	d102      	bne.n	8004920 <S_QueueDataIn+0x80>
        *Head = pBuff;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	601a      	str	r2, [r3, #0]
  for (num = 0; num < DataLen; num++, pData++) {
 8004920:	7dfb      	ldrb	r3, [r7, #23]
 8004922:	3301      	adds	r3, #1
 8004924:	75fb      	strb	r3, [r7, #23]
 8004926:	6a3b      	ldr	r3, [r7, #32]
 8004928:	3301      	adds	r3, #1
 800492a:	623b      	str	r3, [r7, #32]
 800492c:	7dfa      	ldrb	r2, [r7, #23]
 800492e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004932:	429a      	cmp	r2, r3
 8004934:	d3cb      	bcc.n	80048ce <S_QueueDataIn+0x2e>
      }
    }
  }
  if (CPUInterruptCtrlCBS != 0) {
 8004936:	4b07      	ldr	r3, [pc, #28]	; (8004954 <S_QueueDataIn+0xb4>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d006      	beq.n	800494c <S_QueueDataIn+0xac>
    CPUInterruptCtrlCBS(CPU_EXIT_CRITICAL, &IptStatus);
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <S_QueueDataIn+0xb4>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f107 0216 	add.w	r2, r7, #22
 8004946:	4611      	mov	r1, r2
 8004948:	2001      	movs	r0, #1
 800494a:	4798      	blx	r3
  }
}
 800494c:	bf00      	nop
 800494e:	3718      	adds	r7, #24
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	200003e4 	.word	0x200003e4

08004958 <S_QueueDataOut>:
 *  @杩   虹版
 *  @娉ㄦ     
 ********************************************************************************************************/
unsigned char S_QueueDataOut(unsigned char **Head, unsigned char **Tail,
                             unsigned char *pBuff, unsigned char Len,
                             unsigned char *pData) {
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
 8004964:	70fb      	strb	r3, [r7, #3]
  unsigned char status = 0;
 8004966:	2300      	movs	r3, #0
 8004968:	75fb      	strb	r3, [r7, #23]
  unsigned char IptStatus = 0;
 800496a:	2300      	movs	r3, #0
 800496c:	75bb      	strb	r3, [r7, #22]
  if (CPUInterruptCtrlCBS != 0) {
 800496e:	4b1d      	ldr	r3, [pc, #116]	; (80049e4 <S_QueueDataOut+0x8c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d006      	beq.n	8004984 <S_QueueDataOut+0x2c>
    CPUInterruptCtrlCBS(CPU_ENTER_CRITICAL, &IptStatus);
 8004976:	4b1b      	ldr	r3, [pc, #108]	; (80049e4 <S_QueueDataOut+0x8c>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f107 0216 	add.w	r2, r7, #22
 800497e:	4611      	mov	r1, r2
 8004980:	2000      	movs	r0, #0
 8004982:	4798      	blx	r3
  }

  *pData = 0;
 8004984:	6a3b      	ldr	r3, [r7, #32]
 8004986:	2200      	movs	r2, #0
 8004988:	701a      	strb	r2, [r3, #0]
  //哄瑕ゆ缂瀛涓版
  if (*Head != *Tail) {
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	429a      	cmp	r2, r3
 8004994:	d015      	beq.n	80049c2 <S_QueueDataOut+0x6a>
    //缂瀛涓瀛ㄦ版
    *pData = **Head;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	781a      	ldrb	r2, [r3, #0]
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	701a      	strb	r2, [r3, #0]
    status = 1;
 80049a0:	2301      	movs	r3, #1
 80049a2:	75fb      	strb	r3, [r7, #23]
    if (++(*Head) == pBuff + Len) {
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	78fb      	ldrb	r3, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	440b      	add	r3, r1
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d102      	bne.n	80049c2 <S_QueueDataOut+0x6a>
      *Head = pBuff;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	601a      	str	r2, [r3, #0]
    }
  }
  if (CPUInterruptCtrlCBS != 0) {
 80049c2:	4b08      	ldr	r3, [pc, #32]	; (80049e4 <S_QueueDataOut+0x8c>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d006      	beq.n	80049d8 <S_QueueDataOut+0x80>
    CPUInterruptCtrlCBS(CPU_EXIT_CRITICAL, &IptStatus);
 80049ca:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <S_QueueDataOut+0x8c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f107 0216 	add.w	r2, r7, #22
 80049d2:	4611      	mov	r1, r2
 80049d4:	2001      	movs	r0, #1
 80049d6:	4798      	blx	r3
  }
  return status;
 80049d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3718      	adds	r7, #24
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	200003e4 	.word	0x200003e4

080049e8 <S_QueueDataLen>:
 *  @     Head-澶村板,  Tail-灏惧板,   HBuff-缂瀛
 *  @杩   版涓
 *  @娉ㄦ     
 ********************************************************************************************************/
unsigned short S_QueueDataLen(unsigned char **Head, unsigned char **Tail,
                              unsigned char *pBuff, unsigned char Len) {
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	70fb      	strb	r3, [r7, #3]
  //峰涓缂瀛垮害
  if (*Tail > *Head) {
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d906      	bls.n	8004a10 <S_QueueDataLen+0x28>
    return (*Tail - *Head);
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	e00f      	b.n	8004a30 <S_QueueDataLen+0x48>
  }

  //褰ュ寰澶版锛骞朵涓娌℃杩琛哄浣锛浼瀛ㄩ澶存澶т灏炬
  if (*Tail > *Head) {
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d908      	bls.n	8004a2e <S_QueueDataLen+0x46>
    return (*Tail + Len - *Head);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	78fb      	ldrb	r3, [r7, #3]
 8004a22:	441a      	add	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	e000      	b.n	8004a30 <S_QueueDataLen+0x48>
  }
  return 0;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <hal_TimeInit>:

volatile Stu_TimerTypedef Stu_Timer[T_SUM];

static void hal_TimerHandle(void);

void hal_TimeInit(void) {
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
  unsigned char i = 0;
 8004a42:	2300      	movs	r3, #0
 8004a44:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < T_SUM; i++) {
 8004a46:	2300      	movs	r3, #0
 8004a48:	71fb      	strb	r3, [r7, #7]
 8004a4a:	e029      	b.n	8004aa0 <hal_TimeInit+0x64>
    Stu_Timer[i].state = T_STA_STOP;
 8004a4c:	79fa      	ldrb	r2, [r7, #7]
 8004a4e:	4919      	ldr	r1, [pc, #100]	; (8004ab4 <hal_TimeInit+0x78>)
 8004a50:	4613      	mov	r3, r2
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	4413      	add	r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	701a      	strb	r2, [r3, #0]
    Stu_Timer[i].CurrentCount = 0;
 8004a5e:	79fa      	ldrb	r2, [r7, #7]
 8004a60:	4914      	ldr	r1, [pc, #80]	; (8004ab4 <hal_TimeInit+0x78>)
 8004a62:	4613      	mov	r3, r2
 8004a64:	005b      	lsls	r3, r3, #1
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	440b      	add	r3, r1
 8004a6c:	3302      	adds	r3, #2
 8004a6e:	2200      	movs	r2, #0
 8004a70:	801a      	strh	r2, [r3, #0]
    Stu_Timer[i].Period = 0;
 8004a72:	79fa      	ldrb	r2, [r7, #7]
 8004a74:	490f      	ldr	r1, [pc, #60]	; (8004ab4 <hal_TimeInit+0x78>)
 8004a76:	4613      	mov	r3, r2
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	4413      	add	r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	440b      	add	r3, r1
 8004a80:	3304      	adds	r3, #4
 8004a82:	2200      	movs	r2, #0
 8004a84:	801a      	strh	r2, [r3, #0]
    Stu_Timer[i].func = 0;
 8004a86:	79fa      	ldrb	r2, [r7, #7]
 8004a88:	490a      	ldr	r1, [pc, #40]	; (8004ab4 <hal_TimeInit+0x78>)
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	4413      	add	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	440b      	add	r3, r1
 8004a94:	3308      	adds	r3, #8
 8004a96:	2200      	movs	r2, #0
 8004a98:	601a      	str	r2, [r3, #0]
  for (i = 0; i < T_SUM; i++) {
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	71fb      	strb	r3, [r7, #7]
 8004aa0:	79fb      	ldrb	r3, [r7, #7]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0d2      	beq.n	8004a4c <hal_TimeInit+0x10>
  }
}
 8004aa6:	bf00      	nop
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	2000040c 	.word	0x2000040c

08004ab8 <hal_CreatTimer>:
 * 								- state
 *定时器初始状态 Output         : None Return         : None Attention
 *: None
 *******************************************************************************/
void hal_CreatTimer(TIMER_ID_TYPEDEF id, void (*proc)(void),
                    unsigned short Period, TIMER_STATE_TYPEDEF sta) {
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6039      	str	r1, [r7, #0]
 8004ac0:	4611      	mov	r1, r2
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	71fb      	strb	r3, [r7, #7]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	80bb      	strh	r3, [r7, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	71bb      	strb	r3, [r7, #6]
  Stu_Timer[id].state = sta;
 8004ad0:	79fa      	ldrb	r2, [r7, #7]
 8004ad2:	4916      	ldr	r1, [pc, #88]	; (8004b2c <hal_CreatTimer+0x74>)
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	4413      	add	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	440b      	add	r3, r1
 8004ade:	79ba      	ldrb	r2, [r7, #6]
 8004ae0:	701a      	strb	r2, [r3, #0]
  Stu_Timer[id].CurrentCount = 0;
 8004ae2:	79fa      	ldrb	r2, [r7, #7]
 8004ae4:	4911      	ldr	r1, [pc, #68]	; (8004b2c <hal_CreatTimer+0x74>)
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	005b      	lsls	r3, r3, #1
 8004aea:	4413      	add	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	440b      	add	r3, r1
 8004af0:	3302      	adds	r3, #2
 8004af2:	2200      	movs	r2, #0
 8004af4:	801a      	strh	r2, [r3, #0]
  Stu_Timer[id].Period = Period;
 8004af6:	79fa      	ldrb	r2, [r7, #7]
 8004af8:	490c      	ldr	r1, [pc, #48]	; (8004b2c <hal_CreatTimer+0x74>)
 8004afa:	4613      	mov	r3, r2
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	4413      	add	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	440b      	add	r3, r1
 8004b04:	3304      	adds	r3, #4
 8004b06:	88ba      	ldrh	r2, [r7, #4]
 8004b08:	801a      	strh	r2, [r3, #0]
  Stu_Timer[id].func = proc;
 8004b0a:	79fa      	ldrb	r2, [r7, #7]
 8004b0c:	4907      	ldr	r1, [pc, #28]	; (8004b2c <hal_CreatTimer+0x74>)
 8004b0e:	4613      	mov	r3, r2
 8004b10:	005b      	lsls	r3, r3, #1
 8004b12:	4413      	add	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	440b      	add	r3, r1
 8004b18:	3308      	adds	r3, #8
 8004b1a:	683a      	ldr	r2, [r7, #0]
 8004b1c:	601a      	str	r2, [r3, #0]
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	2000040c 	.word	0x2000040c

08004b30 <hal_ResetTimer>:
 *								 	 - sta
 *定时器状态 Output         : None Return         : None Attention
 *: None
 *******************************************************************************/
TIMER_RESULT_TYPEDEF hal_ResetTimer(TIMER_ID_TYPEDEF id,
                                    TIMER_STATE_TYPEDEF sta) {
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	4603      	mov	r3, r0
 8004b38:	460a      	mov	r2, r1
 8004b3a:	71fb      	strb	r3, [r7, #7]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	71bb      	strb	r3, [r7, #6]
  if (Stu_Timer[id].func) {
 8004b40:	79fa      	ldrb	r2, [r7, #7]
 8004b42:	4913      	ldr	r1, [pc, #76]	; (8004b90 <hal_ResetTimer+0x60>)
 8004b44:	4613      	mov	r3, r2
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	3308      	adds	r3, #8
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d014      	beq.n	8004b80 <hal_ResetTimer+0x50>
    Stu_Timer[id].state = sta;
 8004b56:	79fa      	ldrb	r2, [r7, #7]
 8004b58:	490d      	ldr	r1, [pc, #52]	; (8004b90 <hal_ResetTimer+0x60>)
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	440b      	add	r3, r1
 8004b64:	79ba      	ldrb	r2, [r7, #6]
 8004b66:	701a      	strb	r2, [r3, #0]
    Stu_Timer[id].CurrentCount = 0;
 8004b68:	79fa      	ldrb	r2, [r7, #7]
 8004b6a:	4909      	ldr	r1, [pc, #36]	; (8004b90 <hal_ResetTimer+0x60>)
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	005b      	lsls	r3, r3, #1
 8004b70:	4413      	add	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	3302      	adds	r3, #2
 8004b78:	2200      	movs	r2, #0
 8004b7a:	801a      	strh	r2, [r3, #0]
    return T_SUCCESS;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	e000      	b.n	8004b82 <hal_ResetTimer+0x52>
  } else {
    return T_FAIL;
 8004b80:	2301      	movs	r3, #1
  }
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	2000040c 	.word	0x2000040c

08004b94 <hal_TimerHandle>:
 * Input          : None
 * Output         : None
 * Return         : None
 * Attention		 	 : None
 *******************************************************************************/
static void hal_TimerHandle(void) {
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
  unsigned char i = 0;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < T_SUM; i++) {
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	71fb      	strb	r3, [r7, #7]
 8004ba2:	e06a      	b.n	8004c7a <hal_TimerHandle+0xe6>
    if ((Stu_Timer[i].func) && (Stu_Timer[i].state == T_STA_START)) {
 8004ba4:	79fa      	ldrb	r2, [r7, #7]
 8004ba6:	4939      	ldr	r1, [pc, #228]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004ba8:	4613      	mov	r3, r2
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	4413      	add	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	3308      	adds	r3, #8
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d05c      	beq.n	8004c74 <hal_TimerHandle+0xe0>
 8004bba:	79fa      	ldrb	r2, [r7, #7]
 8004bbc:	4933      	ldr	r1, [pc, #204]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	4413      	add	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d151      	bne.n	8004c74 <hal_TimerHandle+0xe0>
      Stu_Timer[i].CurrentCount++;
 8004bd0:	79fa      	ldrb	r2, [r7, #7]
 8004bd2:	492e      	ldr	r1, [pc, #184]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	005b      	lsls	r3, r3, #1
 8004bd8:	4413      	add	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	3302      	adds	r3, #2
 8004be0:	881b      	ldrh	r3, [r3, #0]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	3301      	adds	r3, #1
 8004be6:	b298      	uxth	r0, r3
 8004be8:	4928      	ldr	r1, [pc, #160]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004bea:	4613      	mov	r3, r2
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	4413      	add	r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	440b      	add	r3, r1
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	801a      	strh	r2, [r3, #0]
      if (Stu_Timer[i].CurrentCount >= Stu_Timer[i].Period) {
 8004bfa:	79fa      	ldrb	r2, [r7, #7]
 8004bfc:	4923      	ldr	r1, [pc, #140]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004bfe:	4613      	mov	r3, r2
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	4413      	add	r3, r2
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	440b      	add	r3, r1
 8004c08:	3302      	adds	r3, #2
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	b299      	uxth	r1, r3
 8004c0e:	79fa      	ldrb	r2, [r7, #7]
 8004c10:	481e      	ldr	r0, [pc, #120]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004c12:	4613      	mov	r3, r2
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	4413      	add	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4403      	add	r3, r0
 8004c1c:	3304      	adds	r3, #4
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	4299      	cmp	r1, r3
 8004c24:	d326      	bcc.n	8004c74 <hal_TimerHandle+0xe0>
        Stu_Timer[i].state = T_STA_STOP;
 8004c26:	79fa      	ldrb	r2, [r7, #7]
 8004c28:	4918      	ldr	r1, [pc, #96]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	005b      	lsls	r3, r3, #1
 8004c2e:	4413      	add	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	2201      	movs	r2, #1
 8004c36:	701a      	strb	r2, [r3, #0]
        Stu_Timer[i].CurrentCount = Stu_Timer[i].CurrentCount;
 8004c38:	79f9      	ldrb	r1, [r7, #7]
 8004c3a:	79fa      	ldrb	r2, [r7, #7]
 8004c3c:	4813      	ldr	r0, [pc, #76]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004c3e:	460b      	mov	r3, r1
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	440b      	add	r3, r1
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4403      	add	r3, r0
 8004c48:	3302      	adds	r3, #2
 8004c4a:	881b      	ldrh	r3, [r3, #0]
 8004c4c:	b298      	uxth	r0, r3
 8004c4e:	490f      	ldr	r1, [pc, #60]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004c50:	4613      	mov	r3, r2
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	4413      	add	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	3302      	adds	r3, #2
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	801a      	strh	r2, [r3, #0]
        Stu_Timer[i].func();
 8004c60:	79fa      	ldrb	r2, [r7, #7]
 8004c62:	490a      	ldr	r1, [pc, #40]	; (8004c8c <hal_TimerHandle+0xf8>)
 8004c64:	4613      	mov	r3, r2
 8004c66:	005b      	lsls	r3, r3, #1
 8004c68:	4413      	add	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	3308      	adds	r3, #8
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4798      	blx	r3
  for (i = 0; i < T_SUM; i++) {
 8004c74:	79fb      	ldrb	r3, [r7, #7]
 8004c76:	3301      	adds	r3, #1
 8004c78:	71fb      	strb	r3, [r7, #7]
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d091      	beq.n	8004ba4 <hal_TimerHandle+0x10>
      }
    }
  }
}
 8004c80:	bf00      	nop
 8004c82:	bf00      	nop
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	2000040c 	.word	0x2000040c

08004c90 <TIM4_IRQHandler>:

/* 定时器中断处理函数 */
void TIM4_IRQHandler(void) {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_IT(&htim4, TIM_IT_UPDATE);
 8004c94:	4b04      	ldr	r3, [pc, #16]	; (8004ca8 <TIM4_IRQHandler+0x18>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f06f 0201 	mvn.w	r2, #1
 8004c9c:	611a      	str	r2, [r3, #16]
  hal_TimerHandle();
 8004c9e:	f7ff ff79 	bl	8004b94 <hal_TimerHandle>
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	200002bc 	.word	0x200002bc

08004cac <UserInit>:
#include "main.h"
#include "stm32f7xx.h"

static void KeyEventHandle(KEY_VALUE_TYPEDEF keys);

void UserInit(void) { hal_KeyScanCBSRegister(KeyEventHandle); }
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	4802      	ldr	r0, [pc, #8]	; (8004cbc <UserInit+0x10>)
 8004cb2:	f7ff f955 	bl	8003f60 <hal_KeyScanCBSRegister>
 8004cb6:	bf00      	nop
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	08004ccf 	.word	0x08004ccf

08004cc0 <UserProc>:

void UserProc(void) {}
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	bf00      	nop
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <KeyEventHandle>:

/* 按键回调函数，驱动层回调处理函数 */
static void KeyEventHandle(KEY_VALUE_TYPEDEF keys) {
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b082      	sub	sp, #8
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	71fb      	strb	r3, [r7, #7]
  if ((keys == KEY1_CLICK) || (keys == KEY2_CLICK) || (keys == KEY3_CLICK)) {
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d005      	beq.n	8004cea <KeyEventHandle+0x1c>
 8004cde:	79fb      	ldrb	r3, [r7, #7]
 8004ce0:	2b06      	cmp	r3, #6
 8004ce2:	d002      	beq.n	8004cea <KeyEventHandle+0x1c>
 8004ce4:	79fb      	ldrb	r3, [r7, #7]
 8004ce6:	2b0b      	cmp	r3, #11
 8004ce8:	d105      	bne.n	8004cf6 <KeyEventHandle+0x28>
    LedMsgInput(LED1, LED_LIGHT, 1);
 8004cea:	2201      	movs	r2, #1
 8004cec:	2101      	movs	r1, #1
 8004cee:	2000      	movs	r0, #0
 8004cf0:	f7ff fba8 	bl	8004444 <LedMsgInput>
 8004cf4:	e01d      	b.n	8004d32 <KeyEventHandle+0x64>
    //执行命令
  } else if ((keys == KEY1_CLICK_RELEASE) || (keys == KEY2_CLICK_RELEASE) ||
 8004cf6:	79fb      	ldrb	r3, [r7, #7]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d005      	beq.n	8004d08 <KeyEventHandle+0x3a>
 8004cfc:	79fb      	ldrb	r3, [r7, #7]
 8004cfe:	2b07      	cmp	r3, #7
 8004d00:	d002      	beq.n	8004d08 <KeyEventHandle+0x3a>
 8004d02:	79fb      	ldrb	r3, [r7, #7]
 8004d04:	2b0c      	cmp	r3, #12
 8004d06:	d105      	bne.n	8004d14 <KeyEventHandle+0x46>
             (keys == KEY3_CLICK_RELEASE)) {
    LedMsgInput(LED1, LED_BLINK4, 1);
 8004d08:	2201      	movs	r2, #1
 8004d0a:	2106      	movs	r1, #6
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	f7ff fb99 	bl	8004444 <LedMsgInput>
 8004d12:	e00e      	b.n	8004d32 <KeyEventHandle+0x64>
    //执行命令
  } else if ((keys == KEY1_LONG_PRESS) || (keys == KEY2_LONG_PRESS) ||
 8004d14:	79fb      	ldrb	r3, [r7, #7]
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d005      	beq.n	8004d26 <KeyEventHandle+0x58>
 8004d1a:	79fb      	ldrb	r3, [r7, #7]
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d002      	beq.n	8004d26 <KeyEventHandle+0x58>
 8004d20:	79fb      	ldrb	r3, [r7, #7]
 8004d22:	2b0d      	cmp	r3, #13
 8004d24:	d105      	bne.n	8004d32 <KeyEventHandle+0x64>
             (keys == KEY3_LONG_PRESS)) {
    LedMsgInput(LED1, LED_DARK, 1);
 8004d26:	2201      	movs	r2, #1
 8004d28:	2100      	movs	r1, #0
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	f7ff fb8a 	bl	8004444 <LedMsgInput>
  }
 8004d30:	e7ff      	b.n	8004d32 <KeyEventHandle+0x64>
 8004d32:	bf00      	nop
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <__errno>:
 8004d3c:	4b01      	ldr	r3, [pc, #4]	; (8004d44 <__errno+0x8>)
 8004d3e:	6818      	ldr	r0, [r3, #0]
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	2000007c 	.word	0x2000007c

08004d48 <__libc_init_array>:
 8004d48:	b570      	push	{r4, r5, r6, lr}
 8004d4a:	4d0d      	ldr	r5, [pc, #52]	; (8004d80 <__libc_init_array+0x38>)
 8004d4c:	4c0d      	ldr	r4, [pc, #52]	; (8004d84 <__libc_init_array+0x3c>)
 8004d4e:	1b64      	subs	r4, r4, r5
 8004d50:	10a4      	asrs	r4, r4, #2
 8004d52:	2600      	movs	r6, #0
 8004d54:	42a6      	cmp	r6, r4
 8004d56:	d109      	bne.n	8004d6c <__libc_init_array+0x24>
 8004d58:	4d0b      	ldr	r5, [pc, #44]	; (8004d88 <__libc_init_array+0x40>)
 8004d5a:	4c0c      	ldr	r4, [pc, #48]	; (8004d8c <__libc_init_array+0x44>)
 8004d5c:	f004 fb88 	bl	8009470 <_init>
 8004d60:	1b64      	subs	r4, r4, r5
 8004d62:	10a4      	asrs	r4, r4, #2
 8004d64:	2600      	movs	r6, #0
 8004d66:	42a6      	cmp	r6, r4
 8004d68:	d105      	bne.n	8004d76 <__libc_init_array+0x2e>
 8004d6a:	bd70      	pop	{r4, r5, r6, pc}
 8004d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d70:	4798      	blx	r3
 8004d72:	3601      	adds	r6, #1
 8004d74:	e7ee      	b.n	8004d54 <__libc_init_array+0xc>
 8004d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d7a:	4798      	blx	r3
 8004d7c:	3601      	adds	r6, #1
 8004d7e:	e7f2      	b.n	8004d66 <__libc_init_array+0x1e>
 8004d80:	0800994c 	.word	0x0800994c
 8004d84:	0800994c 	.word	0x0800994c
 8004d88:	0800994c 	.word	0x0800994c
 8004d8c:	08009950 	.word	0x08009950

08004d90 <memset>:
 8004d90:	4402      	add	r2, r0
 8004d92:	4603      	mov	r3, r0
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d100      	bne.n	8004d9a <memset+0xa>
 8004d98:	4770      	bx	lr
 8004d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d9e:	e7f9      	b.n	8004d94 <memset+0x4>

08004da0 <__cvt>:
 8004da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004da2:	ed2d 8b02 	vpush	{d8}
 8004da6:	eeb0 8b40 	vmov.f64	d8, d0
 8004daa:	b085      	sub	sp, #20
 8004dac:	4617      	mov	r7, r2
 8004dae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004db0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004db2:	ee18 2a90 	vmov	r2, s17
 8004db6:	f025 0520 	bic.w	r5, r5, #32
 8004dba:	2a00      	cmp	r2, #0
 8004dbc:	bfb6      	itet	lt
 8004dbe:	222d      	movlt	r2, #45	; 0x2d
 8004dc0:	2200      	movge	r2, #0
 8004dc2:	eeb1 8b40 	vneglt.f64	d8, d0
 8004dc6:	2d46      	cmp	r5, #70	; 0x46
 8004dc8:	460c      	mov	r4, r1
 8004dca:	701a      	strb	r2, [r3, #0]
 8004dcc:	d004      	beq.n	8004dd8 <__cvt+0x38>
 8004dce:	2d45      	cmp	r5, #69	; 0x45
 8004dd0:	d100      	bne.n	8004dd4 <__cvt+0x34>
 8004dd2:	3401      	adds	r4, #1
 8004dd4:	2102      	movs	r1, #2
 8004dd6:	e000      	b.n	8004dda <__cvt+0x3a>
 8004dd8:	2103      	movs	r1, #3
 8004dda:	ab03      	add	r3, sp, #12
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	ab02      	add	r3, sp, #8
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	4622      	mov	r2, r4
 8004de4:	4633      	mov	r3, r6
 8004de6:	eeb0 0b48 	vmov.f64	d0, d8
 8004dea:	f001 fd2d 	bl	8006848 <_dtoa_r>
 8004dee:	2d47      	cmp	r5, #71	; 0x47
 8004df0:	d101      	bne.n	8004df6 <__cvt+0x56>
 8004df2:	07fb      	lsls	r3, r7, #31
 8004df4:	d51a      	bpl.n	8004e2c <__cvt+0x8c>
 8004df6:	2d46      	cmp	r5, #70	; 0x46
 8004df8:	eb00 0204 	add.w	r2, r0, r4
 8004dfc:	d10c      	bne.n	8004e18 <__cvt+0x78>
 8004dfe:	7803      	ldrb	r3, [r0, #0]
 8004e00:	2b30      	cmp	r3, #48	; 0x30
 8004e02:	d107      	bne.n	8004e14 <__cvt+0x74>
 8004e04:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e0c:	bf1c      	itt	ne
 8004e0e:	f1c4 0401 	rsbne	r4, r4, #1
 8004e12:	6034      	strne	r4, [r6, #0]
 8004e14:	6833      	ldr	r3, [r6, #0]
 8004e16:	441a      	add	r2, r3
 8004e18:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e20:	bf08      	it	eq
 8004e22:	9203      	streq	r2, [sp, #12]
 8004e24:	2130      	movs	r1, #48	; 0x30
 8004e26:	9b03      	ldr	r3, [sp, #12]
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d307      	bcc.n	8004e3c <__cvt+0x9c>
 8004e2c:	9b03      	ldr	r3, [sp, #12]
 8004e2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e30:	1a1b      	subs	r3, r3, r0
 8004e32:	6013      	str	r3, [r2, #0]
 8004e34:	b005      	add	sp, #20
 8004e36:	ecbd 8b02 	vpop	{d8}
 8004e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e3c:	1c5c      	adds	r4, r3, #1
 8004e3e:	9403      	str	r4, [sp, #12]
 8004e40:	7019      	strb	r1, [r3, #0]
 8004e42:	e7f0      	b.n	8004e26 <__cvt+0x86>

08004e44 <__exponent>:
 8004e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e46:	4603      	mov	r3, r0
 8004e48:	2900      	cmp	r1, #0
 8004e4a:	bfb8      	it	lt
 8004e4c:	4249      	neglt	r1, r1
 8004e4e:	f803 2b02 	strb.w	r2, [r3], #2
 8004e52:	bfb4      	ite	lt
 8004e54:	222d      	movlt	r2, #45	; 0x2d
 8004e56:	222b      	movge	r2, #43	; 0x2b
 8004e58:	2909      	cmp	r1, #9
 8004e5a:	7042      	strb	r2, [r0, #1]
 8004e5c:	dd2a      	ble.n	8004eb4 <__exponent+0x70>
 8004e5e:	f10d 0407 	add.w	r4, sp, #7
 8004e62:	46a4      	mov	ip, r4
 8004e64:	270a      	movs	r7, #10
 8004e66:	46a6      	mov	lr, r4
 8004e68:	460a      	mov	r2, r1
 8004e6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8004e6e:	fb07 1516 	mls	r5, r7, r6, r1
 8004e72:	3530      	adds	r5, #48	; 0x30
 8004e74:	2a63      	cmp	r2, #99	; 0x63
 8004e76:	f104 34ff 	add.w	r4, r4, #4294967295
 8004e7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004e7e:	4631      	mov	r1, r6
 8004e80:	dcf1      	bgt.n	8004e66 <__exponent+0x22>
 8004e82:	3130      	adds	r1, #48	; 0x30
 8004e84:	f1ae 0502 	sub.w	r5, lr, #2
 8004e88:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004e8c:	1c44      	adds	r4, r0, #1
 8004e8e:	4629      	mov	r1, r5
 8004e90:	4561      	cmp	r1, ip
 8004e92:	d30a      	bcc.n	8004eaa <__exponent+0x66>
 8004e94:	f10d 0209 	add.w	r2, sp, #9
 8004e98:	eba2 020e 	sub.w	r2, r2, lr
 8004e9c:	4565      	cmp	r5, ip
 8004e9e:	bf88      	it	hi
 8004ea0:	2200      	movhi	r2, #0
 8004ea2:	4413      	add	r3, r2
 8004ea4:	1a18      	subs	r0, r3, r0
 8004ea6:	b003      	add	sp, #12
 8004ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004eae:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004eb2:	e7ed      	b.n	8004e90 <__exponent+0x4c>
 8004eb4:	2330      	movs	r3, #48	; 0x30
 8004eb6:	3130      	adds	r1, #48	; 0x30
 8004eb8:	7083      	strb	r3, [r0, #2]
 8004eba:	70c1      	strb	r1, [r0, #3]
 8004ebc:	1d03      	adds	r3, r0, #4
 8004ebe:	e7f1      	b.n	8004ea4 <__exponent+0x60>

08004ec0 <_printf_float>:
 8004ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ec4:	b08b      	sub	sp, #44	; 0x2c
 8004ec6:	460c      	mov	r4, r1
 8004ec8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004ecc:	4616      	mov	r6, r2
 8004ece:	461f      	mov	r7, r3
 8004ed0:	4605      	mov	r5, r0
 8004ed2:	f002 fd97 	bl	8007a04 <_localeconv_r>
 8004ed6:	f8d0 b000 	ldr.w	fp, [r0]
 8004eda:	4658      	mov	r0, fp
 8004edc:	f7fb f9b0 	bl	8000240 <strlen>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	9308      	str	r3, [sp, #32]
 8004ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ee8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004eec:	6822      	ldr	r2, [r4, #0]
 8004eee:	3307      	adds	r3, #7
 8004ef0:	f023 0307 	bic.w	r3, r3, #7
 8004ef4:	f103 0108 	add.w	r1, r3, #8
 8004ef8:	f8c8 1000 	str.w	r1, [r8]
 8004efc:	4682      	mov	sl, r0
 8004efe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f02:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004f06:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8005168 <_printf_float+0x2a8>
 8004f0a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004f0e:	eeb0 6bc0 	vabs.f64	d6, d0
 8004f12:	eeb4 6b47 	vcmp.f64	d6, d7
 8004f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1a:	dd24      	ble.n	8004f66 <_printf_float+0xa6>
 8004f1c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f24:	d502      	bpl.n	8004f2c <_printf_float+0x6c>
 8004f26:	232d      	movs	r3, #45	; 0x2d
 8004f28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f2c:	4b90      	ldr	r3, [pc, #576]	; (8005170 <_printf_float+0x2b0>)
 8004f2e:	4891      	ldr	r0, [pc, #580]	; (8005174 <_printf_float+0x2b4>)
 8004f30:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004f34:	bf94      	ite	ls
 8004f36:	4698      	movls	r8, r3
 8004f38:	4680      	movhi	r8, r0
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	6123      	str	r3, [r4, #16]
 8004f3e:	f022 0204 	bic.w	r2, r2, #4
 8004f42:	2300      	movs	r3, #0
 8004f44:	6022      	str	r2, [r4, #0]
 8004f46:	9304      	str	r3, [sp, #16]
 8004f48:	9700      	str	r7, [sp, #0]
 8004f4a:	4633      	mov	r3, r6
 8004f4c:	aa09      	add	r2, sp, #36	; 0x24
 8004f4e:	4621      	mov	r1, r4
 8004f50:	4628      	mov	r0, r5
 8004f52:	f000 f9d3 	bl	80052fc <_printf_common>
 8004f56:	3001      	adds	r0, #1
 8004f58:	f040 808a 	bne.w	8005070 <_printf_float+0x1b0>
 8004f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f60:	b00b      	add	sp, #44	; 0x2c
 8004f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f66:	eeb4 0b40 	vcmp.f64	d0, d0
 8004f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f6e:	d709      	bvc.n	8004f84 <_printf_float+0xc4>
 8004f70:	ee10 3a90 	vmov	r3, s1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bfbc      	itt	lt
 8004f78:	232d      	movlt	r3, #45	; 0x2d
 8004f7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f7e:	487e      	ldr	r0, [pc, #504]	; (8005178 <_printf_float+0x2b8>)
 8004f80:	4b7e      	ldr	r3, [pc, #504]	; (800517c <_printf_float+0x2bc>)
 8004f82:	e7d5      	b.n	8004f30 <_printf_float+0x70>
 8004f84:	6863      	ldr	r3, [r4, #4]
 8004f86:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004f8a:	9104      	str	r1, [sp, #16]
 8004f8c:	1c59      	adds	r1, r3, #1
 8004f8e:	d13c      	bne.n	800500a <_printf_float+0x14a>
 8004f90:	2306      	movs	r3, #6
 8004f92:	6063      	str	r3, [r4, #4]
 8004f94:	2300      	movs	r3, #0
 8004f96:	9303      	str	r3, [sp, #12]
 8004f98:	ab08      	add	r3, sp, #32
 8004f9a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004f9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fa2:	ab07      	add	r3, sp, #28
 8004fa4:	6861      	ldr	r1, [r4, #4]
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	6022      	str	r2, [r4, #0]
 8004faa:	f10d 031b 	add.w	r3, sp, #27
 8004fae:	4628      	mov	r0, r5
 8004fb0:	f7ff fef6 	bl	8004da0 <__cvt>
 8004fb4:	9b04      	ldr	r3, [sp, #16]
 8004fb6:	9907      	ldr	r1, [sp, #28]
 8004fb8:	2b47      	cmp	r3, #71	; 0x47
 8004fba:	4680      	mov	r8, r0
 8004fbc:	d108      	bne.n	8004fd0 <_printf_float+0x110>
 8004fbe:	1cc8      	adds	r0, r1, #3
 8004fc0:	db02      	blt.n	8004fc8 <_printf_float+0x108>
 8004fc2:	6863      	ldr	r3, [r4, #4]
 8004fc4:	4299      	cmp	r1, r3
 8004fc6:	dd41      	ble.n	800504c <_printf_float+0x18c>
 8004fc8:	f1a9 0902 	sub.w	r9, r9, #2
 8004fcc:	fa5f f989 	uxtb.w	r9, r9
 8004fd0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004fd4:	d820      	bhi.n	8005018 <_printf_float+0x158>
 8004fd6:	3901      	subs	r1, #1
 8004fd8:	464a      	mov	r2, r9
 8004fda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fde:	9107      	str	r1, [sp, #28]
 8004fe0:	f7ff ff30 	bl	8004e44 <__exponent>
 8004fe4:	9a08      	ldr	r2, [sp, #32]
 8004fe6:	9004      	str	r0, [sp, #16]
 8004fe8:	1813      	adds	r3, r2, r0
 8004fea:	2a01      	cmp	r2, #1
 8004fec:	6123      	str	r3, [r4, #16]
 8004fee:	dc02      	bgt.n	8004ff6 <_printf_float+0x136>
 8004ff0:	6822      	ldr	r2, [r4, #0]
 8004ff2:	07d2      	lsls	r2, r2, #31
 8004ff4:	d501      	bpl.n	8004ffa <_printf_float+0x13a>
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	6123      	str	r3, [r4, #16]
 8004ffa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0a2      	beq.n	8004f48 <_printf_float+0x88>
 8005002:	232d      	movs	r3, #45	; 0x2d
 8005004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005008:	e79e      	b.n	8004f48 <_printf_float+0x88>
 800500a:	9904      	ldr	r1, [sp, #16]
 800500c:	2947      	cmp	r1, #71	; 0x47
 800500e:	d1c1      	bne.n	8004f94 <_printf_float+0xd4>
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1bf      	bne.n	8004f94 <_printf_float+0xd4>
 8005014:	2301      	movs	r3, #1
 8005016:	e7bc      	b.n	8004f92 <_printf_float+0xd2>
 8005018:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800501c:	d118      	bne.n	8005050 <_printf_float+0x190>
 800501e:	2900      	cmp	r1, #0
 8005020:	6863      	ldr	r3, [r4, #4]
 8005022:	dd0b      	ble.n	800503c <_printf_float+0x17c>
 8005024:	6121      	str	r1, [r4, #16]
 8005026:	b913      	cbnz	r3, 800502e <_printf_float+0x16e>
 8005028:	6822      	ldr	r2, [r4, #0]
 800502a:	07d0      	lsls	r0, r2, #31
 800502c:	d502      	bpl.n	8005034 <_printf_float+0x174>
 800502e:	3301      	adds	r3, #1
 8005030:	440b      	add	r3, r1
 8005032:	6123      	str	r3, [r4, #16]
 8005034:	2300      	movs	r3, #0
 8005036:	65a1      	str	r1, [r4, #88]	; 0x58
 8005038:	9304      	str	r3, [sp, #16]
 800503a:	e7de      	b.n	8004ffa <_printf_float+0x13a>
 800503c:	b913      	cbnz	r3, 8005044 <_printf_float+0x184>
 800503e:	6822      	ldr	r2, [r4, #0]
 8005040:	07d2      	lsls	r2, r2, #31
 8005042:	d501      	bpl.n	8005048 <_printf_float+0x188>
 8005044:	3302      	adds	r3, #2
 8005046:	e7f4      	b.n	8005032 <_printf_float+0x172>
 8005048:	2301      	movs	r3, #1
 800504a:	e7f2      	b.n	8005032 <_printf_float+0x172>
 800504c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005050:	9b08      	ldr	r3, [sp, #32]
 8005052:	4299      	cmp	r1, r3
 8005054:	db05      	blt.n	8005062 <_printf_float+0x1a2>
 8005056:	6823      	ldr	r3, [r4, #0]
 8005058:	6121      	str	r1, [r4, #16]
 800505a:	07d8      	lsls	r0, r3, #31
 800505c:	d5ea      	bpl.n	8005034 <_printf_float+0x174>
 800505e:	1c4b      	adds	r3, r1, #1
 8005060:	e7e7      	b.n	8005032 <_printf_float+0x172>
 8005062:	2900      	cmp	r1, #0
 8005064:	bfd4      	ite	le
 8005066:	f1c1 0202 	rsble	r2, r1, #2
 800506a:	2201      	movgt	r2, #1
 800506c:	4413      	add	r3, r2
 800506e:	e7e0      	b.n	8005032 <_printf_float+0x172>
 8005070:	6823      	ldr	r3, [r4, #0]
 8005072:	055a      	lsls	r2, r3, #21
 8005074:	d407      	bmi.n	8005086 <_printf_float+0x1c6>
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	4642      	mov	r2, r8
 800507a:	4631      	mov	r1, r6
 800507c:	4628      	mov	r0, r5
 800507e:	47b8      	blx	r7
 8005080:	3001      	adds	r0, #1
 8005082:	d12a      	bne.n	80050da <_printf_float+0x21a>
 8005084:	e76a      	b.n	8004f5c <_printf_float+0x9c>
 8005086:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800508a:	f240 80e2 	bls.w	8005252 <_printf_float+0x392>
 800508e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005092:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800509a:	d133      	bne.n	8005104 <_printf_float+0x244>
 800509c:	4a38      	ldr	r2, [pc, #224]	; (8005180 <_printf_float+0x2c0>)
 800509e:	2301      	movs	r3, #1
 80050a0:	4631      	mov	r1, r6
 80050a2:	4628      	mov	r0, r5
 80050a4:	47b8      	blx	r7
 80050a6:	3001      	adds	r0, #1
 80050a8:	f43f af58 	beq.w	8004f5c <_printf_float+0x9c>
 80050ac:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	db02      	blt.n	80050ba <_printf_float+0x1fa>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	07d8      	lsls	r0, r3, #31
 80050b8:	d50f      	bpl.n	80050da <_printf_float+0x21a>
 80050ba:	4653      	mov	r3, sl
 80050bc:	465a      	mov	r2, fp
 80050be:	4631      	mov	r1, r6
 80050c0:	4628      	mov	r0, r5
 80050c2:	47b8      	blx	r7
 80050c4:	3001      	adds	r0, #1
 80050c6:	f43f af49 	beq.w	8004f5c <_printf_float+0x9c>
 80050ca:	f04f 0800 	mov.w	r8, #0
 80050ce:	f104 091a 	add.w	r9, r4, #26
 80050d2:	9b08      	ldr	r3, [sp, #32]
 80050d4:	3b01      	subs	r3, #1
 80050d6:	4543      	cmp	r3, r8
 80050d8:	dc09      	bgt.n	80050ee <_printf_float+0x22e>
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	079b      	lsls	r3, r3, #30
 80050de:	f100 8108 	bmi.w	80052f2 <_printf_float+0x432>
 80050e2:	68e0      	ldr	r0, [r4, #12]
 80050e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e6:	4298      	cmp	r0, r3
 80050e8:	bfb8      	it	lt
 80050ea:	4618      	movlt	r0, r3
 80050ec:	e738      	b.n	8004f60 <_printf_float+0xa0>
 80050ee:	2301      	movs	r3, #1
 80050f0:	464a      	mov	r2, r9
 80050f2:	4631      	mov	r1, r6
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	f43f af2f 	beq.w	8004f5c <_printf_float+0x9c>
 80050fe:	f108 0801 	add.w	r8, r8, #1
 8005102:	e7e6      	b.n	80050d2 <_printf_float+0x212>
 8005104:	9b07      	ldr	r3, [sp, #28]
 8005106:	2b00      	cmp	r3, #0
 8005108:	dc3c      	bgt.n	8005184 <_printf_float+0x2c4>
 800510a:	4a1d      	ldr	r2, [pc, #116]	; (8005180 <_printf_float+0x2c0>)
 800510c:	2301      	movs	r3, #1
 800510e:	4631      	mov	r1, r6
 8005110:	4628      	mov	r0, r5
 8005112:	47b8      	blx	r7
 8005114:	3001      	adds	r0, #1
 8005116:	f43f af21 	beq.w	8004f5c <_printf_float+0x9c>
 800511a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800511e:	4313      	orrs	r3, r2
 8005120:	d102      	bne.n	8005128 <_printf_float+0x268>
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	07d9      	lsls	r1, r3, #31
 8005126:	d5d8      	bpl.n	80050da <_printf_float+0x21a>
 8005128:	4653      	mov	r3, sl
 800512a:	465a      	mov	r2, fp
 800512c:	4631      	mov	r1, r6
 800512e:	4628      	mov	r0, r5
 8005130:	47b8      	blx	r7
 8005132:	3001      	adds	r0, #1
 8005134:	f43f af12 	beq.w	8004f5c <_printf_float+0x9c>
 8005138:	f04f 0900 	mov.w	r9, #0
 800513c:	f104 0a1a 	add.w	sl, r4, #26
 8005140:	9b07      	ldr	r3, [sp, #28]
 8005142:	425b      	negs	r3, r3
 8005144:	454b      	cmp	r3, r9
 8005146:	dc01      	bgt.n	800514c <_printf_float+0x28c>
 8005148:	9b08      	ldr	r3, [sp, #32]
 800514a:	e795      	b.n	8005078 <_printf_float+0x1b8>
 800514c:	2301      	movs	r3, #1
 800514e:	4652      	mov	r2, sl
 8005150:	4631      	mov	r1, r6
 8005152:	4628      	mov	r0, r5
 8005154:	47b8      	blx	r7
 8005156:	3001      	adds	r0, #1
 8005158:	f43f af00 	beq.w	8004f5c <_printf_float+0x9c>
 800515c:	f109 0901 	add.w	r9, r9, #1
 8005160:	e7ee      	b.n	8005140 <_printf_float+0x280>
 8005162:	bf00      	nop
 8005164:	f3af 8000 	nop.w
 8005168:	ffffffff 	.word	0xffffffff
 800516c:	7fefffff 	.word	0x7fefffff
 8005170:	080094a4 	.word	0x080094a4
 8005174:	080094a8 	.word	0x080094a8
 8005178:	080094b0 	.word	0x080094b0
 800517c:	080094ac 	.word	0x080094ac
 8005180:	080094b4 	.word	0x080094b4
 8005184:	9a08      	ldr	r2, [sp, #32]
 8005186:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005188:	429a      	cmp	r2, r3
 800518a:	bfa8      	it	ge
 800518c:	461a      	movge	r2, r3
 800518e:	2a00      	cmp	r2, #0
 8005190:	4691      	mov	r9, r2
 8005192:	dc38      	bgt.n	8005206 <_printf_float+0x346>
 8005194:	2300      	movs	r3, #0
 8005196:	9305      	str	r3, [sp, #20]
 8005198:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800519c:	f104 021a 	add.w	r2, r4, #26
 80051a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051a2:	9905      	ldr	r1, [sp, #20]
 80051a4:	9304      	str	r3, [sp, #16]
 80051a6:	eba3 0309 	sub.w	r3, r3, r9
 80051aa:	428b      	cmp	r3, r1
 80051ac:	dc33      	bgt.n	8005216 <_printf_float+0x356>
 80051ae:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	db3c      	blt.n	8005230 <_printf_float+0x370>
 80051b6:	6823      	ldr	r3, [r4, #0]
 80051b8:	07da      	lsls	r2, r3, #31
 80051ba:	d439      	bmi.n	8005230 <_printf_float+0x370>
 80051bc:	9b08      	ldr	r3, [sp, #32]
 80051be:	9a04      	ldr	r2, [sp, #16]
 80051c0:	9907      	ldr	r1, [sp, #28]
 80051c2:	1a9a      	subs	r2, r3, r2
 80051c4:	eba3 0901 	sub.w	r9, r3, r1
 80051c8:	4591      	cmp	r9, r2
 80051ca:	bfa8      	it	ge
 80051cc:	4691      	movge	r9, r2
 80051ce:	f1b9 0f00 	cmp.w	r9, #0
 80051d2:	dc35      	bgt.n	8005240 <_printf_float+0x380>
 80051d4:	f04f 0800 	mov.w	r8, #0
 80051d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051dc:	f104 0a1a 	add.w	sl, r4, #26
 80051e0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80051e4:	1a9b      	subs	r3, r3, r2
 80051e6:	eba3 0309 	sub.w	r3, r3, r9
 80051ea:	4543      	cmp	r3, r8
 80051ec:	f77f af75 	ble.w	80050da <_printf_float+0x21a>
 80051f0:	2301      	movs	r3, #1
 80051f2:	4652      	mov	r2, sl
 80051f4:	4631      	mov	r1, r6
 80051f6:	4628      	mov	r0, r5
 80051f8:	47b8      	blx	r7
 80051fa:	3001      	adds	r0, #1
 80051fc:	f43f aeae 	beq.w	8004f5c <_printf_float+0x9c>
 8005200:	f108 0801 	add.w	r8, r8, #1
 8005204:	e7ec      	b.n	80051e0 <_printf_float+0x320>
 8005206:	4613      	mov	r3, r2
 8005208:	4631      	mov	r1, r6
 800520a:	4642      	mov	r2, r8
 800520c:	4628      	mov	r0, r5
 800520e:	47b8      	blx	r7
 8005210:	3001      	adds	r0, #1
 8005212:	d1bf      	bne.n	8005194 <_printf_float+0x2d4>
 8005214:	e6a2      	b.n	8004f5c <_printf_float+0x9c>
 8005216:	2301      	movs	r3, #1
 8005218:	4631      	mov	r1, r6
 800521a:	4628      	mov	r0, r5
 800521c:	9204      	str	r2, [sp, #16]
 800521e:	47b8      	blx	r7
 8005220:	3001      	adds	r0, #1
 8005222:	f43f ae9b 	beq.w	8004f5c <_printf_float+0x9c>
 8005226:	9b05      	ldr	r3, [sp, #20]
 8005228:	9a04      	ldr	r2, [sp, #16]
 800522a:	3301      	adds	r3, #1
 800522c:	9305      	str	r3, [sp, #20]
 800522e:	e7b7      	b.n	80051a0 <_printf_float+0x2e0>
 8005230:	4653      	mov	r3, sl
 8005232:	465a      	mov	r2, fp
 8005234:	4631      	mov	r1, r6
 8005236:	4628      	mov	r0, r5
 8005238:	47b8      	blx	r7
 800523a:	3001      	adds	r0, #1
 800523c:	d1be      	bne.n	80051bc <_printf_float+0x2fc>
 800523e:	e68d      	b.n	8004f5c <_printf_float+0x9c>
 8005240:	9a04      	ldr	r2, [sp, #16]
 8005242:	464b      	mov	r3, r9
 8005244:	4442      	add	r2, r8
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	47b8      	blx	r7
 800524c:	3001      	adds	r0, #1
 800524e:	d1c1      	bne.n	80051d4 <_printf_float+0x314>
 8005250:	e684      	b.n	8004f5c <_printf_float+0x9c>
 8005252:	9a08      	ldr	r2, [sp, #32]
 8005254:	2a01      	cmp	r2, #1
 8005256:	dc01      	bgt.n	800525c <_printf_float+0x39c>
 8005258:	07db      	lsls	r3, r3, #31
 800525a:	d537      	bpl.n	80052cc <_printf_float+0x40c>
 800525c:	2301      	movs	r3, #1
 800525e:	4642      	mov	r2, r8
 8005260:	4631      	mov	r1, r6
 8005262:	4628      	mov	r0, r5
 8005264:	47b8      	blx	r7
 8005266:	3001      	adds	r0, #1
 8005268:	f43f ae78 	beq.w	8004f5c <_printf_float+0x9c>
 800526c:	4653      	mov	r3, sl
 800526e:	465a      	mov	r2, fp
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	f43f ae70 	beq.w	8004f5c <_printf_float+0x9c>
 800527c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005280:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005288:	d01b      	beq.n	80052c2 <_printf_float+0x402>
 800528a:	9b08      	ldr	r3, [sp, #32]
 800528c:	f108 0201 	add.w	r2, r8, #1
 8005290:	3b01      	subs	r3, #1
 8005292:	4631      	mov	r1, r6
 8005294:	4628      	mov	r0, r5
 8005296:	47b8      	blx	r7
 8005298:	3001      	adds	r0, #1
 800529a:	d10e      	bne.n	80052ba <_printf_float+0x3fa>
 800529c:	e65e      	b.n	8004f5c <_printf_float+0x9c>
 800529e:	2301      	movs	r3, #1
 80052a0:	464a      	mov	r2, r9
 80052a2:	4631      	mov	r1, r6
 80052a4:	4628      	mov	r0, r5
 80052a6:	47b8      	blx	r7
 80052a8:	3001      	adds	r0, #1
 80052aa:	f43f ae57 	beq.w	8004f5c <_printf_float+0x9c>
 80052ae:	f108 0801 	add.w	r8, r8, #1
 80052b2:	9b08      	ldr	r3, [sp, #32]
 80052b4:	3b01      	subs	r3, #1
 80052b6:	4543      	cmp	r3, r8
 80052b8:	dcf1      	bgt.n	800529e <_printf_float+0x3de>
 80052ba:	9b04      	ldr	r3, [sp, #16]
 80052bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80052c0:	e6db      	b.n	800507a <_printf_float+0x1ba>
 80052c2:	f04f 0800 	mov.w	r8, #0
 80052c6:	f104 091a 	add.w	r9, r4, #26
 80052ca:	e7f2      	b.n	80052b2 <_printf_float+0x3f2>
 80052cc:	2301      	movs	r3, #1
 80052ce:	4642      	mov	r2, r8
 80052d0:	e7df      	b.n	8005292 <_printf_float+0x3d2>
 80052d2:	2301      	movs	r3, #1
 80052d4:	464a      	mov	r2, r9
 80052d6:	4631      	mov	r1, r6
 80052d8:	4628      	mov	r0, r5
 80052da:	47b8      	blx	r7
 80052dc:	3001      	adds	r0, #1
 80052de:	f43f ae3d 	beq.w	8004f5c <_printf_float+0x9c>
 80052e2:	f108 0801 	add.w	r8, r8, #1
 80052e6:	68e3      	ldr	r3, [r4, #12]
 80052e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052ea:	1a5b      	subs	r3, r3, r1
 80052ec:	4543      	cmp	r3, r8
 80052ee:	dcf0      	bgt.n	80052d2 <_printf_float+0x412>
 80052f0:	e6f7      	b.n	80050e2 <_printf_float+0x222>
 80052f2:	f04f 0800 	mov.w	r8, #0
 80052f6:	f104 0919 	add.w	r9, r4, #25
 80052fa:	e7f4      	b.n	80052e6 <_printf_float+0x426>

080052fc <_printf_common>:
 80052fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005300:	4616      	mov	r6, r2
 8005302:	4699      	mov	r9, r3
 8005304:	688a      	ldr	r2, [r1, #8]
 8005306:	690b      	ldr	r3, [r1, #16]
 8005308:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800530c:	4293      	cmp	r3, r2
 800530e:	bfb8      	it	lt
 8005310:	4613      	movlt	r3, r2
 8005312:	6033      	str	r3, [r6, #0]
 8005314:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005318:	4607      	mov	r7, r0
 800531a:	460c      	mov	r4, r1
 800531c:	b10a      	cbz	r2, 8005322 <_printf_common+0x26>
 800531e:	3301      	adds	r3, #1
 8005320:	6033      	str	r3, [r6, #0]
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	0699      	lsls	r1, r3, #26
 8005326:	bf42      	ittt	mi
 8005328:	6833      	ldrmi	r3, [r6, #0]
 800532a:	3302      	addmi	r3, #2
 800532c:	6033      	strmi	r3, [r6, #0]
 800532e:	6825      	ldr	r5, [r4, #0]
 8005330:	f015 0506 	ands.w	r5, r5, #6
 8005334:	d106      	bne.n	8005344 <_printf_common+0x48>
 8005336:	f104 0a19 	add.w	sl, r4, #25
 800533a:	68e3      	ldr	r3, [r4, #12]
 800533c:	6832      	ldr	r2, [r6, #0]
 800533e:	1a9b      	subs	r3, r3, r2
 8005340:	42ab      	cmp	r3, r5
 8005342:	dc26      	bgt.n	8005392 <_printf_common+0x96>
 8005344:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005348:	1e13      	subs	r3, r2, #0
 800534a:	6822      	ldr	r2, [r4, #0]
 800534c:	bf18      	it	ne
 800534e:	2301      	movne	r3, #1
 8005350:	0692      	lsls	r2, r2, #26
 8005352:	d42b      	bmi.n	80053ac <_printf_common+0xb0>
 8005354:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005358:	4649      	mov	r1, r9
 800535a:	4638      	mov	r0, r7
 800535c:	47c0      	blx	r8
 800535e:	3001      	adds	r0, #1
 8005360:	d01e      	beq.n	80053a0 <_printf_common+0xa4>
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	68e5      	ldr	r5, [r4, #12]
 8005366:	6832      	ldr	r2, [r6, #0]
 8005368:	f003 0306 	and.w	r3, r3, #6
 800536c:	2b04      	cmp	r3, #4
 800536e:	bf08      	it	eq
 8005370:	1aad      	subeq	r5, r5, r2
 8005372:	68a3      	ldr	r3, [r4, #8]
 8005374:	6922      	ldr	r2, [r4, #16]
 8005376:	bf0c      	ite	eq
 8005378:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800537c:	2500      	movne	r5, #0
 800537e:	4293      	cmp	r3, r2
 8005380:	bfc4      	itt	gt
 8005382:	1a9b      	subgt	r3, r3, r2
 8005384:	18ed      	addgt	r5, r5, r3
 8005386:	2600      	movs	r6, #0
 8005388:	341a      	adds	r4, #26
 800538a:	42b5      	cmp	r5, r6
 800538c:	d11a      	bne.n	80053c4 <_printf_common+0xc8>
 800538e:	2000      	movs	r0, #0
 8005390:	e008      	b.n	80053a4 <_printf_common+0xa8>
 8005392:	2301      	movs	r3, #1
 8005394:	4652      	mov	r2, sl
 8005396:	4649      	mov	r1, r9
 8005398:	4638      	mov	r0, r7
 800539a:	47c0      	blx	r8
 800539c:	3001      	adds	r0, #1
 800539e:	d103      	bne.n	80053a8 <_printf_common+0xac>
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295
 80053a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053a8:	3501      	adds	r5, #1
 80053aa:	e7c6      	b.n	800533a <_printf_common+0x3e>
 80053ac:	18e1      	adds	r1, r4, r3
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	2030      	movs	r0, #48	; 0x30
 80053b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053b6:	4422      	add	r2, r4
 80053b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053c0:	3302      	adds	r3, #2
 80053c2:	e7c7      	b.n	8005354 <_printf_common+0x58>
 80053c4:	2301      	movs	r3, #1
 80053c6:	4622      	mov	r2, r4
 80053c8:	4649      	mov	r1, r9
 80053ca:	4638      	mov	r0, r7
 80053cc:	47c0      	blx	r8
 80053ce:	3001      	adds	r0, #1
 80053d0:	d0e6      	beq.n	80053a0 <_printf_common+0xa4>
 80053d2:	3601      	adds	r6, #1
 80053d4:	e7d9      	b.n	800538a <_printf_common+0x8e>
	...

080053d8 <_printf_i>:
 80053d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053dc:	7e0f      	ldrb	r7, [r1, #24]
 80053de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053e0:	2f78      	cmp	r7, #120	; 0x78
 80053e2:	4691      	mov	r9, r2
 80053e4:	4680      	mov	r8, r0
 80053e6:	460c      	mov	r4, r1
 80053e8:	469a      	mov	sl, r3
 80053ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80053ee:	d807      	bhi.n	8005400 <_printf_i+0x28>
 80053f0:	2f62      	cmp	r7, #98	; 0x62
 80053f2:	d80a      	bhi.n	800540a <_printf_i+0x32>
 80053f4:	2f00      	cmp	r7, #0
 80053f6:	f000 80d8 	beq.w	80055aa <_printf_i+0x1d2>
 80053fa:	2f58      	cmp	r7, #88	; 0x58
 80053fc:	f000 80a3 	beq.w	8005546 <_printf_i+0x16e>
 8005400:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005404:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005408:	e03a      	b.n	8005480 <_printf_i+0xa8>
 800540a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800540e:	2b15      	cmp	r3, #21
 8005410:	d8f6      	bhi.n	8005400 <_printf_i+0x28>
 8005412:	a101      	add	r1, pc, #4	; (adr r1, 8005418 <_printf_i+0x40>)
 8005414:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005418:	08005471 	.word	0x08005471
 800541c:	08005485 	.word	0x08005485
 8005420:	08005401 	.word	0x08005401
 8005424:	08005401 	.word	0x08005401
 8005428:	08005401 	.word	0x08005401
 800542c:	08005401 	.word	0x08005401
 8005430:	08005485 	.word	0x08005485
 8005434:	08005401 	.word	0x08005401
 8005438:	08005401 	.word	0x08005401
 800543c:	08005401 	.word	0x08005401
 8005440:	08005401 	.word	0x08005401
 8005444:	08005591 	.word	0x08005591
 8005448:	080054b5 	.word	0x080054b5
 800544c:	08005573 	.word	0x08005573
 8005450:	08005401 	.word	0x08005401
 8005454:	08005401 	.word	0x08005401
 8005458:	080055b3 	.word	0x080055b3
 800545c:	08005401 	.word	0x08005401
 8005460:	080054b5 	.word	0x080054b5
 8005464:	08005401 	.word	0x08005401
 8005468:	08005401 	.word	0x08005401
 800546c:	0800557b 	.word	0x0800557b
 8005470:	682b      	ldr	r3, [r5, #0]
 8005472:	1d1a      	adds	r2, r3, #4
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	602a      	str	r2, [r5, #0]
 8005478:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800547c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005480:	2301      	movs	r3, #1
 8005482:	e0a3      	b.n	80055cc <_printf_i+0x1f4>
 8005484:	6820      	ldr	r0, [r4, #0]
 8005486:	6829      	ldr	r1, [r5, #0]
 8005488:	0606      	lsls	r6, r0, #24
 800548a:	f101 0304 	add.w	r3, r1, #4
 800548e:	d50a      	bpl.n	80054a6 <_printf_i+0xce>
 8005490:	680e      	ldr	r6, [r1, #0]
 8005492:	602b      	str	r3, [r5, #0]
 8005494:	2e00      	cmp	r6, #0
 8005496:	da03      	bge.n	80054a0 <_printf_i+0xc8>
 8005498:	232d      	movs	r3, #45	; 0x2d
 800549a:	4276      	negs	r6, r6
 800549c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a0:	485e      	ldr	r0, [pc, #376]	; (800561c <_printf_i+0x244>)
 80054a2:	230a      	movs	r3, #10
 80054a4:	e019      	b.n	80054da <_printf_i+0x102>
 80054a6:	680e      	ldr	r6, [r1, #0]
 80054a8:	602b      	str	r3, [r5, #0]
 80054aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80054ae:	bf18      	it	ne
 80054b0:	b236      	sxthne	r6, r6
 80054b2:	e7ef      	b.n	8005494 <_printf_i+0xbc>
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	6820      	ldr	r0, [r4, #0]
 80054b8:	1d19      	adds	r1, r3, #4
 80054ba:	6029      	str	r1, [r5, #0]
 80054bc:	0601      	lsls	r1, r0, #24
 80054be:	d501      	bpl.n	80054c4 <_printf_i+0xec>
 80054c0:	681e      	ldr	r6, [r3, #0]
 80054c2:	e002      	b.n	80054ca <_printf_i+0xf2>
 80054c4:	0646      	lsls	r6, r0, #25
 80054c6:	d5fb      	bpl.n	80054c0 <_printf_i+0xe8>
 80054c8:	881e      	ldrh	r6, [r3, #0]
 80054ca:	4854      	ldr	r0, [pc, #336]	; (800561c <_printf_i+0x244>)
 80054cc:	2f6f      	cmp	r7, #111	; 0x6f
 80054ce:	bf0c      	ite	eq
 80054d0:	2308      	moveq	r3, #8
 80054d2:	230a      	movne	r3, #10
 80054d4:	2100      	movs	r1, #0
 80054d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054da:	6865      	ldr	r5, [r4, #4]
 80054dc:	60a5      	str	r5, [r4, #8]
 80054de:	2d00      	cmp	r5, #0
 80054e0:	bfa2      	ittt	ge
 80054e2:	6821      	ldrge	r1, [r4, #0]
 80054e4:	f021 0104 	bicge.w	r1, r1, #4
 80054e8:	6021      	strge	r1, [r4, #0]
 80054ea:	b90e      	cbnz	r6, 80054f0 <_printf_i+0x118>
 80054ec:	2d00      	cmp	r5, #0
 80054ee:	d04d      	beq.n	800558c <_printf_i+0x1b4>
 80054f0:	4615      	mov	r5, r2
 80054f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80054f6:	fb03 6711 	mls	r7, r3, r1, r6
 80054fa:	5dc7      	ldrb	r7, [r0, r7]
 80054fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005500:	4637      	mov	r7, r6
 8005502:	42bb      	cmp	r3, r7
 8005504:	460e      	mov	r6, r1
 8005506:	d9f4      	bls.n	80054f2 <_printf_i+0x11a>
 8005508:	2b08      	cmp	r3, #8
 800550a:	d10b      	bne.n	8005524 <_printf_i+0x14c>
 800550c:	6823      	ldr	r3, [r4, #0]
 800550e:	07de      	lsls	r6, r3, #31
 8005510:	d508      	bpl.n	8005524 <_printf_i+0x14c>
 8005512:	6923      	ldr	r3, [r4, #16]
 8005514:	6861      	ldr	r1, [r4, #4]
 8005516:	4299      	cmp	r1, r3
 8005518:	bfde      	ittt	le
 800551a:	2330      	movle	r3, #48	; 0x30
 800551c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005520:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005524:	1b52      	subs	r2, r2, r5
 8005526:	6122      	str	r2, [r4, #16]
 8005528:	f8cd a000 	str.w	sl, [sp]
 800552c:	464b      	mov	r3, r9
 800552e:	aa03      	add	r2, sp, #12
 8005530:	4621      	mov	r1, r4
 8005532:	4640      	mov	r0, r8
 8005534:	f7ff fee2 	bl	80052fc <_printf_common>
 8005538:	3001      	adds	r0, #1
 800553a:	d14c      	bne.n	80055d6 <_printf_i+0x1fe>
 800553c:	f04f 30ff 	mov.w	r0, #4294967295
 8005540:	b004      	add	sp, #16
 8005542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005546:	4835      	ldr	r0, [pc, #212]	; (800561c <_printf_i+0x244>)
 8005548:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800554c:	6829      	ldr	r1, [r5, #0]
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	f851 6b04 	ldr.w	r6, [r1], #4
 8005554:	6029      	str	r1, [r5, #0]
 8005556:	061d      	lsls	r5, r3, #24
 8005558:	d514      	bpl.n	8005584 <_printf_i+0x1ac>
 800555a:	07df      	lsls	r7, r3, #31
 800555c:	bf44      	itt	mi
 800555e:	f043 0320 	orrmi.w	r3, r3, #32
 8005562:	6023      	strmi	r3, [r4, #0]
 8005564:	b91e      	cbnz	r6, 800556e <_printf_i+0x196>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	f023 0320 	bic.w	r3, r3, #32
 800556c:	6023      	str	r3, [r4, #0]
 800556e:	2310      	movs	r3, #16
 8005570:	e7b0      	b.n	80054d4 <_printf_i+0xfc>
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	f043 0320 	orr.w	r3, r3, #32
 8005578:	6023      	str	r3, [r4, #0]
 800557a:	2378      	movs	r3, #120	; 0x78
 800557c:	4828      	ldr	r0, [pc, #160]	; (8005620 <_printf_i+0x248>)
 800557e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005582:	e7e3      	b.n	800554c <_printf_i+0x174>
 8005584:	0659      	lsls	r1, r3, #25
 8005586:	bf48      	it	mi
 8005588:	b2b6      	uxthmi	r6, r6
 800558a:	e7e6      	b.n	800555a <_printf_i+0x182>
 800558c:	4615      	mov	r5, r2
 800558e:	e7bb      	b.n	8005508 <_printf_i+0x130>
 8005590:	682b      	ldr	r3, [r5, #0]
 8005592:	6826      	ldr	r6, [r4, #0]
 8005594:	6961      	ldr	r1, [r4, #20]
 8005596:	1d18      	adds	r0, r3, #4
 8005598:	6028      	str	r0, [r5, #0]
 800559a:	0635      	lsls	r5, r6, #24
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	d501      	bpl.n	80055a4 <_printf_i+0x1cc>
 80055a0:	6019      	str	r1, [r3, #0]
 80055a2:	e002      	b.n	80055aa <_printf_i+0x1d2>
 80055a4:	0670      	lsls	r0, r6, #25
 80055a6:	d5fb      	bpl.n	80055a0 <_printf_i+0x1c8>
 80055a8:	8019      	strh	r1, [r3, #0]
 80055aa:	2300      	movs	r3, #0
 80055ac:	6123      	str	r3, [r4, #16]
 80055ae:	4615      	mov	r5, r2
 80055b0:	e7ba      	b.n	8005528 <_printf_i+0x150>
 80055b2:	682b      	ldr	r3, [r5, #0]
 80055b4:	1d1a      	adds	r2, r3, #4
 80055b6:	602a      	str	r2, [r5, #0]
 80055b8:	681d      	ldr	r5, [r3, #0]
 80055ba:	6862      	ldr	r2, [r4, #4]
 80055bc:	2100      	movs	r1, #0
 80055be:	4628      	mov	r0, r5
 80055c0:	f7fa fe46 	bl	8000250 <memchr>
 80055c4:	b108      	cbz	r0, 80055ca <_printf_i+0x1f2>
 80055c6:	1b40      	subs	r0, r0, r5
 80055c8:	6060      	str	r0, [r4, #4]
 80055ca:	6863      	ldr	r3, [r4, #4]
 80055cc:	6123      	str	r3, [r4, #16]
 80055ce:	2300      	movs	r3, #0
 80055d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055d4:	e7a8      	b.n	8005528 <_printf_i+0x150>
 80055d6:	6923      	ldr	r3, [r4, #16]
 80055d8:	462a      	mov	r2, r5
 80055da:	4649      	mov	r1, r9
 80055dc:	4640      	mov	r0, r8
 80055de:	47d0      	blx	sl
 80055e0:	3001      	adds	r0, #1
 80055e2:	d0ab      	beq.n	800553c <_printf_i+0x164>
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	079b      	lsls	r3, r3, #30
 80055e8:	d413      	bmi.n	8005612 <_printf_i+0x23a>
 80055ea:	68e0      	ldr	r0, [r4, #12]
 80055ec:	9b03      	ldr	r3, [sp, #12]
 80055ee:	4298      	cmp	r0, r3
 80055f0:	bfb8      	it	lt
 80055f2:	4618      	movlt	r0, r3
 80055f4:	e7a4      	b.n	8005540 <_printf_i+0x168>
 80055f6:	2301      	movs	r3, #1
 80055f8:	4632      	mov	r2, r6
 80055fa:	4649      	mov	r1, r9
 80055fc:	4640      	mov	r0, r8
 80055fe:	47d0      	blx	sl
 8005600:	3001      	adds	r0, #1
 8005602:	d09b      	beq.n	800553c <_printf_i+0x164>
 8005604:	3501      	adds	r5, #1
 8005606:	68e3      	ldr	r3, [r4, #12]
 8005608:	9903      	ldr	r1, [sp, #12]
 800560a:	1a5b      	subs	r3, r3, r1
 800560c:	42ab      	cmp	r3, r5
 800560e:	dcf2      	bgt.n	80055f6 <_printf_i+0x21e>
 8005610:	e7eb      	b.n	80055ea <_printf_i+0x212>
 8005612:	2500      	movs	r5, #0
 8005614:	f104 0619 	add.w	r6, r4, #25
 8005618:	e7f5      	b.n	8005606 <_printf_i+0x22e>
 800561a:	bf00      	nop
 800561c:	080094b6 	.word	0x080094b6
 8005620:	080094c7 	.word	0x080094c7

08005624 <_scanf_float>:
 8005624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005628:	b087      	sub	sp, #28
 800562a:	4617      	mov	r7, r2
 800562c:	9303      	str	r3, [sp, #12]
 800562e:	688b      	ldr	r3, [r1, #8]
 8005630:	1e5a      	subs	r2, r3, #1
 8005632:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005636:	bf83      	ittte	hi
 8005638:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800563c:	195b      	addhi	r3, r3, r5
 800563e:	9302      	strhi	r3, [sp, #8]
 8005640:	2300      	movls	r3, #0
 8005642:	bf86      	itte	hi
 8005644:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005648:	608b      	strhi	r3, [r1, #8]
 800564a:	9302      	strls	r3, [sp, #8]
 800564c:	680b      	ldr	r3, [r1, #0]
 800564e:	468b      	mov	fp, r1
 8005650:	2500      	movs	r5, #0
 8005652:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005656:	f84b 3b1c 	str.w	r3, [fp], #28
 800565a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800565e:	4680      	mov	r8, r0
 8005660:	460c      	mov	r4, r1
 8005662:	465e      	mov	r6, fp
 8005664:	46aa      	mov	sl, r5
 8005666:	46a9      	mov	r9, r5
 8005668:	9501      	str	r5, [sp, #4]
 800566a:	68a2      	ldr	r2, [r4, #8]
 800566c:	b152      	cbz	r2, 8005684 <_scanf_float+0x60>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	2b4e      	cmp	r3, #78	; 0x4e
 8005674:	d864      	bhi.n	8005740 <_scanf_float+0x11c>
 8005676:	2b40      	cmp	r3, #64	; 0x40
 8005678:	d83c      	bhi.n	80056f4 <_scanf_float+0xd0>
 800567a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800567e:	b2c8      	uxtb	r0, r1
 8005680:	280e      	cmp	r0, #14
 8005682:	d93a      	bls.n	80056fa <_scanf_float+0xd6>
 8005684:	f1b9 0f00 	cmp.w	r9, #0
 8005688:	d003      	beq.n	8005692 <_scanf_float+0x6e>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005696:	f1ba 0f01 	cmp.w	sl, #1
 800569a:	f200 8113 	bhi.w	80058c4 <_scanf_float+0x2a0>
 800569e:	455e      	cmp	r6, fp
 80056a0:	f200 8105 	bhi.w	80058ae <_scanf_float+0x28a>
 80056a4:	2501      	movs	r5, #1
 80056a6:	4628      	mov	r0, r5
 80056a8:	b007      	add	sp, #28
 80056aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80056b2:	2a0d      	cmp	r2, #13
 80056b4:	d8e6      	bhi.n	8005684 <_scanf_float+0x60>
 80056b6:	a101      	add	r1, pc, #4	; (adr r1, 80056bc <_scanf_float+0x98>)
 80056b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80056bc:	080057fb 	.word	0x080057fb
 80056c0:	08005685 	.word	0x08005685
 80056c4:	08005685 	.word	0x08005685
 80056c8:	08005685 	.word	0x08005685
 80056cc:	0800585b 	.word	0x0800585b
 80056d0:	08005833 	.word	0x08005833
 80056d4:	08005685 	.word	0x08005685
 80056d8:	08005685 	.word	0x08005685
 80056dc:	08005809 	.word	0x08005809
 80056e0:	08005685 	.word	0x08005685
 80056e4:	08005685 	.word	0x08005685
 80056e8:	08005685 	.word	0x08005685
 80056ec:	08005685 	.word	0x08005685
 80056f0:	080057c1 	.word	0x080057c1
 80056f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80056f8:	e7db      	b.n	80056b2 <_scanf_float+0x8e>
 80056fa:	290e      	cmp	r1, #14
 80056fc:	d8c2      	bhi.n	8005684 <_scanf_float+0x60>
 80056fe:	a001      	add	r0, pc, #4	; (adr r0, 8005704 <_scanf_float+0xe0>)
 8005700:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005704:	080057b3 	.word	0x080057b3
 8005708:	08005685 	.word	0x08005685
 800570c:	080057b3 	.word	0x080057b3
 8005710:	08005847 	.word	0x08005847
 8005714:	08005685 	.word	0x08005685
 8005718:	08005761 	.word	0x08005761
 800571c:	0800579d 	.word	0x0800579d
 8005720:	0800579d 	.word	0x0800579d
 8005724:	0800579d 	.word	0x0800579d
 8005728:	0800579d 	.word	0x0800579d
 800572c:	0800579d 	.word	0x0800579d
 8005730:	0800579d 	.word	0x0800579d
 8005734:	0800579d 	.word	0x0800579d
 8005738:	0800579d 	.word	0x0800579d
 800573c:	0800579d 	.word	0x0800579d
 8005740:	2b6e      	cmp	r3, #110	; 0x6e
 8005742:	d809      	bhi.n	8005758 <_scanf_float+0x134>
 8005744:	2b60      	cmp	r3, #96	; 0x60
 8005746:	d8b2      	bhi.n	80056ae <_scanf_float+0x8a>
 8005748:	2b54      	cmp	r3, #84	; 0x54
 800574a:	d077      	beq.n	800583c <_scanf_float+0x218>
 800574c:	2b59      	cmp	r3, #89	; 0x59
 800574e:	d199      	bne.n	8005684 <_scanf_float+0x60>
 8005750:	2d07      	cmp	r5, #7
 8005752:	d197      	bne.n	8005684 <_scanf_float+0x60>
 8005754:	2508      	movs	r5, #8
 8005756:	e029      	b.n	80057ac <_scanf_float+0x188>
 8005758:	2b74      	cmp	r3, #116	; 0x74
 800575a:	d06f      	beq.n	800583c <_scanf_float+0x218>
 800575c:	2b79      	cmp	r3, #121	; 0x79
 800575e:	e7f6      	b.n	800574e <_scanf_float+0x12a>
 8005760:	6821      	ldr	r1, [r4, #0]
 8005762:	05c8      	lsls	r0, r1, #23
 8005764:	d51a      	bpl.n	800579c <_scanf_float+0x178>
 8005766:	9b02      	ldr	r3, [sp, #8]
 8005768:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800576c:	6021      	str	r1, [r4, #0]
 800576e:	f109 0901 	add.w	r9, r9, #1
 8005772:	b11b      	cbz	r3, 800577c <_scanf_float+0x158>
 8005774:	3b01      	subs	r3, #1
 8005776:	3201      	adds	r2, #1
 8005778:	9302      	str	r3, [sp, #8]
 800577a:	60a2      	str	r2, [r4, #8]
 800577c:	68a3      	ldr	r3, [r4, #8]
 800577e:	3b01      	subs	r3, #1
 8005780:	60a3      	str	r3, [r4, #8]
 8005782:	6923      	ldr	r3, [r4, #16]
 8005784:	3301      	adds	r3, #1
 8005786:	6123      	str	r3, [r4, #16]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3b01      	subs	r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	607b      	str	r3, [r7, #4]
 8005790:	f340 8084 	ble.w	800589c <_scanf_float+0x278>
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	3301      	adds	r3, #1
 8005798:	603b      	str	r3, [r7, #0]
 800579a:	e766      	b.n	800566a <_scanf_float+0x46>
 800579c:	eb1a 0f05 	cmn.w	sl, r5
 80057a0:	f47f af70 	bne.w	8005684 <_scanf_float+0x60>
 80057a4:	6822      	ldr	r2, [r4, #0]
 80057a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80057aa:	6022      	str	r2, [r4, #0]
 80057ac:	f806 3b01 	strb.w	r3, [r6], #1
 80057b0:	e7e4      	b.n	800577c <_scanf_float+0x158>
 80057b2:	6822      	ldr	r2, [r4, #0]
 80057b4:	0610      	lsls	r0, r2, #24
 80057b6:	f57f af65 	bpl.w	8005684 <_scanf_float+0x60>
 80057ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057be:	e7f4      	b.n	80057aa <_scanf_float+0x186>
 80057c0:	f1ba 0f00 	cmp.w	sl, #0
 80057c4:	d10e      	bne.n	80057e4 <_scanf_float+0x1c0>
 80057c6:	f1b9 0f00 	cmp.w	r9, #0
 80057ca:	d10e      	bne.n	80057ea <_scanf_float+0x1c6>
 80057cc:	6822      	ldr	r2, [r4, #0]
 80057ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80057d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80057d6:	d108      	bne.n	80057ea <_scanf_float+0x1c6>
 80057d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80057dc:	6022      	str	r2, [r4, #0]
 80057de:	f04f 0a01 	mov.w	sl, #1
 80057e2:	e7e3      	b.n	80057ac <_scanf_float+0x188>
 80057e4:	f1ba 0f02 	cmp.w	sl, #2
 80057e8:	d055      	beq.n	8005896 <_scanf_float+0x272>
 80057ea:	2d01      	cmp	r5, #1
 80057ec:	d002      	beq.n	80057f4 <_scanf_float+0x1d0>
 80057ee:	2d04      	cmp	r5, #4
 80057f0:	f47f af48 	bne.w	8005684 <_scanf_float+0x60>
 80057f4:	3501      	adds	r5, #1
 80057f6:	b2ed      	uxtb	r5, r5
 80057f8:	e7d8      	b.n	80057ac <_scanf_float+0x188>
 80057fa:	f1ba 0f01 	cmp.w	sl, #1
 80057fe:	f47f af41 	bne.w	8005684 <_scanf_float+0x60>
 8005802:	f04f 0a02 	mov.w	sl, #2
 8005806:	e7d1      	b.n	80057ac <_scanf_float+0x188>
 8005808:	b97d      	cbnz	r5, 800582a <_scanf_float+0x206>
 800580a:	f1b9 0f00 	cmp.w	r9, #0
 800580e:	f47f af3c 	bne.w	800568a <_scanf_float+0x66>
 8005812:	6822      	ldr	r2, [r4, #0]
 8005814:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005818:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800581c:	f47f af39 	bne.w	8005692 <_scanf_float+0x6e>
 8005820:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005824:	6022      	str	r2, [r4, #0]
 8005826:	2501      	movs	r5, #1
 8005828:	e7c0      	b.n	80057ac <_scanf_float+0x188>
 800582a:	2d03      	cmp	r5, #3
 800582c:	d0e2      	beq.n	80057f4 <_scanf_float+0x1d0>
 800582e:	2d05      	cmp	r5, #5
 8005830:	e7de      	b.n	80057f0 <_scanf_float+0x1cc>
 8005832:	2d02      	cmp	r5, #2
 8005834:	f47f af26 	bne.w	8005684 <_scanf_float+0x60>
 8005838:	2503      	movs	r5, #3
 800583a:	e7b7      	b.n	80057ac <_scanf_float+0x188>
 800583c:	2d06      	cmp	r5, #6
 800583e:	f47f af21 	bne.w	8005684 <_scanf_float+0x60>
 8005842:	2507      	movs	r5, #7
 8005844:	e7b2      	b.n	80057ac <_scanf_float+0x188>
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	0591      	lsls	r1, r2, #22
 800584a:	f57f af1b 	bpl.w	8005684 <_scanf_float+0x60>
 800584e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005852:	6022      	str	r2, [r4, #0]
 8005854:	f8cd 9004 	str.w	r9, [sp, #4]
 8005858:	e7a8      	b.n	80057ac <_scanf_float+0x188>
 800585a:	6822      	ldr	r2, [r4, #0]
 800585c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005860:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005864:	d006      	beq.n	8005874 <_scanf_float+0x250>
 8005866:	0550      	lsls	r0, r2, #21
 8005868:	f57f af0c 	bpl.w	8005684 <_scanf_float+0x60>
 800586c:	f1b9 0f00 	cmp.w	r9, #0
 8005870:	f43f af0f 	beq.w	8005692 <_scanf_float+0x6e>
 8005874:	0591      	lsls	r1, r2, #22
 8005876:	bf58      	it	pl
 8005878:	9901      	ldrpl	r1, [sp, #4]
 800587a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800587e:	bf58      	it	pl
 8005880:	eba9 0101 	subpl.w	r1, r9, r1
 8005884:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005888:	bf58      	it	pl
 800588a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800588e:	6022      	str	r2, [r4, #0]
 8005890:	f04f 0900 	mov.w	r9, #0
 8005894:	e78a      	b.n	80057ac <_scanf_float+0x188>
 8005896:	f04f 0a03 	mov.w	sl, #3
 800589a:	e787      	b.n	80057ac <_scanf_float+0x188>
 800589c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80058a0:	4639      	mov	r1, r7
 80058a2:	4640      	mov	r0, r8
 80058a4:	4798      	blx	r3
 80058a6:	2800      	cmp	r0, #0
 80058a8:	f43f aedf 	beq.w	800566a <_scanf_float+0x46>
 80058ac:	e6ea      	b.n	8005684 <_scanf_float+0x60>
 80058ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058b6:	463a      	mov	r2, r7
 80058b8:	4640      	mov	r0, r8
 80058ba:	4798      	blx	r3
 80058bc:	6923      	ldr	r3, [r4, #16]
 80058be:	3b01      	subs	r3, #1
 80058c0:	6123      	str	r3, [r4, #16]
 80058c2:	e6ec      	b.n	800569e <_scanf_float+0x7a>
 80058c4:	1e6b      	subs	r3, r5, #1
 80058c6:	2b06      	cmp	r3, #6
 80058c8:	d825      	bhi.n	8005916 <_scanf_float+0x2f2>
 80058ca:	2d02      	cmp	r5, #2
 80058cc:	d836      	bhi.n	800593c <_scanf_float+0x318>
 80058ce:	455e      	cmp	r6, fp
 80058d0:	f67f aee8 	bls.w	80056a4 <_scanf_float+0x80>
 80058d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058dc:	463a      	mov	r2, r7
 80058de:	4640      	mov	r0, r8
 80058e0:	4798      	blx	r3
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	3b01      	subs	r3, #1
 80058e6:	6123      	str	r3, [r4, #16]
 80058e8:	e7f1      	b.n	80058ce <_scanf_float+0x2aa>
 80058ea:	9802      	ldr	r0, [sp, #8]
 80058ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80058f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80058f4:	9002      	str	r0, [sp, #8]
 80058f6:	463a      	mov	r2, r7
 80058f8:	4640      	mov	r0, r8
 80058fa:	4798      	blx	r3
 80058fc:	6923      	ldr	r3, [r4, #16]
 80058fe:	3b01      	subs	r3, #1
 8005900:	6123      	str	r3, [r4, #16]
 8005902:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005906:	fa5f fa8a 	uxtb.w	sl, sl
 800590a:	f1ba 0f02 	cmp.w	sl, #2
 800590e:	d1ec      	bne.n	80058ea <_scanf_float+0x2c6>
 8005910:	3d03      	subs	r5, #3
 8005912:	b2ed      	uxtb	r5, r5
 8005914:	1b76      	subs	r6, r6, r5
 8005916:	6823      	ldr	r3, [r4, #0]
 8005918:	05da      	lsls	r2, r3, #23
 800591a:	d52f      	bpl.n	800597c <_scanf_float+0x358>
 800591c:	055b      	lsls	r3, r3, #21
 800591e:	d510      	bpl.n	8005942 <_scanf_float+0x31e>
 8005920:	455e      	cmp	r6, fp
 8005922:	f67f aebf 	bls.w	80056a4 <_scanf_float+0x80>
 8005926:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800592a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800592e:	463a      	mov	r2, r7
 8005930:	4640      	mov	r0, r8
 8005932:	4798      	blx	r3
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	3b01      	subs	r3, #1
 8005938:	6123      	str	r3, [r4, #16]
 800593a:	e7f1      	b.n	8005920 <_scanf_float+0x2fc>
 800593c:	46aa      	mov	sl, r5
 800593e:	9602      	str	r6, [sp, #8]
 8005940:	e7df      	b.n	8005902 <_scanf_float+0x2de>
 8005942:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005946:	6923      	ldr	r3, [r4, #16]
 8005948:	2965      	cmp	r1, #101	; 0x65
 800594a:	f103 33ff 	add.w	r3, r3, #4294967295
 800594e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005952:	6123      	str	r3, [r4, #16]
 8005954:	d00c      	beq.n	8005970 <_scanf_float+0x34c>
 8005956:	2945      	cmp	r1, #69	; 0x45
 8005958:	d00a      	beq.n	8005970 <_scanf_float+0x34c>
 800595a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800595e:	463a      	mov	r2, r7
 8005960:	4640      	mov	r0, r8
 8005962:	4798      	blx	r3
 8005964:	6923      	ldr	r3, [r4, #16]
 8005966:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800596a:	3b01      	subs	r3, #1
 800596c:	1eb5      	subs	r5, r6, #2
 800596e:	6123      	str	r3, [r4, #16]
 8005970:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005974:	463a      	mov	r2, r7
 8005976:	4640      	mov	r0, r8
 8005978:	4798      	blx	r3
 800597a:	462e      	mov	r6, r5
 800597c:	6825      	ldr	r5, [r4, #0]
 800597e:	f015 0510 	ands.w	r5, r5, #16
 8005982:	d14e      	bne.n	8005a22 <_scanf_float+0x3fe>
 8005984:	7035      	strb	r5, [r6, #0]
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800598c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005990:	d119      	bne.n	80059c6 <_scanf_float+0x3a2>
 8005992:	9b01      	ldr	r3, [sp, #4]
 8005994:	454b      	cmp	r3, r9
 8005996:	eba3 0209 	sub.w	r2, r3, r9
 800599a:	d121      	bne.n	80059e0 <_scanf_float+0x3bc>
 800599c:	2200      	movs	r2, #0
 800599e:	4659      	mov	r1, fp
 80059a0:	4640      	mov	r0, r8
 80059a2:	f000 fe3b 	bl	800661c <_strtod_r>
 80059a6:	6822      	ldr	r2, [r4, #0]
 80059a8:	9b03      	ldr	r3, [sp, #12]
 80059aa:	f012 0f02 	tst.w	r2, #2
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	d021      	beq.n	80059f6 <_scanf_float+0x3d2>
 80059b2:	9903      	ldr	r1, [sp, #12]
 80059b4:	1d1a      	adds	r2, r3, #4
 80059b6:	600a      	str	r2, [r1, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	ed83 0b00 	vstr	d0, [r3]
 80059be:	68e3      	ldr	r3, [r4, #12]
 80059c0:	3301      	adds	r3, #1
 80059c2:	60e3      	str	r3, [r4, #12]
 80059c4:	e66f      	b.n	80056a6 <_scanf_float+0x82>
 80059c6:	9b04      	ldr	r3, [sp, #16]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0e7      	beq.n	800599c <_scanf_float+0x378>
 80059cc:	9905      	ldr	r1, [sp, #20]
 80059ce:	230a      	movs	r3, #10
 80059d0:	462a      	mov	r2, r5
 80059d2:	3101      	adds	r1, #1
 80059d4:	4640      	mov	r0, r8
 80059d6:	f000 fea9 	bl	800672c <_strtol_r>
 80059da:	9b04      	ldr	r3, [sp, #16]
 80059dc:	9e05      	ldr	r6, [sp, #20]
 80059de:	1ac2      	subs	r2, r0, r3
 80059e0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80059e4:	429e      	cmp	r6, r3
 80059e6:	bf28      	it	cs
 80059e8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80059ec:	490e      	ldr	r1, [pc, #56]	; (8005a28 <_scanf_float+0x404>)
 80059ee:	4630      	mov	r0, r6
 80059f0:	f000 f824 	bl	8005a3c <siprintf>
 80059f4:	e7d2      	b.n	800599c <_scanf_float+0x378>
 80059f6:	9903      	ldr	r1, [sp, #12]
 80059f8:	f012 0f04 	tst.w	r2, #4
 80059fc:	f103 0204 	add.w	r2, r3, #4
 8005a00:	600a      	str	r2, [r1, #0]
 8005a02:	d1d9      	bne.n	80059b8 <_scanf_float+0x394>
 8005a04:	eeb4 0b40 	vcmp.f64	d0, d0
 8005a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a0c:	681e      	ldr	r6, [r3, #0]
 8005a0e:	d705      	bvc.n	8005a1c <_scanf_float+0x3f8>
 8005a10:	4806      	ldr	r0, [pc, #24]	; (8005a2c <_scanf_float+0x408>)
 8005a12:	f000 f80d 	bl	8005a30 <nanf>
 8005a16:	ed86 0a00 	vstr	s0, [r6]
 8005a1a:	e7d0      	b.n	80059be <_scanf_float+0x39a>
 8005a1c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005a20:	e7f9      	b.n	8005a16 <_scanf_float+0x3f2>
 8005a22:	2500      	movs	r5, #0
 8005a24:	e63f      	b.n	80056a6 <_scanf_float+0x82>
 8005a26:	bf00      	nop
 8005a28:	080094d8 	.word	0x080094d8
 8005a2c:	080098e0 	.word	0x080098e0

08005a30 <nanf>:
 8005a30:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005a38 <nanf+0x8>
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	7fc00000 	.word	0x7fc00000

08005a3c <siprintf>:
 8005a3c:	b40e      	push	{r1, r2, r3}
 8005a3e:	b500      	push	{lr}
 8005a40:	b09c      	sub	sp, #112	; 0x70
 8005a42:	ab1d      	add	r3, sp, #116	; 0x74
 8005a44:	9002      	str	r0, [sp, #8]
 8005a46:	9006      	str	r0, [sp, #24]
 8005a48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a4c:	4809      	ldr	r0, [pc, #36]	; (8005a74 <siprintf+0x38>)
 8005a4e:	9107      	str	r1, [sp, #28]
 8005a50:	9104      	str	r1, [sp, #16]
 8005a52:	4909      	ldr	r1, [pc, #36]	; (8005a78 <siprintf+0x3c>)
 8005a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a58:	9105      	str	r1, [sp, #20]
 8005a5a:	6800      	ldr	r0, [r0, #0]
 8005a5c:	9301      	str	r3, [sp, #4]
 8005a5e:	a902      	add	r1, sp, #8
 8005a60:	f002 fe0c 	bl	800867c <_svfiprintf_r>
 8005a64:	9b02      	ldr	r3, [sp, #8]
 8005a66:	2200      	movs	r2, #0
 8005a68:	701a      	strb	r2, [r3, #0]
 8005a6a:	b01c      	add	sp, #112	; 0x70
 8005a6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a70:	b003      	add	sp, #12
 8005a72:	4770      	bx	lr
 8005a74:	2000007c 	.word	0x2000007c
 8005a78:	ffff0208 	.word	0xffff0208

08005a7c <sulp>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	4604      	mov	r4, r0
 8005a80:	460d      	mov	r5, r1
 8005a82:	4616      	mov	r6, r2
 8005a84:	ec45 4b10 	vmov	d0, r4, r5
 8005a88:	f002 fb5a 	bl	8008140 <__ulp>
 8005a8c:	b17e      	cbz	r6, 8005aae <sulp+0x32>
 8005a8e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005a92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	dd09      	ble.n	8005aae <sulp+0x32>
 8005a9a:	051b      	lsls	r3, r3, #20
 8005a9c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8005aa0:	2000      	movs	r0, #0
 8005aa2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8005aa6:	ec41 0b17 	vmov	d7, r0, r1
 8005aaa:	ee20 0b07 	vmul.f64	d0, d0, d7
 8005aae:	bd70      	pop	{r4, r5, r6, pc}

08005ab0 <_strtod_l>:
 8005ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab4:	ed2d 8b0e 	vpush	{d8-d14}
 8005ab8:	b097      	sub	sp, #92	; 0x5c
 8005aba:	461f      	mov	r7, r3
 8005abc:	2300      	movs	r3, #0
 8005abe:	9312      	str	r3, [sp, #72]	; 0x48
 8005ac0:	4ba1      	ldr	r3, [pc, #644]	; (8005d48 <_strtod_l+0x298>)
 8005ac2:	920d      	str	r2, [sp, #52]	; 0x34
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	9307      	str	r3, [sp, #28]
 8005ac8:	4604      	mov	r4, r0
 8005aca:	4618      	mov	r0, r3
 8005acc:	468b      	mov	fp, r1
 8005ace:	f7fa fbb7 	bl	8000240 <strlen>
 8005ad2:	f04f 0800 	mov.w	r8, #0
 8005ad6:	4605      	mov	r5, r0
 8005ad8:	f04f 0900 	mov.w	r9, #0
 8005adc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005ae0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005ae2:	7813      	ldrb	r3, [r2, #0]
 8005ae4:	2b2b      	cmp	r3, #43	; 0x2b
 8005ae6:	d04d      	beq.n	8005b84 <_strtod_l+0xd4>
 8005ae8:	d83a      	bhi.n	8005b60 <_strtod_l+0xb0>
 8005aea:	2b0d      	cmp	r3, #13
 8005aec:	d833      	bhi.n	8005b56 <_strtod_l+0xa6>
 8005aee:	2b08      	cmp	r3, #8
 8005af0:	d833      	bhi.n	8005b5a <_strtod_l+0xaa>
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d03d      	beq.n	8005b72 <_strtod_l+0xc2>
 8005af6:	2300      	movs	r3, #0
 8005af8:	9308      	str	r3, [sp, #32]
 8005afa:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8005afc:	7833      	ldrb	r3, [r6, #0]
 8005afe:	2b30      	cmp	r3, #48	; 0x30
 8005b00:	f040 80b0 	bne.w	8005c64 <_strtod_l+0x1b4>
 8005b04:	7873      	ldrb	r3, [r6, #1]
 8005b06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005b0a:	2b58      	cmp	r3, #88	; 0x58
 8005b0c:	d167      	bne.n	8005bde <_strtod_l+0x12e>
 8005b0e:	9b08      	ldr	r3, [sp, #32]
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	ab12      	add	r3, sp, #72	; 0x48
 8005b14:	9702      	str	r7, [sp, #8]
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	4a8c      	ldr	r2, [pc, #560]	; (8005d4c <_strtod_l+0x29c>)
 8005b1a:	ab13      	add	r3, sp, #76	; 0x4c
 8005b1c:	a911      	add	r1, sp, #68	; 0x44
 8005b1e:	4620      	mov	r0, r4
 8005b20:	f001 fc68 	bl	80073f4 <__gethex>
 8005b24:	f010 0507 	ands.w	r5, r0, #7
 8005b28:	4607      	mov	r7, r0
 8005b2a:	d005      	beq.n	8005b38 <_strtod_l+0x88>
 8005b2c:	2d06      	cmp	r5, #6
 8005b2e:	d12b      	bne.n	8005b88 <_strtod_l+0xd8>
 8005b30:	3601      	adds	r6, #1
 8005b32:	2300      	movs	r3, #0
 8005b34:	9611      	str	r6, [sp, #68]	; 0x44
 8005b36:	9308      	str	r3, [sp, #32]
 8005b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f040 854e 	bne.w	80065dc <_strtod_l+0xb2c>
 8005b40:	9b08      	ldr	r3, [sp, #32]
 8005b42:	b1e3      	cbz	r3, 8005b7e <_strtod_l+0xce>
 8005b44:	ec49 8b17 	vmov	d7, r8, r9
 8005b48:	eeb1 0b47 	vneg.f64	d0, d7
 8005b4c:	b017      	add	sp, #92	; 0x5c
 8005b4e:	ecbd 8b0e 	vpop	{d8-d14}
 8005b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b56:	2b20      	cmp	r3, #32
 8005b58:	d1cd      	bne.n	8005af6 <_strtod_l+0x46>
 8005b5a:	3201      	adds	r2, #1
 8005b5c:	9211      	str	r2, [sp, #68]	; 0x44
 8005b5e:	e7bf      	b.n	8005ae0 <_strtod_l+0x30>
 8005b60:	2b2d      	cmp	r3, #45	; 0x2d
 8005b62:	d1c8      	bne.n	8005af6 <_strtod_l+0x46>
 8005b64:	2301      	movs	r3, #1
 8005b66:	9308      	str	r3, [sp, #32]
 8005b68:	1c53      	adds	r3, r2, #1
 8005b6a:	9311      	str	r3, [sp, #68]	; 0x44
 8005b6c:	7853      	ldrb	r3, [r2, #1]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1c3      	bne.n	8005afa <_strtod_l+0x4a>
 8005b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b74:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f040 852d 	bne.w	80065d8 <_strtod_l+0xb28>
 8005b7e:	ec49 8b10 	vmov	d0, r8, r9
 8005b82:	e7e3      	b.n	8005b4c <_strtod_l+0x9c>
 8005b84:	2300      	movs	r3, #0
 8005b86:	e7ee      	b.n	8005b66 <_strtod_l+0xb6>
 8005b88:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b8a:	b13a      	cbz	r2, 8005b9c <_strtod_l+0xec>
 8005b8c:	2135      	movs	r1, #53	; 0x35
 8005b8e:	a814      	add	r0, sp, #80	; 0x50
 8005b90:	f002 fbde 	bl	8008350 <__copybits>
 8005b94:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005b96:	4620      	mov	r0, r4
 8005b98:	f001 ffa0 	bl	8007adc <_Bfree>
 8005b9c:	3d01      	subs	r5, #1
 8005b9e:	2d04      	cmp	r5, #4
 8005ba0:	d806      	bhi.n	8005bb0 <_strtod_l+0x100>
 8005ba2:	e8df f005 	tbb	[pc, r5]
 8005ba6:	030a      	.short	0x030a
 8005ba8:	1714      	.short	0x1714
 8005baa:	0a          	.byte	0x0a
 8005bab:	00          	.byte	0x00
 8005bac:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8005bb0:	073f      	lsls	r7, r7, #28
 8005bb2:	d5c1      	bpl.n	8005b38 <_strtod_l+0x88>
 8005bb4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005bb8:	e7be      	b.n	8005b38 <_strtod_l+0x88>
 8005bba:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8005bbe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005bc0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005bc4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005bc8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005bcc:	e7f0      	b.n	8005bb0 <_strtod_l+0x100>
 8005bce:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8005d50 <_strtod_l+0x2a0>
 8005bd2:	e7ed      	b.n	8005bb0 <_strtod_l+0x100>
 8005bd4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005bd8:	f04f 38ff 	mov.w	r8, #4294967295
 8005bdc:	e7e8      	b.n	8005bb0 <_strtod_l+0x100>
 8005bde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005be0:	1c5a      	adds	r2, r3, #1
 8005be2:	9211      	str	r2, [sp, #68]	; 0x44
 8005be4:	785b      	ldrb	r3, [r3, #1]
 8005be6:	2b30      	cmp	r3, #48	; 0x30
 8005be8:	d0f9      	beq.n	8005bde <_strtod_l+0x12e>
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0a4      	beq.n	8005b38 <_strtod_l+0x88>
 8005bee:	2301      	movs	r3, #1
 8005bf0:	f04f 0a00 	mov.w	sl, #0
 8005bf4:	9304      	str	r3, [sp, #16]
 8005bf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005bf8:	930a      	str	r3, [sp, #40]	; 0x28
 8005bfa:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005bfe:	f8cd a018 	str.w	sl, [sp, #24]
 8005c02:	220a      	movs	r2, #10
 8005c04:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005c06:	7807      	ldrb	r7, [r0, #0]
 8005c08:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005c0c:	b2d9      	uxtb	r1, r3
 8005c0e:	2909      	cmp	r1, #9
 8005c10:	d92a      	bls.n	8005c68 <_strtod_l+0x1b8>
 8005c12:	9907      	ldr	r1, [sp, #28]
 8005c14:	462a      	mov	r2, r5
 8005c16:	f002 fe4b 	bl	80088b0 <strncmp>
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	d033      	beq.n	8005c86 <_strtod_l+0x1d6>
 8005c1e:	2000      	movs	r0, #0
 8005c20:	9b06      	ldr	r3, [sp, #24]
 8005c22:	463a      	mov	r2, r7
 8005c24:	4601      	mov	r1, r0
 8005c26:	4607      	mov	r7, r0
 8005c28:	2a65      	cmp	r2, #101	; 0x65
 8005c2a:	d001      	beq.n	8005c30 <_strtod_l+0x180>
 8005c2c:	2a45      	cmp	r2, #69	; 0x45
 8005c2e:	d117      	bne.n	8005c60 <_strtod_l+0x1b0>
 8005c30:	b91b      	cbnz	r3, 8005c3a <_strtod_l+0x18a>
 8005c32:	9b04      	ldr	r3, [sp, #16]
 8005c34:	4303      	orrs	r3, r0
 8005c36:	d09c      	beq.n	8005b72 <_strtod_l+0xc2>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8005c3e:	f10b 0201 	add.w	r2, fp, #1
 8005c42:	9211      	str	r2, [sp, #68]	; 0x44
 8005c44:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8005c48:	2a2b      	cmp	r2, #43	; 0x2b
 8005c4a:	d071      	beq.n	8005d30 <_strtod_l+0x280>
 8005c4c:	2a2d      	cmp	r2, #45	; 0x2d
 8005c4e:	d077      	beq.n	8005d40 <_strtod_l+0x290>
 8005c50:	f04f 0e00 	mov.w	lr, #0
 8005c54:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005c58:	2d09      	cmp	r5, #9
 8005c5a:	d97f      	bls.n	8005d5c <_strtod_l+0x2ac>
 8005c5c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005c60:	2500      	movs	r5, #0
 8005c62:	e09b      	b.n	8005d9c <_strtod_l+0x2ec>
 8005c64:	2300      	movs	r3, #0
 8005c66:	e7c3      	b.n	8005bf0 <_strtod_l+0x140>
 8005c68:	9906      	ldr	r1, [sp, #24]
 8005c6a:	2908      	cmp	r1, #8
 8005c6c:	bfdd      	ittte	le
 8005c6e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005c70:	fb02 3301 	mlale	r3, r2, r1, r3
 8005c74:	9309      	strle	r3, [sp, #36]	; 0x24
 8005c76:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8005c7a:	9b06      	ldr	r3, [sp, #24]
 8005c7c:	3001      	adds	r0, #1
 8005c7e:	3301      	adds	r3, #1
 8005c80:	9306      	str	r3, [sp, #24]
 8005c82:	9011      	str	r0, [sp, #68]	; 0x44
 8005c84:	e7be      	b.n	8005c04 <_strtod_l+0x154>
 8005c86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c88:	195a      	adds	r2, r3, r5
 8005c8a:	9211      	str	r2, [sp, #68]	; 0x44
 8005c8c:	5d5a      	ldrb	r2, [r3, r5]
 8005c8e:	9b06      	ldr	r3, [sp, #24]
 8005c90:	b3a3      	cbz	r3, 8005cfc <_strtod_l+0x24c>
 8005c92:	4607      	mov	r7, r0
 8005c94:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005c98:	2909      	cmp	r1, #9
 8005c9a:	d912      	bls.n	8005cc2 <_strtod_l+0x212>
 8005c9c:	2101      	movs	r1, #1
 8005c9e:	e7c3      	b.n	8005c28 <_strtod_l+0x178>
 8005ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ca2:	1c5a      	adds	r2, r3, #1
 8005ca4:	9211      	str	r2, [sp, #68]	; 0x44
 8005ca6:	785a      	ldrb	r2, [r3, #1]
 8005ca8:	3001      	adds	r0, #1
 8005caa:	2a30      	cmp	r2, #48	; 0x30
 8005cac:	d0f8      	beq.n	8005ca0 <_strtod_l+0x1f0>
 8005cae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005cb2:	2b08      	cmp	r3, #8
 8005cb4:	f200 8497 	bhi.w	80065e6 <_strtod_l+0xb36>
 8005cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cba:	930a      	str	r3, [sp, #40]	; 0x28
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	2000      	movs	r0, #0
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	3a30      	subs	r2, #48	; 0x30
 8005cc4:	f100 0101 	add.w	r1, r0, #1
 8005cc8:	d012      	beq.n	8005cf0 <_strtod_l+0x240>
 8005cca:	440f      	add	r7, r1
 8005ccc:	eb00 0c03 	add.w	ip, r0, r3
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	250a      	movs	r5, #10
 8005cd4:	4561      	cmp	r1, ip
 8005cd6:	d113      	bne.n	8005d00 <_strtod_l+0x250>
 8005cd8:	1819      	adds	r1, r3, r0
 8005cda:	2908      	cmp	r1, #8
 8005cdc:	f103 0301 	add.w	r3, r3, #1
 8005ce0:	4403      	add	r3, r0
 8005ce2:	dc1c      	bgt.n	8005d1e <_strtod_l+0x26e>
 8005ce4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ce6:	210a      	movs	r1, #10
 8005ce8:	fb01 2200 	mla	r2, r1, r0, r2
 8005cec:	9209      	str	r2, [sp, #36]	; 0x24
 8005cee:	2100      	movs	r1, #0
 8005cf0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005cf2:	1c50      	adds	r0, r2, #1
 8005cf4:	9011      	str	r0, [sp, #68]	; 0x44
 8005cf6:	7852      	ldrb	r2, [r2, #1]
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	e7cb      	b.n	8005c94 <_strtod_l+0x1e4>
 8005cfc:	9806      	ldr	r0, [sp, #24]
 8005cfe:	e7d4      	b.n	8005caa <_strtod_l+0x1fa>
 8005d00:	2908      	cmp	r1, #8
 8005d02:	dc04      	bgt.n	8005d0e <_strtod_l+0x25e>
 8005d04:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005d06:	436e      	muls	r6, r5
 8005d08:	9609      	str	r6, [sp, #36]	; 0x24
 8005d0a:	3101      	adds	r1, #1
 8005d0c:	e7e2      	b.n	8005cd4 <_strtod_l+0x224>
 8005d0e:	f101 0e01 	add.w	lr, r1, #1
 8005d12:	f1be 0f10 	cmp.w	lr, #16
 8005d16:	bfd8      	it	le
 8005d18:	fb05 fa0a 	mulle.w	sl, r5, sl
 8005d1c:	e7f5      	b.n	8005d0a <_strtod_l+0x25a>
 8005d1e:	2b10      	cmp	r3, #16
 8005d20:	bfdc      	itt	le
 8005d22:	210a      	movle	r1, #10
 8005d24:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8005d28:	e7e1      	b.n	8005cee <_strtod_l+0x23e>
 8005d2a:	2700      	movs	r7, #0
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	e780      	b.n	8005c32 <_strtod_l+0x182>
 8005d30:	f04f 0e00 	mov.w	lr, #0
 8005d34:	f10b 0202 	add.w	r2, fp, #2
 8005d38:	9211      	str	r2, [sp, #68]	; 0x44
 8005d3a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8005d3e:	e789      	b.n	8005c54 <_strtod_l+0x1a4>
 8005d40:	f04f 0e01 	mov.w	lr, #1
 8005d44:	e7f6      	b.n	8005d34 <_strtod_l+0x284>
 8005d46:	bf00      	nop
 8005d48:	08009728 	.word	0x08009728
 8005d4c:	080094e0 	.word	0x080094e0
 8005d50:	7ff00000 	.word	0x7ff00000
 8005d54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005d56:	1c55      	adds	r5, r2, #1
 8005d58:	9511      	str	r5, [sp, #68]	; 0x44
 8005d5a:	7852      	ldrb	r2, [r2, #1]
 8005d5c:	2a30      	cmp	r2, #48	; 0x30
 8005d5e:	d0f9      	beq.n	8005d54 <_strtod_l+0x2a4>
 8005d60:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8005d64:	2d08      	cmp	r5, #8
 8005d66:	f63f af7b 	bhi.w	8005c60 <_strtod_l+0x1b0>
 8005d6a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005d6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005d70:	9207      	str	r2, [sp, #28]
 8005d72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005d74:	1c55      	adds	r5, r2, #1
 8005d76:	9511      	str	r5, [sp, #68]	; 0x44
 8005d78:	7852      	ldrb	r2, [r2, #1]
 8005d7a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005d7e:	2e09      	cmp	r6, #9
 8005d80:	d937      	bls.n	8005df2 <_strtod_l+0x342>
 8005d82:	9e07      	ldr	r6, [sp, #28]
 8005d84:	1bad      	subs	r5, r5, r6
 8005d86:	2d08      	cmp	r5, #8
 8005d88:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005d8c:	dc02      	bgt.n	8005d94 <_strtod_l+0x2e4>
 8005d8e:	4565      	cmp	r5, ip
 8005d90:	bfa8      	it	ge
 8005d92:	4665      	movge	r5, ip
 8005d94:	f1be 0f00 	cmp.w	lr, #0
 8005d98:	d000      	beq.n	8005d9c <_strtod_l+0x2ec>
 8005d9a:	426d      	negs	r5, r5
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d14d      	bne.n	8005e3c <_strtod_l+0x38c>
 8005da0:	9b04      	ldr	r3, [sp, #16]
 8005da2:	4303      	orrs	r3, r0
 8005da4:	f47f aec8 	bne.w	8005b38 <_strtod_l+0x88>
 8005da8:	2900      	cmp	r1, #0
 8005daa:	f47f aee2 	bne.w	8005b72 <_strtod_l+0xc2>
 8005dae:	2a69      	cmp	r2, #105	; 0x69
 8005db0:	d027      	beq.n	8005e02 <_strtod_l+0x352>
 8005db2:	dc24      	bgt.n	8005dfe <_strtod_l+0x34e>
 8005db4:	2a49      	cmp	r2, #73	; 0x49
 8005db6:	d024      	beq.n	8005e02 <_strtod_l+0x352>
 8005db8:	2a4e      	cmp	r2, #78	; 0x4e
 8005dba:	f47f aeda 	bne.w	8005b72 <_strtod_l+0xc2>
 8005dbe:	4996      	ldr	r1, [pc, #600]	; (8006018 <_strtod_l+0x568>)
 8005dc0:	a811      	add	r0, sp, #68	; 0x44
 8005dc2:	f001 fd6f 	bl	80078a4 <__match>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	f43f aed3 	beq.w	8005b72 <_strtod_l+0xc2>
 8005dcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	2b28      	cmp	r3, #40	; 0x28
 8005dd2:	d12d      	bne.n	8005e30 <_strtod_l+0x380>
 8005dd4:	4991      	ldr	r1, [pc, #580]	; (800601c <_strtod_l+0x56c>)
 8005dd6:	aa14      	add	r2, sp, #80	; 0x50
 8005dd8:	a811      	add	r0, sp, #68	; 0x44
 8005dda:	f001 fd77 	bl	80078cc <__hexnan>
 8005dde:	2805      	cmp	r0, #5
 8005de0:	d126      	bne.n	8005e30 <_strtod_l+0x380>
 8005de2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005de4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005de8:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005dec:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005df0:	e6a2      	b.n	8005b38 <_strtod_l+0x88>
 8005df2:	250a      	movs	r5, #10
 8005df4:	fb05 250c 	mla	r5, r5, ip, r2
 8005df8:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8005dfc:	e7b9      	b.n	8005d72 <_strtod_l+0x2c2>
 8005dfe:	2a6e      	cmp	r2, #110	; 0x6e
 8005e00:	e7db      	b.n	8005dba <_strtod_l+0x30a>
 8005e02:	4987      	ldr	r1, [pc, #540]	; (8006020 <_strtod_l+0x570>)
 8005e04:	a811      	add	r0, sp, #68	; 0x44
 8005e06:	f001 fd4d 	bl	80078a4 <__match>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	f43f aeb1 	beq.w	8005b72 <_strtod_l+0xc2>
 8005e10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e12:	4984      	ldr	r1, [pc, #528]	; (8006024 <_strtod_l+0x574>)
 8005e14:	3b01      	subs	r3, #1
 8005e16:	a811      	add	r0, sp, #68	; 0x44
 8005e18:	9311      	str	r3, [sp, #68]	; 0x44
 8005e1a:	f001 fd43 	bl	80078a4 <__match>
 8005e1e:	b910      	cbnz	r0, 8005e26 <_strtod_l+0x376>
 8005e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e22:	3301      	adds	r3, #1
 8005e24:	9311      	str	r3, [sp, #68]	; 0x44
 8005e26:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8006038 <_strtod_l+0x588>
 8005e2a:	f04f 0800 	mov.w	r8, #0
 8005e2e:	e683      	b.n	8005b38 <_strtod_l+0x88>
 8005e30:	487d      	ldr	r0, [pc, #500]	; (8006028 <_strtod_l+0x578>)
 8005e32:	f002 fd25 	bl	8008880 <nan>
 8005e36:	ec59 8b10 	vmov	r8, r9, d0
 8005e3a:	e67d      	b.n	8005b38 <_strtod_l+0x88>
 8005e3c:	1bea      	subs	r2, r5, r7
 8005e3e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8005e42:	9207      	str	r2, [sp, #28]
 8005e44:	9a06      	ldr	r2, [sp, #24]
 8005e46:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005e4a:	2a00      	cmp	r2, #0
 8005e4c:	bf08      	it	eq
 8005e4e:	461a      	moveq	r2, r3
 8005e50:	2b10      	cmp	r3, #16
 8005e52:	9206      	str	r2, [sp, #24]
 8005e54:	461a      	mov	r2, r3
 8005e56:	bfa8      	it	ge
 8005e58:	2210      	movge	r2, #16
 8005e5a:	2b09      	cmp	r3, #9
 8005e5c:	ec59 8b17 	vmov	r8, r9, d7
 8005e60:	dd0c      	ble.n	8005e7c <_strtod_l+0x3cc>
 8005e62:	4972      	ldr	r1, [pc, #456]	; (800602c <_strtod_l+0x57c>)
 8005e64:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005e68:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8005e6c:	ee06 aa90 	vmov	s13, sl
 8005e70:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8005e74:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005e78:	ec59 8b16 	vmov	r8, r9, d6
 8005e7c:	2b0f      	cmp	r3, #15
 8005e7e:	dc36      	bgt.n	8005eee <_strtod_l+0x43e>
 8005e80:	9907      	ldr	r1, [sp, #28]
 8005e82:	2900      	cmp	r1, #0
 8005e84:	f43f ae58 	beq.w	8005b38 <_strtod_l+0x88>
 8005e88:	dd23      	ble.n	8005ed2 <_strtod_l+0x422>
 8005e8a:	2916      	cmp	r1, #22
 8005e8c:	dc0b      	bgt.n	8005ea6 <_strtod_l+0x3f6>
 8005e8e:	4b67      	ldr	r3, [pc, #412]	; (800602c <_strtod_l+0x57c>)
 8005e90:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005e94:	ed93 7b00 	vldr	d7, [r3]
 8005e98:	ec49 8b16 	vmov	d6, r8, r9
 8005e9c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005ea0:	ec59 8b17 	vmov	r8, r9, d7
 8005ea4:	e648      	b.n	8005b38 <_strtod_l+0x88>
 8005ea6:	9807      	ldr	r0, [sp, #28]
 8005ea8:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8005eac:	4281      	cmp	r1, r0
 8005eae:	db1e      	blt.n	8005eee <_strtod_l+0x43e>
 8005eb0:	4a5e      	ldr	r2, [pc, #376]	; (800602c <_strtod_l+0x57c>)
 8005eb2:	f1c3 030f 	rsb	r3, r3, #15
 8005eb6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8005eba:	ed91 7b00 	vldr	d7, [r1]
 8005ebe:	ec49 8b16 	vmov	d6, r8, r9
 8005ec2:	1ac3      	subs	r3, r0, r3
 8005ec4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005ec8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005ecc:	ed92 6b00 	vldr	d6, [r2]
 8005ed0:	e7e4      	b.n	8005e9c <_strtod_l+0x3ec>
 8005ed2:	9907      	ldr	r1, [sp, #28]
 8005ed4:	3116      	adds	r1, #22
 8005ed6:	db0a      	blt.n	8005eee <_strtod_l+0x43e>
 8005ed8:	4b54      	ldr	r3, [pc, #336]	; (800602c <_strtod_l+0x57c>)
 8005eda:	1b7d      	subs	r5, r7, r5
 8005edc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005ee0:	ed95 7b00 	vldr	d7, [r5]
 8005ee4:	ec49 8b16 	vmov	d6, r8, r9
 8005ee8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005eec:	e7d8      	b.n	8005ea0 <_strtod_l+0x3f0>
 8005eee:	9907      	ldr	r1, [sp, #28]
 8005ef0:	1a9a      	subs	r2, r3, r2
 8005ef2:	440a      	add	r2, r1
 8005ef4:	2a00      	cmp	r2, #0
 8005ef6:	dd6f      	ble.n	8005fd8 <_strtod_l+0x528>
 8005ef8:	f012 000f 	ands.w	r0, r2, #15
 8005efc:	d00a      	beq.n	8005f14 <_strtod_l+0x464>
 8005efe:	494b      	ldr	r1, [pc, #300]	; (800602c <_strtod_l+0x57c>)
 8005f00:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005f04:	ed91 7b00 	vldr	d7, [r1]
 8005f08:	ec49 8b16 	vmov	d6, r8, r9
 8005f0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005f10:	ec59 8b17 	vmov	r8, r9, d7
 8005f14:	f032 020f 	bics.w	r2, r2, #15
 8005f18:	d04f      	beq.n	8005fba <_strtod_l+0x50a>
 8005f1a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8005f1e:	dd22      	ble.n	8005f66 <_strtod_l+0x4b6>
 8005f20:	2500      	movs	r5, #0
 8005f22:	462e      	mov	r6, r5
 8005f24:	9506      	str	r5, [sp, #24]
 8005f26:	462f      	mov	r7, r5
 8005f28:	2322      	movs	r3, #34	; 0x22
 8005f2a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8006038 <_strtod_l+0x588>
 8005f2e:	6023      	str	r3, [r4, #0]
 8005f30:	f04f 0800 	mov.w	r8, #0
 8005f34:	9b06      	ldr	r3, [sp, #24]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f43f adfe 	beq.w	8005b38 <_strtod_l+0x88>
 8005f3c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f001 fdcc 	bl	8007adc <_Bfree>
 8005f44:	4639      	mov	r1, r7
 8005f46:	4620      	mov	r0, r4
 8005f48:	f001 fdc8 	bl	8007adc <_Bfree>
 8005f4c:	4631      	mov	r1, r6
 8005f4e:	4620      	mov	r0, r4
 8005f50:	f001 fdc4 	bl	8007adc <_Bfree>
 8005f54:	9906      	ldr	r1, [sp, #24]
 8005f56:	4620      	mov	r0, r4
 8005f58:	f001 fdc0 	bl	8007adc <_Bfree>
 8005f5c:	4629      	mov	r1, r5
 8005f5e:	4620      	mov	r0, r4
 8005f60:	f001 fdbc 	bl	8007adc <_Bfree>
 8005f64:	e5e8      	b.n	8005b38 <_strtod_l+0x88>
 8005f66:	2000      	movs	r0, #0
 8005f68:	ec49 8b17 	vmov	d7, r8, r9
 8005f6c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8006030 <_strtod_l+0x580>
 8005f70:	1112      	asrs	r2, r2, #4
 8005f72:	4601      	mov	r1, r0
 8005f74:	2a01      	cmp	r2, #1
 8005f76:	dc23      	bgt.n	8005fc0 <_strtod_l+0x510>
 8005f78:	b108      	cbz	r0, 8005f7e <_strtod_l+0x4ce>
 8005f7a:	ec59 8b17 	vmov	r8, r9, d7
 8005f7e:	4a2c      	ldr	r2, [pc, #176]	; (8006030 <_strtod_l+0x580>)
 8005f80:	482c      	ldr	r0, [pc, #176]	; (8006034 <_strtod_l+0x584>)
 8005f82:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005f86:	ed92 7b00 	vldr	d7, [r2]
 8005f8a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005f8e:	ec49 8b16 	vmov	d6, r8, r9
 8005f92:	4a29      	ldr	r2, [pc, #164]	; (8006038 <_strtod_l+0x588>)
 8005f94:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005f98:	ee17 1a90 	vmov	r1, s15
 8005f9c:	400a      	ands	r2, r1
 8005f9e:	4282      	cmp	r2, r0
 8005fa0:	ec59 8b17 	vmov	r8, r9, d7
 8005fa4:	d8bc      	bhi.n	8005f20 <_strtod_l+0x470>
 8005fa6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8005faa:	4282      	cmp	r2, r0
 8005fac:	bf86      	itte	hi
 8005fae:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800603c <_strtod_l+0x58c>
 8005fb2:	f04f 38ff 	movhi.w	r8, #4294967295
 8005fb6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8005fba:	2200      	movs	r2, #0
 8005fbc:	9204      	str	r2, [sp, #16]
 8005fbe:	e078      	b.n	80060b2 <_strtod_l+0x602>
 8005fc0:	07d6      	lsls	r6, r2, #31
 8005fc2:	d504      	bpl.n	8005fce <_strtod_l+0x51e>
 8005fc4:	ed9c 6b00 	vldr	d6, [ip]
 8005fc8:	2001      	movs	r0, #1
 8005fca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005fce:	3101      	adds	r1, #1
 8005fd0:	1052      	asrs	r2, r2, #1
 8005fd2:	f10c 0c08 	add.w	ip, ip, #8
 8005fd6:	e7cd      	b.n	8005f74 <_strtod_l+0x4c4>
 8005fd8:	d0ef      	beq.n	8005fba <_strtod_l+0x50a>
 8005fda:	4252      	negs	r2, r2
 8005fdc:	f012 000f 	ands.w	r0, r2, #15
 8005fe0:	d00a      	beq.n	8005ff8 <_strtod_l+0x548>
 8005fe2:	4912      	ldr	r1, [pc, #72]	; (800602c <_strtod_l+0x57c>)
 8005fe4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005fe8:	ed91 7b00 	vldr	d7, [r1]
 8005fec:	ec49 8b16 	vmov	d6, r8, r9
 8005ff0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005ff4:	ec59 8b17 	vmov	r8, r9, d7
 8005ff8:	1112      	asrs	r2, r2, #4
 8005ffa:	d0de      	beq.n	8005fba <_strtod_l+0x50a>
 8005ffc:	2a1f      	cmp	r2, #31
 8005ffe:	dd1f      	ble.n	8006040 <_strtod_l+0x590>
 8006000:	2500      	movs	r5, #0
 8006002:	462e      	mov	r6, r5
 8006004:	9506      	str	r5, [sp, #24]
 8006006:	462f      	mov	r7, r5
 8006008:	2322      	movs	r3, #34	; 0x22
 800600a:	f04f 0800 	mov.w	r8, #0
 800600e:	f04f 0900 	mov.w	r9, #0
 8006012:	6023      	str	r3, [r4, #0]
 8006014:	e78e      	b.n	8005f34 <_strtod_l+0x484>
 8006016:	bf00      	nop
 8006018:	080094b1 	.word	0x080094b1
 800601c:	080094f4 	.word	0x080094f4
 8006020:	080094a9 	.word	0x080094a9
 8006024:	08009634 	.word	0x08009634
 8006028:	080098e0 	.word	0x080098e0
 800602c:	080097c0 	.word	0x080097c0
 8006030:	08009798 	.word	0x08009798
 8006034:	7ca00000 	.word	0x7ca00000
 8006038:	7ff00000 	.word	0x7ff00000
 800603c:	7fefffff 	.word	0x7fefffff
 8006040:	f012 0110 	ands.w	r1, r2, #16
 8006044:	bf18      	it	ne
 8006046:	216a      	movne	r1, #106	; 0x6a
 8006048:	9104      	str	r1, [sp, #16]
 800604a:	ec49 8b17 	vmov	d7, r8, r9
 800604e:	49be      	ldr	r1, [pc, #760]	; (8006348 <_strtod_l+0x898>)
 8006050:	2000      	movs	r0, #0
 8006052:	07d6      	lsls	r6, r2, #31
 8006054:	d504      	bpl.n	8006060 <_strtod_l+0x5b0>
 8006056:	ed91 6b00 	vldr	d6, [r1]
 800605a:	2001      	movs	r0, #1
 800605c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006060:	1052      	asrs	r2, r2, #1
 8006062:	f101 0108 	add.w	r1, r1, #8
 8006066:	d1f4      	bne.n	8006052 <_strtod_l+0x5a2>
 8006068:	b108      	cbz	r0, 800606e <_strtod_l+0x5be>
 800606a:	ec59 8b17 	vmov	r8, r9, d7
 800606e:	9a04      	ldr	r2, [sp, #16]
 8006070:	b1c2      	cbz	r2, 80060a4 <_strtod_l+0x5f4>
 8006072:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8006076:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800607a:	2a00      	cmp	r2, #0
 800607c:	4648      	mov	r0, r9
 800607e:	dd11      	ble.n	80060a4 <_strtod_l+0x5f4>
 8006080:	2a1f      	cmp	r2, #31
 8006082:	f340 812e 	ble.w	80062e2 <_strtod_l+0x832>
 8006086:	2a34      	cmp	r2, #52	; 0x34
 8006088:	bfde      	ittt	le
 800608a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800608e:	f04f 32ff 	movle.w	r2, #4294967295
 8006092:	fa02 f101 	lslle.w	r1, r2, r1
 8006096:	f04f 0800 	mov.w	r8, #0
 800609a:	bfcc      	ite	gt
 800609c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80060a0:	ea01 0900 	andle.w	r9, r1, r0
 80060a4:	ec49 8b17 	vmov	d7, r8, r9
 80060a8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80060ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060b0:	d0a6      	beq.n	8006000 <_strtod_l+0x550>
 80060b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060b4:	9200      	str	r2, [sp, #0]
 80060b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80060b8:	9a06      	ldr	r2, [sp, #24]
 80060ba:	4620      	mov	r0, r4
 80060bc:	f001 fd76 	bl	8007bac <__s2b>
 80060c0:	9006      	str	r0, [sp, #24]
 80060c2:	2800      	cmp	r0, #0
 80060c4:	f43f af2c 	beq.w	8005f20 <_strtod_l+0x470>
 80060c8:	9b07      	ldr	r3, [sp, #28]
 80060ca:	1b7d      	subs	r5, r7, r5
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	bfb4      	ite	lt
 80060d0:	462b      	movlt	r3, r5
 80060d2:	2300      	movge	r3, #0
 80060d4:	9309      	str	r3, [sp, #36]	; 0x24
 80060d6:	9b07      	ldr	r3, [sp, #28]
 80060d8:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8006328 <_strtod_l+0x878>
 80060dc:	ed9f ab94 	vldr	d10, [pc, #592]	; 8006330 <_strtod_l+0x880>
 80060e0:	ed9f bb95 	vldr	d11, [pc, #596]	; 8006338 <_strtod_l+0x888>
 80060e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80060e8:	2500      	movs	r5, #0
 80060ea:	930c      	str	r3, [sp, #48]	; 0x30
 80060ec:	462e      	mov	r6, r5
 80060ee:	9b06      	ldr	r3, [sp, #24]
 80060f0:	4620      	mov	r0, r4
 80060f2:	6859      	ldr	r1, [r3, #4]
 80060f4:	f001 fcb2 	bl	8007a5c <_Balloc>
 80060f8:	4607      	mov	r7, r0
 80060fa:	2800      	cmp	r0, #0
 80060fc:	f43f af14 	beq.w	8005f28 <_strtod_l+0x478>
 8006100:	9b06      	ldr	r3, [sp, #24]
 8006102:	691a      	ldr	r2, [r3, #16]
 8006104:	3202      	adds	r2, #2
 8006106:	f103 010c 	add.w	r1, r3, #12
 800610a:	0092      	lsls	r2, r2, #2
 800610c:	300c      	adds	r0, #12
 800610e:	f001 fc97 	bl	8007a40 <memcpy>
 8006112:	ec49 8b10 	vmov	d0, r8, r9
 8006116:	aa14      	add	r2, sp, #80	; 0x50
 8006118:	a913      	add	r1, sp, #76	; 0x4c
 800611a:	4620      	mov	r0, r4
 800611c:	f002 f88c 	bl	8008238 <__d2b>
 8006120:	ec49 8b18 	vmov	d8, r8, r9
 8006124:	9012      	str	r0, [sp, #72]	; 0x48
 8006126:	2800      	cmp	r0, #0
 8006128:	f43f aefe 	beq.w	8005f28 <_strtod_l+0x478>
 800612c:	2101      	movs	r1, #1
 800612e:	4620      	mov	r0, r4
 8006130:	f001 fdd6 	bl	8007ce0 <__i2b>
 8006134:	4606      	mov	r6, r0
 8006136:	2800      	cmp	r0, #0
 8006138:	f43f aef6 	beq.w	8005f28 <_strtod_l+0x478>
 800613c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800613e:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006140:	2b00      	cmp	r3, #0
 8006142:	bfab      	itete	ge
 8006144:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8006146:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8006148:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800614c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8006150:	bfac      	ite	ge
 8006152:	eb03 0b02 	addge.w	fp, r3, r2
 8006156:	eba2 0a03 	sublt.w	sl, r2, r3
 800615a:	9a04      	ldr	r2, [sp, #16]
 800615c:	1a9b      	subs	r3, r3, r2
 800615e:	440b      	add	r3, r1
 8006160:	4a7a      	ldr	r2, [pc, #488]	; (800634c <_strtod_l+0x89c>)
 8006162:	3b01      	subs	r3, #1
 8006164:	4293      	cmp	r3, r2
 8006166:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800616a:	f280 80cd 	bge.w	8006308 <_strtod_l+0x858>
 800616e:	1ad2      	subs	r2, r2, r3
 8006170:	2a1f      	cmp	r2, #31
 8006172:	eba1 0102 	sub.w	r1, r1, r2
 8006176:	f04f 0001 	mov.w	r0, #1
 800617a:	f300 80b9 	bgt.w	80062f0 <_strtod_l+0x840>
 800617e:	fa00 f302 	lsl.w	r3, r0, r2
 8006182:	930b      	str	r3, [sp, #44]	; 0x2c
 8006184:	2300      	movs	r3, #0
 8006186:	930a      	str	r3, [sp, #40]	; 0x28
 8006188:	eb0b 0301 	add.w	r3, fp, r1
 800618c:	9a04      	ldr	r2, [sp, #16]
 800618e:	459b      	cmp	fp, r3
 8006190:	448a      	add	sl, r1
 8006192:	4492      	add	sl, r2
 8006194:	465a      	mov	r2, fp
 8006196:	bfa8      	it	ge
 8006198:	461a      	movge	r2, r3
 800619a:	4552      	cmp	r2, sl
 800619c:	bfa8      	it	ge
 800619e:	4652      	movge	r2, sl
 80061a0:	2a00      	cmp	r2, #0
 80061a2:	bfc2      	ittt	gt
 80061a4:	1a9b      	subgt	r3, r3, r2
 80061a6:	ebaa 0a02 	subgt.w	sl, sl, r2
 80061aa:	ebab 0b02 	subgt.w	fp, fp, r2
 80061ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061b0:	2a00      	cmp	r2, #0
 80061b2:	dd18      	ble.n	80061e6 <_strtod_l+0x736>
 80061b4:	4631      	mov	r1, r6
 80061b6:	4620      	mov	r0, r4
 80061b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80061ba:	f001 fe51 	bl	8007e60 <__pow5mult>
 80061be:	4606      	mov	r6, r0
 80061c0:	2800      	cmp	r0, #0
 80061c2:	f43f aeb1 	beq.w	8005f28 <_strtod_l+0x478>
 80061c6:	4601      	mov	r1, r0
 80061c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80061ca:	4620      	mov	r0, r4
 80061cc:	f001 fd9e 	bl	8007d0c <__multiply>
 80061d0:	900e      	str	r0, [sp, #56]	; 0x38
 80061d2:	2800      	cmp	r0, #0
 80061d4:	f43f aea8 	beq.w	8005f28 <_strtod_l+0x478>
 80061d8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80061da:	4620      	mov	r0, r4
 80061dc:	f001 fc7e 	bl	8007adc <_Bfree>
 80061e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80061e4:	9212      	str	r2, [sp, #72]	; 0x48
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	f300 8093 	bgt.w	8006312 <_strtod_l+0x862>
 80061ec:	9b07      	ldr	r3, [sp, #28]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	dd08      	ble.n	8006204 <_strtod_l+0x754>
 80061f2:	4639      	mov	r1, r7
 80061f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061f6:	4620      	mov	r0, r4
 80061f8:	f001 fe32 	bl	8007e60 <__pow5mult>
 80061fc:	4607      	mov	r7, r0
 80061fe:	2800      	cmp	r0, #0
 8006200:	f43f ae92 	beq.w	8005f28 <_strtod_l+0x478>
 8006204:	f1ba 0f00 	cmp.w	sl, #0
 8006208:	dd08      	ble.n	800621c <_strtod_l+0x76c>
 800620a:	4639      	mov	r1, r7
 800620c:	4652      	mov	r2, sl
 800620e:	4620      	mov	r0, r4
 8006210:	f001 fe80 	bl	8007f14 <__lshift>
 8006214:	4607      	mov	r7, r0
 8006216:	2800      	cmp	r0, #0
 8006218:	f43f ae86 	beq.w	8005f28 <_strtod_l+0x478>
 800621c:	f1bb 0f00 	cmp.w	fp, #0
 8006220:	dd08      	ble.n	8006234 <_strtod_l+0x784>
 8006222:	4631      	mov	r1, r6
 8006224:	465a      	mov	r2, fp
 8006226:	4620      	mov	r0, r4
 8006228:	f001 fe74 	bl	8007f14 <__lshift>
 800622c:	4606      	mov	r6, r0
 800622e:	2800      	cmp	r0, #0
 8006230:	f43f ae7a 	beq.w	8005f28 <_strtod_l+0x478>
 8006234:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006236:	463a      	mov	r2, r7
 8006238:	4620      	mov	r0, r4
 800623a:	f001 fef7 	bl	800802c <__mdiff>
 800623e:	4605      	mov	r5, r0
 8006240:	2800      	cmp	r0, #0
 8006242:	f43f ae71 	beq.w	8005f28 <_strtod_l+0x478>
 8006246:	2300      	movs	r3, #0
 8006248:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800624c:	60c3      	str	r3, [r0, #12]
 800624e:	4631      	mov	r1, r6
 8006250:	f001 fed0 	bl	8007ff4 <__mcmp>
 8006254:	2800      	cmp	r0, #0
 8006256:	da7d      	bge.n	8006354 <_strtod_l+0x8a4>
 8006258:	ea5a 0308 	orrs.w	r3, sl, r8
 800625c:	f040 80a3 	bne.w	80063a6 <_strtod_l+0x8f6>
 8006260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006264:	2b00      	cmp	r3, #0
 8006266:	f040 809e 	bne.w	80063a6 <_strtod_l+0x8f6>
 800626a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800626e:	0d1b      	lsrs	r3, r3, #20
 8006270:	051b      	lsls	r3, r3, #20
 8006272:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006276:	f240 8096 	bls.w	80063a6 <_strtod_l+0x8f6>
 800627a:	696b      	ldr	r3, [r5, #20]
 800627c:	b91b      	cbnz	r3, 8006286 <_strtod_l+0x7d6>
 800627e:	692b      	ldr	r3, [r5, #16]
 8006280:	2b01      	cmp	r3, #1
 8006282:	f340 8090 	ble.w	80063a6 <_strtod_l+0x8f6>
 8006286:	4629      	mov	r1, r5
 8006288:	2201      	movs	r2, #1
 800628a:	4620      	mov	r0, r4
 800628c:	f001 fe42 	bl	8007f14 <__lshift>
 8006290:	4631      	mov	r1, r6
 8006292:	4605      	mov	r5, r0
 8006294:	f001 feae 	bl	8007ff4 <__mcmp>
 8006298:	2800      	cmp	r0, #0
 800629a:	f340 8084 	ble.w	80063a6 <_strtod_l+0x8f6>
 800629e:	9904      	ldr	r1, [sp, #16]
 80062a0:	4a2b      	ldr	r2, [pc, #172]	; (8006350 <_strtod_l+0x8a0>)
 80062a2:	464b      	mov	r3, r9
 80062a4:	2900      	cmp	r1, #0
 80062a6:	f000 809d 	beq.w	80063e4 <_strtod_l+0x934>
 80062aa:	ea02 0109 	and.w	r1, r2, r9
 80062ae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80062b2:	f300 8097 	bgt.w	80063e4 <_strtod_l+0x934>
 80062b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80062ba:	f77f aea5 	ble.w	8006008 <_strtod_l+0x558>
 80062be:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8006340 <_strtod_l+0x890>
 80062c2:	ec49 8b16 	vmov	d6, r8, r9
 80062c6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80062ca:	ed8d 7b04 	vstr	d7, [sp, #16]
 80062ce:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	bf08      	it	eq
 80062d6:	2322      	moveq	r3, #34	; 0x22
 80062d8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80062dc:	bf08      	it	eq
 80062de:	6023      	streq	r3, [r4, #0]
 80062e0:	e62c      	b.n	8005f3c <_strtod_l+0x48c>
 80062e2:	f04f 31ff 	mov.w	r1, #4294967295
 80062e6:	fa01 f202 	lsl.w	r2, r1, r2
 80062ea:	ea02 0808 	and.w	r8, r2, r8
 80062ee:	e6d9      	b.n	80060a4 <_strtod_l+0x5f4>
 80062f0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80062f4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80062f8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80062fc:	33e2      	adds	r3, #226	; 0xe2
 80062fe:	fa00 f303 	lsl.w	r3, r0, r3
 8006302:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8006306:	e73f      	b.n	8006188 <_strtod_l+0x6d8>
 8006308:	2200      	movs	r2, #0
 800630a:	2301      	movs	r3, #1
 800630c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006310:	e73a      	b.n	8006188 <_strtod_l+0x6d8>
 8006312:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006314:	461a      	mov	r2, r3
 8006316:	4620      	mov	r0, r4
 8006318:	f001 fdfc 	bl	8007f14 <__lshift>
 800631c:	9012      	str	r0, [sp, #72]	; 0x48
 800631e:	2800      	cmp	r0, #0
 8006320:	f47f af64 	bne.w	80061ec <_strtod_l+0x73c>
 8006324:	e600      	b.n	8005f28 <_strtod_l+0x478>
 8006326:	bf00      	nop
 8006328:	94a03595 	.word	0x94a03595
 800632c:	3fcfffff 	.word	0x3fcfffff
 8006330:	94a03595 	.word	0x94a03595
 8006334:	3fdfffff 	.word	0x3fdfffff
 8006338:	35afe535 	.word	0x35afe535
 800633c:	3fe00000 	.word	0x3fe00000
 8006340:	00000000 	.word	0x00000000
 8006344:	39500000 	.word	0x39500000
 8006348:	08009508 	.word	0x08009508
 800634c:	fffffc02 	.word	0xfffffc02
 8006350:	7ff00000 	.word	0x7ff00000
 8006354:	46cb      	mov	fp, r9
 8006356:	d15f      	bne.n	8006418 <_strtod_l+0x968>
 8006358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800635c:	f1ba 0f00 	cmp.w	sl, #0
 8006360:	d02a      	beq.n	80063b8 <_strtod_l+0x908>
 8006362:	4aa7      	ldr	r2, [pc, #668]	; (8006600 <_strtod_l+0xb50>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d12b      	bne.n	80063c0 <_strtod_l+0x910>
 8006368:	9b04      	ldr	r3, [sp, #16]
 800636a:	4642      	mov	r2, r8
 800636c:	b1fb      	cbz	r3, 80063ae <_strtod_l+0x8fe>
 800636e:	4ba5      	ldr	r3, [pc, #660]	; (8006604 <_strtod_l+0xb54>)
 8006370:	ea09 0303 	and.w	r3, r9, r3
 8006374:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006378:	f04f 31ff 	mov.w	r1, #4294967295
 800637c:	d81a      	bhi.n	80063b4 <_strtod_l+0x904>
 800637e:	0d1b      	lsrs	r3, r3, #20
 8006380:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006384:	fa01 f303 	lsl.w	r3, r1, r3
 8006388:	429a      	cmp	r2, r3
 800638a:	d119      	bne.n	80063c0 <_strtod_l+0x910>
 800638c:	4b9e      	ldr	r3, [pc, #632]	; (8006608 <_strtod_l+0xb58>)
 800638e:	459b      	cmp	fp, r3
 8006390:	d102      	bne.n	8006398 <_strtod_l+0x8e8>
 8006392:	3201      	adds	r2, #1
 8006394:	f43f adc8 	beq.w	8005f28 <_strtod_l+0x478>
 8006398:	4b9a      	ldr	r3, [pc, #616]	; (8006604 <_strtod_l+0xb54>)
 800639a:	ea0b 0303 	and.w	r3, fp, r3
 800639e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80063a2:	f04f 0800 	mov.w	r8, #0
 80063a6:	9b04      	ldr	r3, [sp, #16]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d188      	bne.n	80062be <_strtod_l+0x80e>
 80063ac:	e5c6      	b.n	8005f3c <_strtod_l+0x48c>
 80063ae:	f04f 33ff 	mov.w	r3, #4294967295
 80063b2:	e7e9      	b.n	8006388 <_strtod_l+0x8d8>
 80063b4:	460b      	mov	r3, r1
 80063b6:	e7e7      	b.n	8006388 <_strtod_l+0x8d8>
 80063b8:	ea53 0308 	orrs.w	r3, r3, r8
 80063bc:	f43f af6f 	beq.w	800629e <_strtod_l+0x7ee>
 80063c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063c2:	b1cb      	cbz	r3, 80063f8 <_strtod_l+0x948>
 80063c4:	ea13 0f0b 	tst.w	r3, fp
 80063c8:	d0ed      	beq.n	80063a6 <_strtod_l+0x8f6>
 80063ca:	9a04      	ldr	r2, [sp, #16]
 80063cc:	4640      	mov	r0, r8
 80063ce:	4649      	mov	r1, r9
 80063d0:	f1ba 0f00 	cmp.w	sl, #0
 80063d4:	d014      	beq.n	8006400 <_strtod_l+0x950>
 80063d6:	f7ff fb51 	bl	8005a7c <sulp>
 80063da:	ee38 7b00 	vadd.f64	d7, d8, d0
 80063de:	ec59 8b17 	vmov	r8, r9, d7
 80063e2:	e7e0      	b.n	80063a6 <_strtod_l+0x8f6>
 80063e4:	4013      	ands	r3, r2
 80063e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80063ea:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80063ee:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80063f2:	f04f 38ff 	mov.w	r8, #4294967295
 80063f6:	e7d6      	b.n	80063a6 <_strtod_l+0x8f6>
 80063f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063fa:	ea13 0f08 	tst.w	r3, r8
 80063fe:	e7e3      	b.n	80063c8 <_strtod_l+0x918>
 8006400:	f7ff fb3c 	bl	8005a7c <sulp>
 8006404:	ee38 0b40 	vsub.f64	d0, d8, d0
 8006408:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800640c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006410:	ec59 8b10 	vmov	r8, r9, d0
 8006414:	d1c7      	bne.n	80063a6 <_strtod_l+0x8f6>
 8006416:	e5f7      	b.n	8006008 <_strtod_l+0x558>
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	f001 ff68 	bl	80082f0 <__ratio>
 8006420:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8006424:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800642c:	d865      	bhi.n	80064fa <_strtod_l+0xa4a>
 800642e:	f1ba 0f00 	cmp.w	sl, #0
 8006432:	d042      	beq.n	80064ba <_strtod_l+0xa0a>
 8006434:	4b75      	ldr	r3, [pc, #468]	; (800660c <_strtod_l+0xb5c>)
 8006436:	2200      	movs	r2, #0
 8006438:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800643c:	4871      	ldr	r0, [pc, #452]	; (8006604 <_strtod_l+0xb54>)
 800643e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8006618 <_strtod_l+0xb68>
 8006442:	ea0b 0100 	and.w	r1, fp, r0
 8006446:	4561      	cmp	r1, ip
 8006448:	f040 808e 	bne.w	8006568 <_strtod_l+0xab8>
 800644c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8006450:	ec49 8b10 	vmov	d0, r8, r9
 8006454:	ec43 2b1c 	vmov	d12, r2, r3
 8006458:	910a      	str	r1, [sp, #40]	; 0x28
 800645a:	f001 fe71 	bl	8008140 <__ulp>
 800645e:	ec49 8b1e 	vmov	d14, r8, r9
 8006462:	4868      	ldr	r0, [pc, #416]	; (8006604 <_strtod_l+0xb54>)
 8006464:	eeac eb00 	vfma.f64	d14, d12, d0
 8006468:	ee1e 3a90 	vmov	r3, s29
 800646c:	4a68      	ldr	r2, [pc, #416]	; (8006610 <_strtod_l+0xb60>)
 800646e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006470:	4018      	ands	r0, r3
 8006472:	4290      	cmp	r0, r2
 8006474:	ec59 8b1e 	vmov	r8, r9, d14
 8006478:	d94e      	bls.n	8006518 <_strtod_l+0xa68>
 800647a:	ee18 3a90 	vmov	r3, s17
 800647e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006482:	4293      	cmp	r3, r2
 8006484:	d104      	bne.n	8006490 <_strtod_l+0x9e0>
 8006486:	ee18 3a10 	vmov	r3, s16
 800648a:	3301      	adds	r3, #1
 800648c:	f43f ad4c 	beq.w	8005f28 <_strtod_l+0x478>
 8006490:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8006608 <_strtod_l+0xb58>
 8006494:	f04f 38ff 	mov.w	r8, #4294967295
 8006498:	9912      	ldr	r1, [sp, #72]	; 0x48
 800649a:	4620      	mov	r0, r4
 800649c:	f001 fb1e 	bl	8007adc <_Bfree>
 80064a0:	4639      	mov	r1, r7
 80064a2:	4620      	mov	r0, r4
 80064a4:	f001 fb1a 	bl	8007adc <_Bfree>
 80064a8:	4631      	mov	r1, r6
 80064aa:	4620      	mov	r0, r4
 80064ac:	f001 fb16 	bl	8007adc <_Bfree>
 80064b0:	4629      	mov	r1, r5
 80064b2:	4620      	mov	r0, r4
 80064b4:	f001 fb12 	bl	8007adc <_Bfree>
 80064b8:	e619      	b.n	80060ee <_strtod_l+0x63e>
 80064ba:	f1b8 0f00 	cmp.w	r8, #0
 80064be:	d112      	bne.n	80064e6 <_strtod_l+0xa36>
 80064c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064c4:	b9b3      	cbnz	r3, 80064f4 <_strtod_l+0xa44>
 80064c6:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80064ca:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80064ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064d2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80064d6:	bf58      	it	pl
 80064d8:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 80064dc:	eeb1 7b4d 	vneg.f64	d7, d13
 80064e0:	ec53 2b17 	vmov	r2, r3, d7
 80064e4:	e7aa      	b.n	800643c <_strtod_l+0x98c>
 80064e6:	f1b8 0f01 	cmp.w	r8, #1
 80064ea:	d103      	bne.n	80064f4 <_strtod_l+0xa44>
 80064ec:	f1b9 0f00 	cmp.w	r9, #0
 80064f0:	f43f ad8a 	beq.w	8006008 <_strtod_l+0x558>
 80064f4:	4b47      	ldr	r3, [pc, #284]	; (8006614 <_strtod_l+0xb64>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	e79e      	b.n	8006438 <_strtod_l+0x988>
 80064fa:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80064fe:	ee20 db0d 	vmul.f64	d13, d0, d13
 8006502:	f1ba 0f00 	cmp.w	sl, #0
 8006506:	d104      	bne.n	8006512 <_strtod_l+0xa62>
 8006508:	eeb1 7b4d 	vneg.f64	d7, d13
 800650c:	ec53 2b17 	vmov	r2, r3, d7
 8006510:	e794      	b.n	800643c <_strtod_l+0x98c>
 8006512:	eeb0 7b4d 	vmov.f64	d7, d13
 8006516:	e7f9      	b.n	800650c <_strtod_l+0xa5c>
 8006518:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800651c:	9b04      	ldr	r3, [sp, #16]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1ba      	bne.n	8006498 <_strtod_l+0x9e8>
 8006522:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006526:	0d1b      	lsrs	r3, r3, #20
 8006528:	051b      	lsls	r3, r3, #20
 800652a:	4299      	cmp	r1, r3
 800652c:	d1b4      	bne.n	8006498 <_strtod_l+0x9e8>
 800652e:	ec51 0b1d 	vmov	r0, r1, d13
 8006532:	f7fa f8b1 	bl	8000698 <__aeabi_d2lz>
 8006536:	f7fa f869 	bl	800060c <__aeabi_l2d>
 800653a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800653e:	ec41 0b17 	vmov	d7, r0, r1
 8006542:	ea43 0308 	orr.w	r3, r3, r8
 8006546:	ea53 030a 	orrs.w	r3, r3, sl
 800654a:	ee3d db47 	vsub.f64	d13, d13, d7
 800654e:	d03c      	beq.n	80065ca <_strtod_l+0xb1a>
 8006550:	eeb4 dbca 	vcmpe.f64	d13, d10
 8006554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006558:	f53f acf0 	bmi.w	8005f3c <_strtod_l+0x48c>
 800655c:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8006560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006564:	dd98      	ble.n	8006498 <_strtod_l+0x9e8>
 8006566:	e4e9      	b.n	8005f3c <_strtod_l+0x48c>
 8006568:	9804      	ldr	r0, [sp, #16]
 800656a:	b1f0      	cbz	r0, 80065aa <_strtod_l+0xafa>
 800656c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8006570:	d81b      	bhi.n	80065aa <_strtod_l+0xafa>
 8006572:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80065f8 <_strtod_l+0xb48>
 8006576:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800657a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800657e:	d811      	bhi.n	80065a4 <_strtod_l+0xaf4>
 8006580:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8006584:	ee1d 3a10 	vmov	r3, s26
 8006588:	2b01      	cmp	r3, #1
 800658a:	bf38      	it	cc
 800658c:	2301      	movcc	r3, #1
 800658e:	ee0d 3a10 	vmov	s26, r3
 8006592:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8006596:	f1ba 0f00 	cmp.w	sl, #0
 800659a:	d113      	bne.n	80065c4 <_strtod_l+0xb14>
 800659c:	eeb1 7b4d 	vneg.f64	d7, d13
 80065a0:	ec53 2b17 	vmov	r2, r3, d7
 80065a4:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 80065a8:	1a43      	subs	r3, r0, r1
 80065aa:	eeb0 0b48 	vmov.f64	d0, d8
 80065ae:	ec43 2b1c 	vmov	d12, r2, r3
 80065b2:	910a      	str	r1, [sp, #40]	; 0x28
 80065b4:	f001 fdc4 	bl	8008140 <__ulp>
 80065b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80065ba:	eeac 8b00 	vfma.f64	d8, d12, d0
 80065be:	ec59 8b18 	vmov	r8, r9, d8
 80065c2:	e7ab      	b.n	800651c <_strtod_l+0xa6c>
 80065c4:	eeb0 7b4d 	vmov.f64	d7, d13
 80065c8:	e7ea      	b.n	80065a0 <_strtod_l+0xaf0>
 80065ca:	eeb4 dbc9 	vcmpe.f64	d13, d9
 80065ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d2:	f57f af61 	bpl.w	8006498 <_strtod_l+0x9e8>
 80065d6:	e4b1      	b.n	8005f3c <_strtod_l+0x48c>
 80065d8:	2300      	movs	r3, #0
 80065da:	9308      	str	r3, [sp, #32]
 80065dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80065de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	f7ff baad 	b.w	8005b40 <_strtod_l+0x90>
 80065e6:	2a65      	cmp	r2, #101	; 0x65
 80065e8:	f43f ab9f 	beq.w	8005d2a <_strtod_l+0x27a>
 80065ec:	2a45      	cmp	r2, #69	; 0x45
 80065ee:	f43f ab9c 	beq.w	8005d2a <_strtod_l+0x27a>
 80065f2:	2101      	movs	r1, #1
 80065f4:	f7ff bbd4 	b.w	8005da0 <_strtod_l+0x2f0>
 80065f8:	ffc00000 	.word	0xffc00000
 80065fc:	41dfffff 	.word	0x41dfffff
 8006600:	000fffff 	.word	0x000fffff
 8006604:	7ff00000 	.word	0x7ff00000
 8006608:	7fefffff 	.word	0x7fefffff
 800660c:	3ff00000 	.word	0x3ff00000
 8006610:	7c9fffff 	.word	0x7c9fffff
 8006614:	bff00000 	.word	0xbff00000
 8006618:	7fe00000 	.word	0x7fe00000

0800661c <_strtod_r>:
 800661c:	4b01      	ldr	r3, [pc, #4]	; (8006624 <_strtod_r+0x8>)
 800661e:	f7ff ba47 	b.w	8005ab0 <_strtod_l>
 8006622:	bf00      	nop
 8006624:	200000e4 	.word	0x200000e4

08006628 <_strtol_l.constprop.0>:
 8006628:	2b01      	cmp	r3, #1
 800662a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800662e:	d001      	beq.n	8006634 <_strtol_l.constprop.0+0xc>
 8006630:	2b24      	cmp	r3, #36	; 0x24
 8006632:	d906      	bls.n	8006642 <_strtol_l.constprop.0+0x1a>
 8006634:	f7fe fb82 	bl	8004d3c <__errno>
 8006638:	2316      	movs	r3, #22
 800663a:	6003      	str	r3, [r0, #0]
 800663c:	2000      	movs	r0, #0
 800663e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006642:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006728 <_strtol_l.constprop.0+0x100>
 8006646:	460d      	mov	r5, r1
 8006648:	462e      	mov	r6, r5
 800664a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800664e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006652:	f017 0708 	ands.w	r7, r7, #8
 8006656:	d1f7      	bne.n	8006648 <_strtol_l.constprop.0+0x20>
 8006658:	2c2d      	cmp	r4, #45	; 0x2d
 800665a:	d132      	bne.n	80066c2 <_strtol_l.constprop.0+0x9a>
 800665c:	782c      	ldrb	r4, [r5, #0]
 800665e:	2701      	movs	r7, #1
 8006660:	1cb5      	adds	r5, r6, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d05b      	beq.n	800671e <_strtol_l.constprop.0+0xf6>
 8006666:	2b10      	cmp	r3, #16
 8006668:	d109      	bne.n	800667e <_strtol_l.constprop.0+0x56>
 800666a:	2c30      	cmp	r4, #48	; 0x30
 800666c:	d107      	bne.n	800667e <_strtol_l.constprop.0+0x56>
 800666e:	782c      	ldrb	r4, [r5, #0]
 8006670:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006674:	2c58      	cmp	r4, #88	; 0x58
 8006676:	d14d      	bne.n	8006714 <_strtol_l.constprop.0+0xec>
 8006678:	786c      	ldrb	r4, [r5, #1]
 800667a:	2310      	movs	r3, #16
 800667c:	3502      	adds	r5, #2
 800667e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006682:	f108 38ff 	add.w	r8, r8, #4294967295
 8006686:	f04f 0c00 	mov.w	ip, #0
 800668a:	fbb8 f9f3 	udiv	r9, r8, r3
 800668e:	4666      	mov	r6, ip
 8006690:	fb03 8a19 	mls	sl, r3, r9, r8
 8006694:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006698:	f1be 0f09 	cmp.w	lr, #9
 800669c:	d816      	bhi.n	80066cc <_strtol_l.constprop.0+0xa4>
 800669e:	4674      	mov	r4, lr
 80066a0:	42a3      	cmp	r3, r4
 80066a2:	dd24      	ble.n	80066ee <_strtol_l.constprop.0+0xc6>
 80066a4:	f1bc 0f00 	cmp.w	ip, #0
 80066a8:	db1e      	blt.n	80066e8 <_strtol_l.constprop.0+0xc0>
 80066aa:	45b1      	cmp	r9, r6
 80066ac:	d31c      	bcc.n	80066e8 <_strtol_l.constprop.0+0xc0>
 80066ae:	d101      	bne.n	80066b4 <_strtol_l.constprop.0+0x8c>
 80066b0:	45a2      	cmp	sl, r4
 80066b2:	db19      	blt.n	80066e8 <_strtol_l.constprop.0+0xc0>
 80066b4:	fb06 4603 	mla	r6, r6, r3, r4
 80066b8:	f04f 0c01 	mov.w	ip, #1
 80066bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80066c0:	e7e8      	b.n	8006694 <_strtol_l.constprop.0+0x6c>
 80066c2:	2c2b      	cmp	r4, #43	; 0x2b
 80066c4:	bf04      	itt	eq
 80066c6:	782c      	ldrbeq	r4, [r5, #0]
 80066c8:	1cb5      	addeq	r5, r6, #2
 80066ca:	e7ca      	b.n	8006662 <_strtol_l.constprop.0+0x3a>
 80066cc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80066d0:	f1be 0f19 	cmp.w	lr, #25
 80066d4:	d801      	bhi.n	80066da <_strtol_l.constprop.0+0xb2>
 80066d6:	3c37      	subs	r4, #55	; 0x37
 80066d8:	e7e2      	b.n	80066a0 <_strtol_l.constprop.0+0x78>
 80066da:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80066de:	f1be 0f19 	cmp.w	lr, #25
 80066e2:	d804      	bhi.n	80066ee <_strtol_l.constprop.0+0xc6>
 80066e4:	3c57      	subs	r4, #87	; 0x57
 80066e6:	e7db      	b.n	80066a0 <_strtol_l.constprop.0+0x78>
 80066e8:	f04f 3cff 	mov.w	ip, #4294967295
 80066ec:	e7e6      	b.n	80066bc <_strtol_l.constprop.0+0x94>
 80066ee:	f1bc 0f00 	cmp.w	ip, #0
 80066f2:	da05      	bge.n	8006700 <_strtol_l.constprop.0+0xd8>
 80066f4:	2322      	movs	r3, #34	; 0x22
 80066f6:	6003      	str	r3, [r0, #0]
 80066f8:	4646      	mov	r6, r8
 80066fa:	b942      	cbnz	r2, 800670e <_strtol_l.constprop.0+0xe6>
 80066fc:	4630      	mov	r0, r6
 80066fe:	e79e      	b.n	800663e <_strtol_l.constprop.0+0x16>
 8006700:	b107      	cbz	r7, 8006704 <_strtol_l.constprop.0+0xdc>
 8006702:	4276      	negs	r6, r6
 8006704:	2a00      	cmp	r2, #0
 8006706:	d0f9      	beq.n	80066fc <_strtol_l.constprop.0+0xd4>
 8006708:	f1bc 0f00 	cmp.w	ip, #0
 800670c:	d000      	beq.n	8006710 <_strtol_l.constprop.0+0xe8>
 800670e:	1e69      	subs	r1, r5, #1
 8006710:	6011      	str	r1, [r2, #0]
 8006712:	e7f3      	b.n	80066fc <_strtol_l.constprop.0+0xd4>
 8006714:	2430      	movs	r4, #48	; 0x30
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1b1      	bne.n	800667e <_strtol_l.constprop.0+0x56>
 800671a:	2308      	movs	r3, #8
 800671c:	e7af      	b.n	800667e <_strtol_l.constprop.0+0x56>
 800671e:	2c30      	cmp	r4, #48	; 0x30
 8006720:	d0a5      	beq.n	800666e <_strtol_l.constprop.0+0x46>
 8006722:	230a      	movs	r3, #10
 8006724:	e7ab      	b.n	800667e <_strtol_l.constprop.0+0x56>
 8006726:	bf00      	nop
 8006728:	08009531 	.word	0x08009531

0800672c <_strtol_r>:
 800672c:	f7ff bf7c 	b.w	8006628 <_strtol_l.constprop.0>

08006730 <quorem>:
 8006730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006734:	6903      	ldr	r3, [r0, #16]
 8006736:	690c      	ldr	r4, [r1, #16]
 8006738:	42a3      	cmp	r3, r4
 800673a:	4607      	mov	r7, r0
 800673c:	f2c0 8081 	blt.w	8006842 <quorem+0x112>
 8006740:	3c01      	subs	r4, #1
 8006742:	f101 0814 	add.w	r8, r1, #20
 8006746:	f100 0514 	add.w	r5, r0, #20
 800674a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800674e:	9301      	str	r3, [sp, #4]
 8006750:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006754:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006758:	3301      	adds	r3, #1
 800675a:	429a      	cmp	r2, r3
 800675c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006760:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006764:	fbb2 f6f3 	udiv	r6, r2, r3
 8006768:	d331      	bcc.n	80067ce <quorem+0x9e>
 800676a:	f04f 0e00 	mov.w	lr, #0
 800676e:	4640      	mov	r0, r8
 8006770:	46ac      	mov	ip, r5
 8006772:	46f2      	mov	sl, lr
 8006774:	f850 2b04 	ldr.w	r2, [r0], #4
 8006778:	b293      	uxth	r3, r2
 800677a:	fb06 e303 	mla	r3, r6, r3, lr
 800677e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006782:	b29b      	uxth	r3, r3
 8006784:	ebaa 0303 	sub.w	r3, sl, r3
 8006788:	f8dc a000 	ldr.w	sl, [ip]
 800678c:	0c12      	lsrs	r2, r2, #16
 800678e:	fa13 f38a 	uxtah	r3, r3, sl
 8006792:	fb06 e202 	mla	r2, r6, r2, lr
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	9b00      	ldr	r3, [sp, #0]
 800679a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800679e:	b292      	uxth	r2, r2
 80067a0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80067a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067a8:	f8bd 3000 	ldrh.w	r3, [sp]
 80067ac:	4581      	cmp	r9, r0
 80067ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067b2:	f84c 3b04 	str.w	r3, [ip], #4
 80067b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80067ba:	d2db      	bcs.n	8006774 <quorem+0x44>
 80067bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80067c0:	b92b      	cbnz	r3, 80067ce <quorem+0x9e>
 80067c2:	9b01      	ldr	r3, [sp, #4]
 80067c4:	3b04      	subs	r3, #4
 80067c6:	429d      	cmp	r5, r3
 80067c8:	461a      	mov	r2, r3
 80067ca:	d32e      	bcc.n	800682a <quorem+0xfa>
 80067cc:	613c      	str	r4, [r7, #16]
 80067ce:	4638      	mov	r0, r7
 80067d0:	f001 fc10 	bl	8007ff4 <__mcmp>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	db24      	blt.n	8006822 <quorem+0xf2>
 80067d8:	3601      	adds	r6, #1
 80067da:	4628      	mov	r0, r5
 80067dc:	f04f 0c00 	mov.w	ip, #0
 80067e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80067e4:	f8d0 e000 	ldr.w	lr, [r0]
 80067e8:	b293      	uxth	r3, r2
 80067ea:	ebac 0303 	sub.w	r3, ip, r3
 80067ee:	0c12      	lsrs	r2, r2, #16
 80067f0:	fa13 f38e 	uxtah	r3, r3, lr
 80067f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80067f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006802:	45c1      	cmp	r9, r8
 8006804:	f840 3b04 	str.w	r3, [r0], #4
 8006808:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800680c:	d2e8      	bcs.n	80067e0 <quorem+0xb0>
 800680e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006812:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006816:	b922      	cbnz	r2, 8006822 <quorem+0xf2>
 8006818:	3b04      	subs	r3, #4
 800681a:	429d      	cmp	r5, r3
 800681c:	461a      	mov	r2, r3
 800681e:	d30a      	bcc.n	8006836 <quorem+0x106>
 8006820:	613c      	str	r4, [r7, #16]
 8006822:	4630      	mov	r0, r6
 8006824:	b003      	add	sp, #12
 8006826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682a:	6812      	ldr	r2, [r2, #0]
 800682c:	3b04      	subs	r3, #4
 800682e:	2a00      	cmp	r2, #0
 8006830:	d1cc      	bne.n	80067cc <quorem+0x9c>
 8006832:	3c01      	subs	r4, #1
 8006834:	e7c7      	b.n	80067c6 <quorem+0x96>
 8006836:	6812      	ldr	r2, [r2, #0]
 8006838:	3b04      	subs	r3, #4
 800683a:	2a00      	cmp	r2, #0
 800683c:	d1f0      	bne.n	8006820 <quorem+0xf0>
 800683e:	3c01      	subs	r4, #1
 8006840:	e7eb      	b.n	800681a <quorem+0xea>
 8006842:	2000      	movs	r0, #0
 8006844:	e7ee      	b.n	8006824 <quorem+0xf4>
	...

08006848 <_dtoa_r>:
 8006848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800684c:	ed2d 8b02 	vpush	{d8}
 8006850:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006852:	b091      	sub	sp, #68	; 0x44
 8006854:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006858:	ec59 8b10 	vmov	r8, r9, d0
 800685c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800685e:	9106      	str	r1, [sp, #24]
 8006860:	4606      	mov	r6, r0
 8006862:	9208      	str	r2, [sp, #32]
 8006864:	930c      	str	r3, [sp, #48]	; 0x30
 8006866:	b975      	cbnz	r5, 8006886 <_dtoa_r+0x3e>
 8006868:	2010      	movs	r0, #16
 800686a:	f001 f8cf 	bl	8007a0c <malloc>
 800686e:	4602      	mov	r2, r0
 8006870:	6270      	str	r0, [r6, #36]	; 0x24
 8006872:	b920      	cbnz	r0, 800687e <_dtoa_r+0x36>
 8006874:	4baa      	ldr	r3, [pc, #680]	; (8006b20 <_dtoa_r+0x2d8>)
 8006876:	21ea      	movs	r1, #234	; 0xea
 8006878:	48aa      	ldr	r0, [pc, #680]	; (8006b24 <_dtoa_r+0x2dc>)
 800687a:	f002 f83b 	bl	80088f4 <__assert_func>
 800687e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006882:	6005      	str	r5, [r0, #0]
 8006884:	60c5      	str	r5, [r0, #12]
 8006886:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006888:	6819      	ldr	r1, [r3, #0]
 800688a:	b151      	cbz	r1, 80068a2 <_dtoa_r+0x5a>
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	604a      	str	r2, [r1, #4]
 8006890:	2301      	movs	r3, #1
 8006892:	4093      	lsls	r3, r2
 8006894:	608b      	str	r3, [r1, #8]
 8006896:	4630      	mov	r0, r6
 8006898:	f001 f920 	bl	8007adc <_Bfree>
 800689c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800689e:	2200      	movs	r2, #0
 80068a0:	601a      	str	r2, [r3, #0]
 80068a2:	f1b9 0300 	subs.w	r3, r9, #0
 80068a6:	bfbb      	ittet	lt
 80068a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80068ac:	9303      	strlt	r3, [sp, #12]
 80068ae:	2300      	movge	r3, #0
 80068b0:	2201      	movlt	r2, #1
 80068b2:	bfac      	ite	ge
 80068b4:	6023      	strge	r3, [r4, #0]
 80068b6:	6022      	strlt	r2, [r4, #0]
 80068b8:	4b9b      	ldr	r3, [pc, #620]	; (8006b28 <_dtoa_r+0x2e0>)
 80068ba:	9c03      	ldr	r4, [sp, #12]
 80068bc:	43a3      	bics	r3, r4
 80068be:	d11c      	bne.n	80068fa <_dtoa_r+0xb2>
 80068c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80068c6:	6013      	str	r3, [r2, #0]
 80068c8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80068cc:	ea53 0308 	orrs.w	r3, r3, r8
 80068d0:	f000 84fd 	beq.w	80072ce <_dtoa_r+0xa86>
 80068d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80068d6:	b963      	cbnz	r3, 80068f2 <_dtoa_r+0xaa>
 80068d8:	4b94      	ldr	r3, [pc, #592]	; (8006b2c <_dtoa_r+0x2e4>)
 80068da:	e01f      	b.n	800691c <_dtoa_r+0xd4>
 80068dc:	4b94      	ldr	r3, [pc, #592]	; (8006b30 <_dtoa_r+0x2e8>)
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	3308      	adds	r3, #8
 80068e2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80068e4:	6013      	str	r3, [r2, #0]
 80068e6:	9801      	ldr	r0, [sp, #4]
 80068e8:	b011      	add	sp, #68	; 0x44
 80068ea:	ecbd 8b02 	vpop	{d8}
 80068ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068f2:	4b8e      	ldr	r3, [pc, #568]	; (8006b2c <_dtoa_r+0x2e4>)
 80068f4:	9301      	str	r3, [sp, #4]
 80068f6:	3303      	adds	r3, #3
 80068f8:	e7f3      	b.n	80068e2 <_dtoa_r+0x9a>
 80068fa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80068fe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006906:	d10b      	bne.n	8006920 <_dtoa_r+0xd8>
 8006908:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800690a:	2301      	movs	r3, #1
 800690c:	6013      	str	r3, [r2, #0]
 800690e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006910:	2b00      	cmp	r3, #0
 8006912:	f000 84d9 	beq.w	80072c8 <_dtoa_r+0xa80>
 8006916:	4887      	ldr	r0, [pc, #540]	; (8006b34 <_dtoa_r+0x2ec>)
 8006918:	6018      	str	r0, [r3, #0]
 800691a:	1e43      	subs	r3, r0, #1
 800691c:	9301      	str	r3, [sp, #4]
 800691e:	e7e2      	b.n	80068e6 <_dtoa_r+0x9e>
 8006920:	a90f      	add	r1, sp, #60	; 0x3c
 8006922:	aa0e      	add	r2, sp, #56	; 0x38
 8006924:	4630      	mov	r0, r6
 8006926:	eeb0 0b48 	vmov.f64	d0, d8
 800692a:	f001 fc85 	bl	8008238 <__d2b>
 800692e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8006932:	4605      	mov	r5, r0
 8006934:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006936:	2900      	cmp	r1, #0
 8006938:	d046      	beq.n	80069c8 <_dtoa_r+0x180>
 800693a:	ee18 4a90 	vmov	r4, s17
 800693e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006942:	ec53 2b18 	vmov	r2, r3, d8
 8006946:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800694a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800694e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006952:	2400      	movs	r4, #0
 8006954:	ec43 2b16 	vmov	d6, r2, r3
 8006958:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800695c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006b08 <_dtoa_r+0x2c0>
 8006960:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006964:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8006b10 <_dtoa_r+0x2c8>
 8006968:	eea7 6b05 	vfma.f64	d6, d7, d5
 800696c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006b18 <_dtoa_r+0x2d0>
 8006970:	ee07 1a90 	vmov	s15, r1
 8006974:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006978:	eeb0 7b46 	vmov.f64	d7, d6
 800697c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006980:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006984:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800698c:	ee16 ba90 	vmov	fp, s13
 8006990:	940a      	str	r4, [sp, #40]	; 0x28
 8006992:	d508      	bpl.n	80069a6 <_dtoa_r+0x15e>
 8006994:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006998:	eeb4 6b47 	vcmp.f64	d6, d7
 800699c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069a0:	bf18      	it	ne
 80069a2:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80069a6:	f1bb 0f16 	cmp.w	fp, #22
 80069aa:	d82f      	bhi.n	8006a0c <_dtoa_r+0x1c4>
 80069ac:	4b62      	ldr	r3, [pc, #392]	; (8006b38 <_dtoa_r+0x2f0>)
 80069ae:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80069b2:	ed93 7b00 	vldr	d7, [r3]
 80069b6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80069ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069be:	d501      	bpl.n	80069c4 <_dtoa_r+0x17c>
 80069c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80069c4:	2300      	movs	r3, #0
 80069c6:	e022      	b.n	8006a0e <_dtoa_r+0x1c6>
 80069c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80069ca:	4401      	add	r1, r0
 80069cc:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80069d0:	2b20      	cmp	r3, #32
 80069d2:	bfc1      	itttt	gt
 80069d4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80069d8:	fa04 f303 	lslgt.w	r3, r4, r3
 80069dc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80069e0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80069e4:	bfd6      	itet	le
 80069e6:	f1c3 0320 	rsble	r3, r3, #32
 80069ea:	ea43 0808 	orrgt.w	r8, r3, r8
 80069ee:	fa08 f803 	lslle.w	r8, r8, r3
 80069f2:	ee07 8a90 	vmov	s15, r8
 80069f6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80069fa:	3901      	subs	r1, #1
 80069fc:	ee17 4a90 	vmov	r4, s15
 8006a00:	ec53 2b17 	vmov	r2, r3, d7
 8006a04:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8006a08:	2401      	movs	r4, #1
 8006a0a:	e7a3      	b.n	8006954 <_dtoa_r+0x10c>
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a10:	1a43      	subs	r3, r0, r1
 8006a12:	1e5a      	subs	r2, r3, #1
 8006a14:	bf45      	ittet	mi
 8006a16:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a1a:	9304      	strmi	r3, [sp, #16]
 8006a1c:	2300      	movpl	r3, #0
 8006a1e:	2300      	movmi	r3, #0
 8006a20:	9205      	str	r2, [sp, #20]
 8006a22:	bf54      	ite	pl
 8006a24:	9304      	strpl	r3, [sp, #16]
 8006a26:	9305      	strmi	r3, [sp, #20]
 8006a28:	f1bb 0f00 	cmp.w	fp, #0
 8006a2c:	db18      	blt.n	8006a60 <_dtoa_r+0x218>
 8006a2e:	9b05      	ldr	r3, [sp, #20]
 8006a30:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8006a34:	445b      	add	r3, fp
 8006a36:	9305      	str	r3, [sp, #20]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	9a06      	ldr	r2, [sp, #24]
 8006a3c:	2a09      	cmp	r2, #9
 8006a3e:	d849      	bhi.n	8006ad4 <_dtoa_r+0x28c>
 8006a40:	2a05      	cmp	r2, #5
 8006a42:	bfc4      	itt	gt
 8006a44:	3a04      	subgt	r2, #4
 8006a46:	9206      	strgt	r2, [sp, #24]
 8006a48:	9a06      	ldr	r2, [sp, #24]
 8006a4a:	f1a2 0202 	sub.w	r2, r2, #2
 8006a4e:	bfcc      	ite	gt
 8006a50:	2400      	movgt	r4, #0
 8006a52:	2401      	movle	r4, #1
 8006a54:	2a03      	cmp	r2, #3
 8006a56:	d848      	bhi.n	8006aea <_dtoa_r+0x2a2>
 8006a58:	e8df f002 	tbb	[pc, r2]
 8006a5c:	3a2c2e0b 	.word	0x3a2c2e0b
 8006a60:	9b04      	ldr	r3, [sp, #16]
 8006a62:	2200      	movs	r2, #0
 8006a64:	eba3 030b 	sub.w	r3, r3, fp
 8006a68:	9304      	str	r3, [sp, #16]
 8006a6a:	9209      	str	r2, [sp, #36]	; 0x24
 8006a6c:	f1cb 0300 	rsb	r3, fp, #0
 8006a70:	e7e3      	b.n	8006a3a <_dtoa_r+0x1f2>
 8006a72:	2200      	movs	r2, #0
 8006a74:	9207      	str	r2, [sp, #28]
 8006a76:	9a08      	ldr	r2, [sp, #32]
 8006a78:	2a00      	cmp	r2, #0
 8006a7a:	dc39      	bgt.n	8006af0 <_dtoa_r+0x2a8>
 8006a7c:	f04f 0a01 	mov.w	sl, #1
 8006a80:	46d1      	mov	r9, sl
 8006a82:	4652      	mov	r2, sl
 8006a84:	f8cd a020 	str.w	sl, [sp, #32]
 8006a88:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	6079      	str	r1, [r7, #4]
 8006a8e:	2004      	movs	r0, #4
 8006a90:	f100 0c14 	add.w	ip, r0, #20
 8006a94:	4594      	cmp	ip, r2
 8006a96:	6879      	ldr	r1, [r7, #4]
 8006a98:	d92f      	bls.n	8006afa <_dtoa_r+0x2b2>
 8006a9a:	4630      	mov	r0, r6
 8006a9c:	930d      	str	r3, [sp, #52]	; 0x34
 8006a9e:	f000 ffdd 	bl	8007a5c <_Balloc>
 8006aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aa4:	9001      	str	r0, [sp, #4]
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d149      	bne.n	8006b40 <_dtoa_r+0x2f8>
 8006aac:	4b23      	ldr	r3, [pc, #140]	; (8006b3c <_dtoa_r+0x2f4>)
 8006aae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006ab2:	e6e1      	b.n	8006878 <_dtoa_r+0x30>
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	e7dd      	b.n	8006a74 <_dtoa_r+0x22c>
 8006ab8:	2200      	movs	r2, #0
 8006aba:	9207      	str	r2, [sp, #28]
 8006abc:	9a08      	ldr	r2, [sp, #32]
 8006abe:	eb0b 0a02 	add.w	sl, fp, r2
 8006ac2:	f10a 0901 	add.w	r9, sl, #1
 8006ac6:	464a      	mov	r2, r9
 8006ac8:	2a01      	cmp	r2, #1
 8006aca:	bfb8      	it	lt
 8006acc:	2201      	movlt	r2, #1
 8006ace:	e7db      	b.n	8006a88 <_dtoa_r+0x240>
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	e7f2      	b.n	8006aba <_dtoa_r+0x272>
 8006ad4:	2401      	movs	r4, #1
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8006adc:	f04f 3aff 	mov.w	sl, #4294967295
 8006ae0:	2100      	movs	r1, #0
 8006ae2:	46d1      	mov	r9, sl
 8006ae4:	2212      	movs	r2, #18
 8006ae6:	9108      	str	r1, [sp, #32]
 8006ae8:	e7ce      	b.n	8006a88 <_dtoa_r+0x240>
 8006aea:	2201      	movs	r2, #1
 8006aec:	9207      	str	r2, [sp, #28]
 8006aee:	e7f5      	b.n	8006adc <_dtoa_r+0x294>
 8006af0:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006af4:	46d1      	mov	r9, sl
 8006af6:	4652      	mov	r2, sl
 8006af8:	e7c6      	b.n	8006a88 <_dtoa_r+0x240>
 8006afa:	3101      	adds	r1, #1
 8006afc:	6079      	str	r1, [r7, #4]
 8006afe:	0040      	lsls	r0, r0, #1
 8006b00:	e7c6      	b.n	8006a90 <_dtoa_r+0x248>
 8006b02:	bf00      	nop
 8006b04:	f3af 8000 	nop.w
 8006b08:	636f4361 	.word	0x636f4361
 8006b0c:	3fd287a7 	.word	0x3fd287a7
 8006b10:	8b60c8b3 	.word	0x8b60c8b3
 8006b14:	3fc68a28 	.word	0x3fc68a28
 8006b18:	509f79fb 	.word	0x509f79fb
 8006b1c:	3fd34413 	.word	0x3fd34413
 8006b20:	0800963e 	.word	0x0800963e
 8006b24:	08009655 	.word	0x08009655
 8006b28:	7ff00000 	.word	0x7ff00000
 8006b2c:	0800963a 	.word	0x0800963a
 8006b30:	08009631 	.word	0x08009631
 8006b34:	080094b5 	.word	0x080094b5
 8006b38:	080097c0 	.word	0x080097c0
 8006b3c:	080096b0 	.word	0x080096b0
 8006b40:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006b42:	9901      	ldr	r1, [sp, #4]
 8006b44:	6011      	str	r1, [r2, #0]
 8006b46:	f1b9 0f0e 	cmp.w	r9, #14
 8006b4a:	d86c      	bhi.n	8006c26 <_dtoa_r+0x3de>
 8006b4c:	2c00      	cmp	r4, #0
 8006b4e:	d06a      	beq.n	8006c26 <_dtoa_r+0x3de>
 8006b50:	f1bb 0f00 	cmp.w	fp, #0
 8006b54:	f340 80a0 	ble.w	8006c98 <_dtoa_r+0x450>
 8006b58:	49c1      	ldr	r1, [pc, #772]	; (8006e60 <_dtoa_r+0x618>)
 8006b5a:	f00b 020f 	and.w	r2, fp, #15
 8006b5e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006b62:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006b66:	ed92 7b00 	vldr	d7, [r2]
 8006b6a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8006b6e:	f000 8087 	beq.w	8006c80 <_dtoa_r+0x438>
 8006b72:	4abc      	ldr	r2, [pc, #752]	; (8006e64 <_dtoa_r+0x61c>)
 8006b74:	ed92 6b08 	vldr	d6, [r2, #32]
 8006b78:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006b7c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006b80:	f001 010f 	and.w	r1, r1, #15
 8006b84:	2203      	movs	r2, #3
 8006b86:	48b7      	ldr	r0, [pc, #732]	; (8006e64 <_dtoa_r+0x61c>)
 8006b88:	2900      	cmp	r1, #0
 8006b8a:	d17b      	bne.n	8006c84 <_dtoa_r+0x43c>
 8006b8c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006b90:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006b94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b9a:	2900      	cmp	r1, #0
 8006b9c:	f000 80a2 	beq.w	8006ce4 <_dtoa_r+0x49c>
 8006ba0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006ba4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ba8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bb0:	f140 8098 	bpl.w	8006ce4 <_dtoa_r+0x49c>
 8006bb4:	f1b9 0f00 	cmp.w	r9, #0
 8006bb8:	f000 8094 	beq.w	8006ce4 <_dtoa_r+0x49c>
 8006bbc:	f1ba 0f00 	cmp.w	sl, #0
 8006bc0:	dd2f      	ble.n	8006c22 <_dtoa_r+0x3da>
 8006bc2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006bc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006bca:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bce:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006bd2:	3201      	adds	r2, #1
 8006bd4:	4650      	mov	r0, sl
 8006bd6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006bda:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006bde:	ee07 2a90 	vmov	s15, r2
 8006be2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006be6:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006bea:	ee15 4a90 	vmov	r4, s11
 8006bee:	ec52 1b15 	vmov	r1, r2, d5
 8006bf2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d177      	bne.n	8006cea <_dtoa_r+0x4a2>
 8006bfa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006bfe:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006c02:	ec42 1b17 	vmov	d7, r1, r2
 8006c06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c0e:	f300 8263 	bgt.w	80070d8 <_dtoa_r+0x890>
 8006c12:	eeb1 7b47 	vneg.f64	d7, d7
 8006c16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c1e:	f100 8258 	bmi.w	80070d2 <_dtoa_r+0x88a>
 8006c22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006c26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c28:	2a00      	cmp	r2, #0
 8006c2a:	f2c0 811d 	blt.w	8006e68 <_dtoa_r+0x620>
 8006c2e:	f1bb 0f0e 	cmp.w	fp, #14
 8006c32:	f300 8119 	bgt.w	8006e68 <_dtoa_r+0x620>
 8006c36:	4b8a      	ldr	r3, [pc, #552]	; (8006e60 <_dtoa_r+0x618>)
 8006c38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006c3c:	ed93 6b00 	vldr	d6, [r3]
 8006c40:	9b08      	ldr	r3, [sp, #32]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	f280 80b7 	bge.w	8006db6 <_dtoa_r+0x56e>
 8006c48:	f1b9 0f00 	cmp.w	r9, #0
 8006c4c:	f300 80b3 	bgt.w	8006db6 <_dtoa_r+0x56e>
 8006c50:	f040 823f 	bne.w	80070d2 <_dtoa_r+0x88a>
 8006c54:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006c58:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006c5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c60:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c68:	464c      	mov	r4, r9
 8006c6a:	464f      	mov	r7, r9
 8006c6c:	f280 8215 	bge.w	800709a <_dtoa_r+0x852>
 8006c70:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c74:	2331      	movs	r3, #49	; 0x31
 8006c76:	f808 3b01 	strb.w	r3, [r8], #1
 8006c7a:	f10b 0b01 	add.w	fp, fp, #1
 8006c7e:	e211      	b.n	80070a4 <_dtoa_r+0x85c>
 8006c80:	2202      	movs	r2, #2
 8006c82:	e780      	b.n	8006b86 <_dtoa_r+0x33e>
 8006c84:	07cc      	lsls	r4, r1, #31
 8006c86:	d504      	bpl.n	8006c92 <_dtoa_r+0x44a>
 8006c88:	ed90 6b00 	vldr	d6, [r0]
 8006c8c:	3201      	adds	r2, #1
 8006c8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006c92:	1049      	asrs	r1, r1, #1
 8006c94:	3008      	adds	r0, #8
 8006c96:	e777      	b.n	8006b88 <_dtoa_r+0x340>
 8006c98:	d022      	beq.n	8006ce0 <_dtoa_r+0x498>
 8006c9a:	f1cb 0100 	rsb	r1, fp, #0
 8006c9e:	4a70      	ldr	r2, [pc, #448]	; (8006e60 <_dtoa_r+0x618>)
 8006ca0:	f001 000f 	and.w	r0, r1, #15
 8006ca4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006ca8:	ed92 7b00 	vldr	d7, [r2]
 8006cac:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006cb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006cb4:	486b      	ldr	r0, [pc, #428]	; (8006e64 <_dtoa_r+0x61c>)
 8006cb6:	1109      	asrs	r1, r1, #4
 8006cb8:	2400      	movs	r4, #0
 8006cba:	2202      	movs	r2, #2
 8006cbc:	b929      	cbnz	r1, 8006cca <_dtoa_r+0x482>
 8006cbe:	2c00      	cmp	r4, #0
 8006cc0:	f43f af6a 	beq.w	8006b98 <_dtoa_r+0x350>
 8006cc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006cc8:	e766      	b.n	8006b98 <_dtoa_r+0x350>
 8006cca:	07cf      	lsls	r7, r1, #31
 8006ccc:	d505      	bpl.n	8006cda <_dtoa_r+0x492>
 8006cce:	ed90 6b00 	vldr	d6, [r0]
 8006cd2:	3201      	adds	r2, #1
 8006cd4:	2401      	movs	r4, #1
 8006cd6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006cda:	1049      	asrs	r1, r1, #1
 8006cdc:	3008      	adds	r0, #8
 8006cde:	e7ed      	b.n	8006cbc <_dtoa_r+0x474>
 8006ce0:	2202      	movs	r2, #2
 8006ce2:	e759      	b.n	8006b98 <_dtoa_r+0x350>
 8006ce4:	465f      	mov	r7, fp
 8006ce6:	4648      	mov	r0, r9
 8006ce8:	e775      	b.n	8006bd6 <_dtoa_r+0x38e>
 8006cea:	ec42 1b17 	vmov	d7, r1, r2
 8006cee:	4a5c      	ldr	r2, [pc, #368]	; (8006e60 <_dtoa_r+0x618>)
 8006cf0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006cf4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006cf8:	9a01      	ldr	r2, [sp, #4]
 8006cfa:	1814      	adds	r4, r2, r0
 8006cfc:	9a07      	ldr	r2, [sp, #28]
 8006cfe:	b352      	cbz	r2, 8006d56 <_dtoa_r+0x50e>
 8006d00:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006d04:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006d08:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006d0c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006d10:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006d14:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006d18:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006d1c:	ee14 2a90 	vmov	r2, s9
 8006d20:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006d24:	3230      	adds	r2, #48	; 0x30
 8006d26:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006d2a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d32:	f808 2b01 	strb.w	r2, [r8], #1
 8006d36:	d439      	bmi.n	8006dac <_dtoa_r+0x564>
 8006d38:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006d3c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d44:	d472      	bmi.n	8006e2c <_dtoa_r+0x5e4>
 8006d46:	45a0      	cmp	r8, r4
 8006d48:	f43f af6b 	beq.w	8006c22 <_dtoa_r+0x3da>
 8006d4c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006d50:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006d54:	e7e0      	b.n	8006d18 <_dtoa_r+0x4d0>
 8006d56:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006d5a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006d5e:	4621      	mov	r1, r4
 8006d60:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006d64:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006d68:	ee14 2a90 	vmov	r2, s9
 8006d6c:	3230      	adds	r2, #48	; 0x30
 8006d6e:	f808 2b01 	strb.w	r2, [r8], #1
 8006d72:	45a0      	cmp	r8, r4
 8006d74:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006d78:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006d7c:	d118      	bne.n	8006db0 <_dtoa_r+0x568>
 8006d7e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006d82:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006d86:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d8e:	dc4d      	bgt.n	8006e2c <_dtoa_r+0x5e4>
 8006d90:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006d94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d9c:	f57f af41 	bpl.w	8006c22 <_dtoa_r+0x3da>
 8006da0:	4688      	mov	r8, r1
 8006da2:	3901      	subs	r1, #1
 8006da4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006da8:	2b30      	cmp	r3, #48	; 0x30
 8006daa:	d0f9      	beq.n	8006da0 <_dtoa_r+0x558>
 8006dac:	46bb      	mov	fp, r7
 8006dae:	e02a      	b.n	8006e06 <_dtoa_r+0x5be>
 8006db0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006db4:	e7d6      	b.n	8006d64 <_dtoa_r+0x51c>
 8006db6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006dba:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006dbe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006dc2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006dc6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006dca:	ee15 3a10 	vmov	r3, s10
 8006dce:	3330      	adds	r3, #48	; 0x30
 8006dd0:	f808 3b01 	strb.w	r3, [r8], #1
 8006dd4:	9b01      	ldr	r3, [sp, #4]
 8006dd6:	eba8 0303 	sub.w	r3, r8, r3
 8006dda:	4599      	cmp	r9, r3
 8006ddc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006de0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006de4:	d133      	bne.n	8006e4e <_dtoa_r+0x606>
 8006de6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006dea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df2:	dc1a      	bgt.n	8006e2a <_dtoa_r+0x5e2>
 8006df4:	eeb4 7b46 	vcmp.f64	d7, d6
 8006df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfc:	d103      	bne.n	8006e06 <_dtoa_r+0x5be>
 8006dfe:	ee15 3a10 	vmov	r3, s10
 8006e02:	07d9      	lsls	r1, r3, #31
 8006e04:	d411      	bmi.n	8006e2a <_dtoa_r+0x5e2>
 8006e06:	4629      	mov	r1, r5
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f000 fe67 	bl	8007adc <_Bfree>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e12:	f888 3000 	strb.w	r3, [r8]
 8006e16:	f10b 0301 	add.w	r3, fp, #1
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f43f ad61 	beq.w	80068e6 <_dtoa_r+0x9e>
 8006e24:	f8c3 8000 	str.w	r8, [r3]
 8006e28:	e55d      	b.n	80068e6 <_dtoa_r+0x9e>
 8006e2a:	465f      	mov	r7, fp
 8006e2c:	4643      	mov	r3, r8
 8006e2e:	4698      	mov	r8, r3
 8006e30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e34:	2a39      	cmp	r2, #57	; 0x39
 8006e36:	d106      	bne.n	8006e46 <_dtoa_r+0x5fe>
 8006e38:	9a01      	ldr	r2, [sp, #4]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d1f7      	bne.n	8006e2e <_dtoa_r+0x5e6>
 8006e3e:	9901      	ldr	r1, [sp, #4]
 8006e40:	2230      	movs	r2, #48	; 0x30
 8006e42:	3701      	adds	r7, #1
 8006e44:	700a      	strb	r2, [r1, #0]
 8006e46:	781a      	ldrb	r2, [r3, #0]
 8006e48:	3201      	adds	r2, #1
 8006e4a:	701a      	strb	r2, [r3, #0]
 8006e4c:	e7ae      	b.n	8006dac <_dtoa_r+0x564>
 8006e4e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006e52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e5a:	d1b2      	bne.n	8006dc2 <_dtoa_r+0x57a>
 8006e5c:	e7d3      	b.n	8006e06 <_dtoa_r+0x5be>
 8006e5e:	bf00      	nop
 8006e60:	080097c0 	.word	0x080097c0
 8006e64:	08009798 	.word	0x08009798
 8006e68:	9907      	ldr	r1, [sp, #28]
 8006e6a:	2900      	cmp	r1, #0
 8006e6c:	f000 80d0 	beq.w	8007010 <_dtoa_r+0x7c8>
 8006e70:	9906      	ldr	r1, [sp, #24]
 8006e72:	2901      	cmp	r1, #1
 8006e74:	f300 80b4 	bgt.w	8006fe0 <_dtoa_r+0x798>
 8006e78:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006e7a:	2900      	cmp	r1, #0
 8006e7c:	f000 80ac 	beq.w	8006fd8 <_dtoa_r+0x790>
 8006e80:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006e84:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006e88:	461c      	mov	r4, r3
 8006e8a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e8c:	9b04      	ldr	r3, [sp, #16]
 8006e8e:	4413      	add	r3, r2
 8006e90:	9304      	str	r3, [sp, #16]
 8006e92:	9b05      	ldr	r3, [sp, #20]
 8006e94:	2101      	movs	r1, #1
 8006e96:	4413      	add	r3, r2
 8006e98:	4630      	mov	r0, r6
 8006e9a:	9305      	str	r3, [sp, #20]
 8006e9c:	f000 ff20 	bl	8007ce0 <__i2b>
 8006ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea2:	4607      	mov	r7, r0
 8006ea4:	f1b8 0f00 	cmp.w	r8, #0
 8006ea8:	dd0d      	ble.n	8006ec6 <_dtoa_r+0x67e>
 8006eaa:	9a05      	ldr	r2, [sp, #20]
 8006eac:	2a00      	cmp	r2, #0
 8006eae:	dd0a      	ble.n	8006ec6 <_dtoa_r+0x67e>
 8006eb0:	4542      	cmp	r2, r8
 8006eb2:	9904      	ldr	r1, [sp, #16]
 8006eb4:	bfa8      	it	ge
 8006eb6:	4642      	movge	r2, r8
 8006eb8:	1a89      	subs	r1, r1, r2
 8006eba:	9104      	str	r1, [sp, #16]
 8006ebc:	9905      	ldr	r1, [sp, #20]
 8006ebe:	eba8 0802 	sub.w	r8, r8, r2
 8006ec2:	1a8a      	subs	r2, r1, r2
 8006ec4:	9205      	str	r2, [sp, #20]
 8006ec6:	b303      	cbz	r3, 8006f0a <_dtoa_r+0x6c2>
 8006ec8:	9a07      	ldr	r2, [sp, #28]
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	f000 80a5 	beq.w	800701a <_dtoa_r+0x7d2>
 8006ed0:	2c00      	cmp	r4, #0
 8006ed2:	dd13      	ble.n	8006efc <_dtoa_r+0x6b4>
 8006ed4:	4639      	mov	r1, r7
 8006ed6:	4622      	mov	r2, r4
 8006ed8:	4630      	mov	r0, r6
 8006eda:	930d      	str	r3, [sp, #52]	; 0x34
 8006edc:	f000 ffc0 	bl	8007e60 <__pow5mult>
 8006ee0:	462a      	mov	r2, r5
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	4607      	mov	r7, r0
 8006ee6:	4630      	mov	r0, r6
 8006ee8:	f000 ff10 	bl	8007d0c <__multiply>
 8006eec:	4629      	mov	r1, r5
 8006eee:	900a      	str	r0, [sp, #40]	; 0x28
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	f000 fdf3 	bl	8007adc <_Bfree>
 8006ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ef8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006efa:	4615      	mov	r5, r2
 8006efc:	1b1a      	subs	r2, r3, r4
 8006efe:	d004      	beq.n	8006f0a <_dtoa_r+0x6c2>
 8006f00:	4629      	mov	r1, r5
 8006f02:	4630      	mov	r0, r6
 8006f04:	f000 ffac 	bl	8007e60 <__pow5mult>
 8006f08:	4605      	mov	r5, r0
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f000 fee7 	bl	8007ce0 <__i2b>
 8006f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	4604      	mov	r4, r0
 8006f18:	f340 8081 	ble.w	800701e <_dtoa_r+0x7d6>
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	4601      	mov	r1, r0
 8006f20:	4630      	mov	r0, r6
 8006f22:	f000 ff9d 	bl	8007e60 <__pow5mult>
 8006f26:	9b06      	ldr	r3, [sp, #24]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	dd7a      	ble.n	8007024 <_dtoa_r+0x7dc>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	930a      	str	r3, [sp, #40]	; 0x28
 8006f32:	6922      	ldr	r2, [r4, #16]
 8006f34:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006f38:	6910      	ldr	r0, [r2, #16]
 8006f3a:	f000 fe81 	bl	8007c40 <__hi0bits>
 8006f3e:	f1c0 0020 	rsb	r0, r0, #32
 8006f42:	9b05      	ldr	r3, [sp, #20]
 8006f44:	4418      	add	r0, r3
 8006f46:	f010 001f 	ands.w	r0, r0, #31
 8006f4a:	f000 808c 	beq.w	8007066 <_dtoa_r+0x81e>
 8006f4e:	f1c0 0220 	rsb	r2, r0, #32
 8006f52:	2a04      	cmp	r2, #4
 8006f54:	f340 8085 	ble.w	8007062 <_dtoa_r+0x81a>
 8006f58:	f1c0 001c 	rsb	r0, r0, #28
 8006f5c:	9b04      	ldr	r3, [sp, #16]
 8006f5e:	4403      	add	r3, r0
 8006f60:	9304      	str	r3, [sp, #16]
 8006f62:	9b05      	ldr	r3, [sp, #20]
 8006f64:	4403      	add	r3, r0
 8006f66:	4480      	add	r8, r0
 8006f68:	9305      	str	r3, [sp, #20]
 8006f6a:	9b04      	ldr	r3, [sp, #16]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	dd05      	ble.n	8006f7c <_dtoa_r+0x734>
 8006f70:	4629      	mov	r1, r5
 8006f72:	461a      	mov	r2, r3
 8006f74:	4630      	mov	r0, r6
 8006f76:	f000 ffcd 	bl	8007f14 <__lshift>
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	9b05      	ldr	r3, [sp, #20]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	dd05      	ble.n	8006f8e <_dtoa_r+0x746>
 8006f82:	4621      	mov	r1, r4
 8006f84:	461a      	mov	r2, r3
 8006f86:	4630      	mov	r0, r6
 8006f88:	f000 ffc4 	bl	8007f14 <__lshift>
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d06a      	beq.n	800706a <_dtoa_r+0x822>
 8006f94:	4621      	mov	r1, r4
 8006f96:	4628      	mov	r0, r5
 8006f98:	f001 f82c 	bl	8007ff4 <__mcmp>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	da64      	bge.n	800706a <_dtoa_r+0x822>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	4629      	mov	r1, r5
 8006fa4:	220a      	movs	r2, #10
 8006fa6:	4630      	mov	r0, r6
 8006fa8:	f000 fdba 	bl	8007b20 <__multadd>
 8006fac:	9b07      	ldr	r3, [sp, #28]
 8006fae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 8191 	beq.w	80072dc <_dtoa_r+0xa94>
 8006fba:	4639      	mov	r1, r7
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	220a      	movs	r2, #10
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f000 fdad 	bl	8007b20 <__multadd>
 8006fc6:	f1ba 0f00 	cmp.w	sl, #0
 8006fca:	4607      	mov	r7, r0
 8006fcc:	f300 808d 	bgt.w	80070ea <_dtoa_r+0x8a2>
 8006fd0:	9b06      	ldr	r3, [sp, #24]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	dc50      	bgt.n	8007078 <_dtoa_r+0x830>
 8006fd6:	e088      	b.n	80070ea <_dtoa_r+0x8a2>
 8006fd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fda:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006fde:	e751      	b.n	8006e84 <_dtoa_r+0x63c>
 8006fe0:	f109 34ff 	add.w	r4, r9, #4294967295
 8006fe4:	42a3      	cmp	r3, r4
 8006fe6:	bfbf      	itttt	lt
 8006fe8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8006fea:	1ae3      	sublt	r3, r4, r3
 8006fec:	18d2      	addlt	r2, r2, r3
 8006fee:	9209      	strlt	r2, [sp, #36]	; 0x24
 8006ff0:	bfb6      	itet	lt
 8006ff2:	4623      	movlt	r3, r4
 8006ff4:	1b1c      	subge	r4, r3, r4
 8006ff6:	2400      	movlt	r4, #0
 8006ff8:	f1b9 0f00 	cmp.w	r9, #0
 8006ffc:	bfb5      	itete	lt
 8006ffe:	9a04      	ldrlt	r2, [sp, #16]
 8007000:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8007004:	eba2 0809 	sublt.w	r8, r2, r9
 8007008:	464a      	movge	r2, r9
 800700a:	bfb8      	it	lt
 800700c:	2200      	movlt	r2, #0
 800700e:	e73c      	b.n	8006e8a <_dtoa_r+0x642>
 8007010:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007014:	9f07      	ldr	r7, [sp, #28]
 8007016:	461c      	mov	r4, r3
 8007018:	e744      	b.n	8006ea4 <_dtoa_r+0x65c>
 800701a:	461a      	mov	r2, r3
 800701c:	e770      	b.n	8006f00 <_dtoa_r+0x6b8>
 800701e:	9b06      	ldr	r3, [sp, #24]
 8007020:	2b01      	cmp	r3, #1
 8007022:	dc18      	bgt.n	8007056 <_dtoa_r+0x80e>
 8007024:	9b02      	ldr	r3, [sp, #8]
 8007026:	b9b3      	cbnz	r3, 8007056 <_dtoa_r+0x80e>
 8007028:	9b03      	ldr	r3, [sp, #12]
 800702a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800702e:	b9a2      	cbnz	r2, 800705a <_dtoa_r+0x812>
 8007030:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007034:	0d12      	lsrs	r2, r2, #20
 8007036:	0512      	lsls	r2, r2, #20
 8007038:	b18a      	cbz	r2, 800705e <_dtoa_r+0x816>
 800703a:	9b04      	ldr	r3, [sp, #16]
 800703c:	3301      	adds	r3, #1
 800703e:	9304      	str	r3, [sp, #16]
 8007040:	9b05      	ldr	r3, [sp, #20]
 8007042:	3301      	adds	r3, #1
 8007044:	9305      	str	r3, [sp, #20]
 8007046:	2301      	movs	r3, #1
 8007048:	930a      	str	r3, [sp, #40]	; 0x28
 800704a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800704c:	2b00      	cmp	r3, #0
 800704e:	f47f af70 	bne.w	8006f32 <_dtoa_r+0x6ea>
 8007052:	2001      	movs	r0, #1
 8007054:	e775      	b.n	8006f42 <_dtoa_r+0x6fa>
 8007056:	2300      	movs	r3, #0
 8007058:	e7f6      	b.n	8007048 <_dtoa_r+0x800>
 800705a:	9b02      	ldr	r3, [sp, #8]
 800705c:	e7f4      	b.n	8007048 <_dtoa_r+0x800>
 800705e:	920a      	str	r2, [sp, #40]	; 0x28
 8007060:	e7f3      	b.n	800704a <_dtoa_r+0x802>
 8007062:	d082      	beq.n	8006f6a <_dtoa_r+0x722>
 8007064:	4610      	mov	r0, r2
 8007066:	301c      	adds	r0, #28
 8007068:	e778      	b.n	8006f5c <_dtoa_r+0x714>
 800706a:	f1b9 0f00 	cmp.w	r9, #0
 800706e:	dc37      	bgt.n	80070e0 <_dtoa_r+0x898>
 8007070:	9b06      	ldr	r3, [sp, #24]
 8007072:	2b02      	cmp	r3, #2
 8007074:	dd34      	ble.n	80070e0 <_dtoa_r+0x898>
 8007076:	46ca      	mov	sl, r9
 8007078:	f1ba 0f00 	cmp.w	sl, #0
 800707c:	d10d      	bne.n	800709a <_dtoa_r+0x852>
 800707e:	4621      	mov	r1, r4
 8007080:	4653      	mov	r3, sl
 8007082:	2205      	movs	r2, #5
 8007084:	4630      	mov	r0, r6
 8007086:	f000 fd4b 	bl	8007b20 <__multadd>
 800708a:	4601      	mov	r1, r0
 800708c:	4604      	mov	r4, r0
 800708e:	4628      	mov	r0, r5
 8007090:	f000 ffb0 	bl	8007ff4 <__mcmp>
 8007094:	2800      	cmp	r0, #0
 8007096:	f73f adeb 	bgt.w	8006c70 <_dtoa_r+0x428>
 800709a:	9b08      	ldr	r3, [sp, #32]
 800709c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80070a0:	ea6f 0b03 	mvn.w	fp, r3
 80070a4:	f04f 0900 	mov.w	r9, #0
 80070a8:	4621      	mov	r1, r4
 80070aa:	4630      	mov	r0, r6
 80070ac:	f000 fd16 	bl	8007adc <_Bfree>
 80070b0:	2f00      	cmp	r7, #0
 80070b2:	f43f aea8 	beq.w	8006e06 <_dtoa_r+0x5be>
 80070b6:	f1b9 0f00 	cmp.w	r9, #0
 80070ba:	d005      	beq.n	80070c8 <_dtoa_r+0x880>
 80070bc:	45b9      	cmp	r9, r7
 80070be:	d003      	beq.n	80070c8 <_dtoa_r+0x880>
 80070c0:	4649      	mov	r1, r9
 80070c2:	4630      	mov	r0, r6
 80070c4:	f000 fd0a 	bl	8007adc <_Bfree>
 80070c8:	4639      	mov	r1, r7
 80070ca:	4630      	mov	r0, r6
 80070cc:	f000 fd06 	bl	8007adc <_Bfree>
 80070d0:	e699      	b.n	8006e06 <_dtoa_r+0x5be>
 80070d2:	2400      	movs	r4, #0
 80070d4:	4627      	mov	r7, r4
 80070d6:	e7e0      	b.n	800709a <_dtoa_r+0x852>
 80070d8:	46bb      	mov	fp, r7
 80070da:	4604      	mov	r4, r0
 80070dc:	4607      	mov	r7, r0
 80070de:	e5c7      	b.n	8006c70 <_dtoa_r+0x428>
 80070e0:	9b07      	ldr	r3, [sp, #28]
 80070e2:	46ca      	mov	sl, r9
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 8100 	beq.w	80072ea <_dtoa_r+0xaa2>
 80070ea:	f1b8 0f00 	cmp.w	r8, #0
 80070ee:	dd05      	ble.n	80070fc <_dtoa_r+0x8b4>
 80070f0:	4639      	mov	r1, r7
 80070f2:	4642      	mov	r2, r8
 80070f4:	4630      	mov	r0, r6
 80070f6:	f000 ff0d 	bl	8007f14 <__lshift>
 80070fa:	4607      	mov	r7, r0
 80070fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d05d      	beq.n	80071be <_dtoa_r+0x976>
 8007102:	6879      	ldr	r1, [r7, #4]
 8007104:	4630      	mov	r0, r6
 8007106:	f000 fca9 	bl	8007a5c <_Balloc>
 800710a:	4680      	mov	r8, r0
 800710c:	b928      	cbnz	r0, 800711a <_dtoa_r+0x8d2>
 800710e:	4b82      	ldr	r3, [pc, #520]	; (8007318 <_dtoa_r+0xad0>)
 8007110:	4602      	mov	r2, r0
 8007112:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007116:	f7ff bbaf 	b.w	8006878 <_dtoa_r+0x30>
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	3202      	adds	r2, #2
 800711e:	0092      	lsls	r2, r2, #2
 8007120:	f107 010c 	add.w	r1, r7, #12
 8007124:	300c      	adds	r0, #12
 8007126:	f000 fc8b 	bl	8007a40 <memcpy>
 800712a:	2201      	movs	r2, #1
 800712c:	4641      	mov	r1, r8
 800712e:	4630      	mov	r0, r6
 8007130:	f000 fef0 	bl	8007f14 <__lshift>
 8007134:	9b01      	ldr	r3, [sp, #4]
 8007136:	3301      	adds	r3, #1
 8007138:	9304      	str	r3, [sp, #16]
 800713a:	9b01      	ldr	r3, [sp, #4]
 800713c:	4453      	add	r3, sl
 800713e:	9308      	str	r3, [sp, #32]
 8007140:	9b02      	ldr	r3, [sp, #8]
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	46b9      	mov	r9, r7
 8007148:	9307      	str	r3, [sp, #28]
 800714a:	4607      	mov	r7, r0
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	4621      	mov	r1, r4
 8007150:	3b01      	subs	r3, #1
 8007152:	4628      	mov	r0, r5
 8007154:	9302      	str	r3, [sp, #8]
 8007156:	f7ff faeb 	bl	8006730 <quorem>
 800715a:	4603      	mov	r3, r0
 800715c:	3330      	adds	r3, #48	; 0x30
 800715e:	9005      	str	r0, [sp, #20]
 8007160:	4649      	mov	r1, r9
 8007162:	4628      	mov	r0, r5
 8007164:	9309      	str	r3, [sp, #36]	; 0x24
 8007166:	f000 ff45 	bl	8007ff4 <__mcmp>
 800716a:	463a      	mov	r2, r7
 800716c:	4682      	mov	sl, r0
 800716e:	4621      	mov	r1, r4
 8007170:	4630      	mov	r0, r6
 8007172:	f000 ff5b 	bl	800802c <__mdiff>
 8007176:	68c2      	ldr	r2, [r0, #12]
 8007178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800717a:	4680      	mov	r8, r0
 800717c:	bb0a      	cbnz	r2, 80071c2 <_dtoa_r+0x97a>
 800717e:	4601      	mov	r1, r0
 8007180:	4628      	mov	r0, r5
 8007182:	f000 ff37 	bl	8007ff4 <__mcmp>
 8007186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007188:	4602      	mov	r2, r0
 800718a:	4641      	mov	r1, r8
 800718c:	4630      	mov	r0, r6
 800718e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8007192:	f000 fca3 	bl	8007adc <_Bfree>
 8007196:	9b06      	ldr	r3, [sp, #24]
 8007198:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800719a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800719e:	ea43 0102 	orr.w	r1, r3, r2
 80071a2:	9b07      	ldr	r3, [sp, #28]
 80071a4:	430b      	orrs	r3, r1
 80071a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071a8:	d10d      	bne.n	80071c6 <_dtoa_r+0x97e>
 80071aa:	2b39      	cmp	r3, #57	; 0x39
 80071ac:	d029      	beq.n	8007202 <_dtoa_r+0x9ba>
 80071ae:	f1ba 0f00 	cmp.w	sl, #0
 80071b2:	dd01      	ble.n	80071b8 <_dtoa_r+0x970>
 80071b4:	9b05      	ldr	r3, [sp, #20]
 80071b6:	3331      	adds	r3, #49	; 0x31
 80071b8:	9a02      	ldr	r2, [sp, #8]
 80071ba:	7013      	strb	r3, [r2, #0]
 80071bc:	e774      	b.n	80070a8 <_dtoa_r+0x860>
 80071be:	4638      	mov	r0, r7
 80071c0:	e7b8      	b.n	8007134 <_dtoa_r+0x8ec>
 80071c2:	2201      	movs	r2, #1
 80071c4:	e7e1      	b.n	800718a <_dtoa_r+0x942>
 80071c6:	f1ba 0f00 	cmp.w	sl, #0
 80071ca:	db06      	blt.n	80071da <_dtoa_r+0x992>
 80071cc:	9906      	ldr	r1, [sp, #24]
 80071ce:	ea41 0a0a 	orr.w	sl, r1, sl
 80071d2:	9907      	ldr	r1, [sp, #28]
 80071d4:	ea5a 0101 	orrs.w	r1, sl, r1
 80071d8:	d120      	bne.n	800721c <_dtoa_r+0x9d4>
 80071da:	2a00      	cmp	r2, #0
 80071dc:	ddec      	ble.n	80071b8 <_dtoa_r+0x970>
 80071de:	4629      	mov	r1, r5
 80071e0:	2201      	movs	r2, #1
 80071e2:	4630      	mov	r0, r6
 80071e4:	9304      	str	r3, [sp, #16]
 80071e6:	f000 fe95 	bl	8007f14 <__lshift>
 80071ea:	4621      	mov	r1, r4
 80071ec:	4605      	mov	r5, r0
 80071ee:	f000 ff01 	bl	8007ff4 <__mcmp>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	9b04      	ldr	r3, [sp, #16]
 80071f6:	dc02      	bgt.n	80071fe <_dtoa_r+0x9b6>
 80071f8:	d1de      	bne.n	80071b8 <_dtoa_r+0x970>
 80071fa:	07da      	lsls	r2, r3, #31
 80071fc:	d5dc      	bpl.n	80071b8 <_dtoa_r+0x970>
 80071fe:	2b39      	cmp	r3, #57	; 0x39
 8007200:	d1d8      	bne.n	80071b4 <_dtoa_r+0x96c>
 8007202:	9a02      	ldr	r2, [sp, #8]
 8007204:	2339      	movs	r3, #57	; 0x39
 8007206:	7013      	strb	r3, [r2, #0]
 8007208:	4643      	mov	r3, r8
 800720a:	4698      	mov	r8, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007212:	2a39      	cmp	r2, #57	; 0x39
 8007214:	d051      	beq.n	80072ba <_dtoa_r+0xa72>
 8007216:	3201      	adds	r2, #1
 8007218:	701a      	strb	r2, [r3, #0]
 800721a:	e745      	b.n	80070a8 <_dtoa_r+0x860>
 800721c:	2a00      	cmp	r2, #0
 800721e:	dd03      	ble.n	8007228 <_dtoa_r+0x9e0>
 8007220:	2b39      	cmp	r3, #57	; 0x39
 8007222:	d0ee      	beq.n	8007202 <_dtoa_r+0x9ba>
 8007224:	3301      	adds	r3, #1
 8007226:	e7c7      	b.n	80071b8 <_dtoa_r+0x970>
 8007228:	9a04      	ldr	r2, [sp, #16]
 800722a:	9908      	ldr	r1, [sp, #32]
 800722c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007230:	428a      	cmp	r2, r1
 8007232:	d02b      	beq.n	800728c <_dtoa_r+0xa44>
 8007234:	4629      	mov	r1, r5
 8007236:	2300      	movs	r3, #0
 8007238:	220a      	movs	r2, #10
 800723a:	4630      	mov	r0, r6
 800723c:	f000 fc70 	bl	8007b20 <__multadd>
 8007240:	45b9      	cmp	r9, r7
 8007242:	4605      	mov	r5, r0
 8007244:	f04f 0300 	mov.w	r3, #0
 8007248:	f04f 020a 	mov.w	r2, #10
 800724c:	4649      	mov	r1, r9
 800724e:	4630      	mov	r0, r6
 8007250:	d107      	bne.n	8007262 <_dtoa_r+0xa1a>
 8007252:	f000 fc65 	bl	8007b20 <__multadd>
 8007256:	4681      	mov	r9, r0
 8007258:	4607      	mov	r7, r0
 800725a:	9b04      	ldr	r3, [sp, #16]
 800725c:	3301      	adds	r3, #1
 800725e:	9304      	str	r3, [sp, #16]
 8007260:	e774      	b.n	800714c <_dtoa_r+0x904>
 8007262:	f000 fc5d 	bl	8007b20 <__multadd>
 8007266:	4639      	mov	r1, r7
 8007268:	4681      	mov	r9, r0
 800726a:	2300      	movs	r3, #0
 800726c:	220a      	movs	r2, #10
 800726e:	4630      	mov	r0, r6
 8007270:	f000 fc56 	bl	8007b20 <__multadd>
 8007274:	4607      	mov	r7, r0
 8007276:	e7f0      	b.n	800725a <_dtoa_r+0xa12>
 8007278:	f1ba 0f00 	cmp.w	sl, #0
 800727c:	9a01      	ldr	r2, [sp, #4]
 800727e:	bfcc      	ite	gt
 8007280:	46d0      	movgt	r8, sl
 8007282:	f04f 0801 	movle.w	r8, #1
 8007286:	4490      	add	r8, r2
 8007288:	f04f 0900 	mov.w	r9, #0
 800728c:	4629      	mov	r1, r5
 800728e:	2201      	movs	r2, #1
 8007290:	4630      	mov	r0, r6
 8007292:	9302      	str	r3, [sp, #8]
 8007294:	f000 fe3e 	bl	8007f14 <__lshift>
 8007298:	4621      	mov	r1, r4
 800729a:	4605      	mov	r5, r0
 800729c:	f000 feaa 	bl	8007ff4 <__mcmp>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	dcb1      	bgt.n	8007208 <_dtoa_r+0x9c0>
 80072a4:	d102      	bne.n	80072ac <_dtoa_r+0xa64>
 80072a6:	9b02      	ldr	r3, [sp, #8]
 80072a8:	07db      	lsls	r3, r3, #31
 80072aa:	d4ad      	bmi.n	8007208 <_dtoa_r+0x9c0>
 80072ac:	4643      	mov	r3, r8
 80072ae:	4698      	mov	r8, r3
 80072b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072b4:	2a30      	cmp	r2, #48	; 0x30
 80072b6:	d0fa      	beq.n	80072ae <_dtoa_r+0xa66>
 80072b8:	e6f6      	b.n	80070a8 <_dtoa_r+0x860>
 80072ba:	9a01      	ldr	r2, [sp, #4]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d1a4      	bne.n	800720a <_dtoa_r+0x9c2>
 80072c0:	f10b 0b01 	add.w	fp, fp, #1
 80072c4:	2331      	movs	r3, #49	; 0x31
 80072c6:	e778      	b.n	80071ba <_dtoa_r+0x972>
 80072c8:	4b14      	ldr	r3, [pc, #80]	; (800731c <_dtoa_r+0xad4>)
 80072ca:	f7ff bb27 	b.w	800691c <_dtoa_r+0xd4>
 80072ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f47f ab03 	bne.w	80068dc <_dtoa_r+0x94>
 80072d6:	4b12      	ldr	r3, [pc, #72]	; (8007320 <_dtoa_r+0xad8>)
 80072d8:	f7ff bb20 	b.w	800691c <_dtoa_r+0xd4>
 80072dc:	f1ba 0f00 	cmp.w	sl, #0
 80072e0:	dc03      	bgt.n	80072ea <_dtoa_r+0xaa2>
 80072e2:	9b06      	ldr	r3, [sp, #24]
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	f73f aec7 	bgt.w	8007078 <_dtoa_r+0x830>
 80072ea:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80072ee:	4621      	mov	r1, r4
 80072f0:	4628      	mov	r0, r5
 80072f2:	f7ff fa1d 	bl	8006730 <quorem>
 80072f6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80072fa:	f808 3b01 	strb.w	r3, [r8], #1
 80072fe:	9a01      	ldr	r2, [sp, #4]
 8007300:	eba8 0202 	sub.w	r2, r8, r2
 8007304:	4592      	cmp	sl, r2
 8007306:	ddb7      	ble.n	8007278 <_dtoa_r+0xa30>
 8007308:	4629      	mov	r1, r5
 800730a:	2300      	movs	r3, #0
 800730c:	220a      	movs	r2, #10
 800730e:	4630      	mov	r0, r6
 8007310:	f000 fc06 	bl	8007b20 <__multadd>
 8007314:	4605      	mov	r5, r0
 8007316:	e7ea      	b.n	80072ee <_dtoa_r+0xaa6>
 8007318:	080096b0 	.word	0x080096b0
 800731c:	080094b4 	.word	0x080094b4
 8007320:	08009631 	.word	0x08009631

08007324 <rshift>:
 8007324:	6903      	ldr	r3, [r0, #16]
 8007326:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800732a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800732e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007332:	f100 0414 	add.w	r4, r0, #20
 8007336:	dd45      	ble.n	80073c4 <rshift+0xa0>
 8007338:	f011 011f 	ands.w	r1, r1, #31
 800733c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007340:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007344:	d10c      	bne.n	8007360 <rshift+0x3c>
 8007346:	f100 0710 	add.w	r7, r0, #16
 800734a:	4629      	mov	r1, r5
 800734c:	42b1      	cmp	r1, r6
 800734e:	d334      	bcc.n	80073ba <rshift+0x96>
 8007350:	1a9b      	subs	r3, r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	1eea      	subs	r2, r5, #3
 8007356:	4296      	cmp	r6, r2
 8007358:	bf38      	it	cc
 800735a:	2300      	movcc	r3, #0
 800735c:	4423      	add	r3, r4
 800735e:	e015      	b.n	800738c <rshift+0x68>
 8007360:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007364:	f1c1 0820 	rsb	r8, r1, #32
 8007368:	40cf      	lsrs	r7, r1
 800736a:	f105 0e04 	add.w	lr, r5, #4
 800736e:	46a1      	mov	r9, r4
 8007370:	4576      	cmp	r6, lr
 8007372:	46f4      	mov	ip, lr
 8007374:	d815      	bhi.n	80073a2 <rshift+0x7e>
 8007376:	1a9a      	subs	r2, r3, r2
 8007378:	0092      	lsls	r2, r2, #2
 800737a:	3a04      	subs	r2, #4
 800737c:	3501      	adds	r5, #1
 800737e:	42ae      	cmp	r6, r5
 8007380:	bf38      	it	cc
 8007382:	2200      	movcc	r2, #0
 8007384:	18a3      	adds	r3, r4, r2
 8007386:	50a7      	str	r7, [r4, r2]
 8007388:	b107      	cbz	r7, 800738c <rshift+0x68>
 800738a:	3304      	adds	r3, #4
 800738c:	1b1a      	subs	r2, r3, r4
 800738e:	42a3      	cmp	r3, r4
 8007390:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007394:	bf08      	it	eq
 8007396:	2300      	moveq	r3, #0
 8007398:	6102      	str	r2, [r0, #16]
 800739a:	bf08      	it	eq
 800739c:	6143      	streq	r3, [r0, #20]
 800739e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a2:	f8dc c000 	ldr.w	ip, [ip]
 80073a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80073aa:	ea4c 0707 	orr.w	r7, ip, r7
 80073ae:	f849 7b04 	str.w	r7, [r9], #4
 80073b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80073b6:	40cf      	lsrs	r7, r1
 80073b8:	e7da      	b.n	8007370 <rshift+0x4c>
 80073ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80073be:	f847 cf04 	str.w	ip, [r7, #4]!
 80073c2:	e7c3      	b.n	800734c <rshift+0x28>
 80073c4:	4623      	mov	r3, r4
 80073c6:	e7e1      	b.n	800738c <rshift+0x68>

080073c8 <__hexdig_fun>:
 80073c8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80073cc:	2b09      	cmp	r3, #9
 80073ce:	d802      	bhi.n	80073d6 <__hexdig_fun+0xe>
 80073d0:	3820      	subs	r0, #32
 80073d2:	b2c0      	uxtb	r0, r0
 80073d4:	4770      	bx	lr
 80073d6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80073da:	2b05      	cmp	r3, #5
 80073dc:	d801      	bhi.n	80073e2 <__hexdig_fun+0x1a>
 80073de:	3847      	subs	r0, #71	; 0x47
 80073e0:	e7f7      	b.n	80073d2 <__hexdig_fun+0xa>
 80073e2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80073e6:	2b05      	cmp	r3, #5
 80073e8:	d801      	bhi.n	80073ee <__hexdig_fun+0x26>
 80073ea:	3827      	subs	r0, #39	; 0x27
 80073ec:	e7f1      	b.n	80073d2 <__hexdig_fun+0xa>
 80073ee:	2000      	movs	r0, #0
 80073f0:	4770      	bx	lr
	...

080073f4 <__gethex>:
 80073f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f8:	ed2d 8b02 	vpush	{d8}
 80073fc:	b089      	sub	sp, #36	; 0x24
 80073fe:	ee08 0a10 	vmov	s16, r0
 8007402:	9304      	str	r3, [sp, #16]
 8007404:	4bb4      	ldr	r3, [pc, #720]	; (80076d8 <__gethex+0x2e4>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	9301      	str	r3, [sp, #4]
 800740a:	4618      	mov	r0, r3
 800740c:	468b      	mov	fp, r1
 800740e:	4690      	mov	r8, r2
 8007410:	f7f8 ff16 	bl	8000240 <strlen>
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	f8db 2000 	ldr.w	r2, [fp]
 800741a:	4403      	add	r3, r0
 800741c:	4682      	mov	sl, r0
 800741e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007422:	9305      	str	r3, [sp, #20]
 8007424:	1c93      	adds	r3, r2, #2
 8007426:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800742a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800742e:	32fe      	adds	r2, #254	; 0xfe
 8007430:	18d1      	adds	r1, r2, r3
 8007432:	461f      	mov	r7, r3
 8007434:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007438:	9100      	str	r1, [sp, #0]
 800743a:	2830      	cmp	r0, #48	; 0x30
 800743c:	d0f8      	beq.n	8007430 <__gethex+0x3c>
 800743e:	f7ff ffc3 	bl	80073c8 <__hexdig_fun>
 8007442:	4604      	mov	r4, r0
 8007444:	2800      	cmp	r0, #0
 8007446:	d13a      	bne.n	80074be <__gethex+0xca>
 8007448:	9901      	ldr	r1, [sp, #4]
 800744a:	4652      	mov	r2, sl
 800744c:	4638      	mov	r0, r7
 800744e:	f001 fa2f 	bl	80088b0 <strncmp>
 8007452:	4605      	mov	r5, r0
 8007454:	2800      	cmp	r0, #0
 8007456:	d168      	bne.n	800752a <__gethex+0x136>
 8007458:	f817 000a 	ldrb.w	r0, [r7, sl]
 800745c:	eb07 060a 	add.w	r6, r7, sl
 8007460:	f7ff ffb2 	bl	80073c8 <__hexdig_fun>
 8007464:	2800      	cmp	r0, #0
 8007466:	d062      	beq.n	800752e <__gethex+0x13a>
 8007468:	4633      	mov	r3, r6
 800746a:	7818      	ldrb	r0, [r3, #0]
 800746c:	2830      	cmp	r0, #48	; 0x30
 800746e:	461f      	mov	r7, r3
 8007470:	f103 0301 	add.w	r3, r3, #1
 8007474:	d0f9      	beq.n	800746a <__gethex+0x76>
 8007476:	f7ff ffa7 	bl	80073c8 <__hexdig_fun>
 800747a:	2301      	movs	r3, #1
 800747c:	fab0 f480 	clz	r4, r0
 8007480:	0964      	lsrs	r4, r4, #5
 8007482:	4635      	mov	r5, r6
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	463a      	mov	r2, r7
 8007488:	4616      	mov	r6, r2
 800748a:	3201      	adds	r2, #1
 800748c:	7830      	ldrb	r0, [r6, #0]
 800748e:	f7ff ff9b 	bl	80073c8 <__hexdig_fun>
 8007492:	2800      	cmp	r0, #0
 8007494:	d1f8      	bne.n	8007488 <__gethex+0x94>
 8007496:	9901      	ldr	r1, [sp, #4]
 8007498:	4652      	mov	r2, sl
 800749a:	4630      	mov	r0, r6
 800749c:	f001 fa08 	bl	80088b0 <strncmp>
 80074a0:	b980      	cbnz	r0, 80074c4 <__gethex+0xd0>
 80074a2:	b94d      	cbnz	r5, 80074b8 <__gethex+0xc4>
 80074a4:	eb06 050a 	add.w	r5, r6, sl
 80074a8:	462a      	mov	r2, r5
 80074aa:	4616      	mov	r6, r2
 80074ac:	3201      	adds	r2, #1
 80074ae:	7830      	ldrb	r0, [r6, #0]
 80074b0:	f7ff ff8a 	bl	80073c8 <__hexdig_fun>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d1f8      	bne.n	80074aa <__gethex+0xb6>
 80074b8:	1bad      	subs	r5, r5, r6
 80074ba:	00ad      	lsls	r5, r5, #2
 80074bc:	e004      	b.n	80074c8 <__gethex+0xd4>
 80074be:	2400      	movs	r4, #0
 80074c0:	4625      	mov	r5, r4
 80074c2:	e7e0      	b.n	8007486 <__gethex+0x92>
 80074c4:	2d00      	cmp	r5, #0
 80074c6:	d1f7      	bne.n	80074b8 <__gethex+0xc4>
 80074c8:	7833      	ldrb	r3, [r6, #0]
 80074ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80074ce:	2b50      	cmp	r3, #80	; 0x50
 80074d0:	d13b      	bne.n	800754a <__gethex+0x156>
 80074d2:	7873      	ldrb	r3, [r6, #1]
 80074d4:	2b2b      	cmp	r3, #43	; 0x2b
 80074d6:	d02c      	beq.n	8007532 <__gethex+0x13e>
 80074d8:	2b2d      	cmp	r3, #45	; 0x2d
 80074da:	d02e      	beq.n	800753a <__gethex+0x146>
 80074dc:	1c71      	adds	r1, r6, #1
 80074de:	f04f 0900 	mov.w	r9, #0
 80074e2:	7808      	ldrb	r0, [r1, #0]
 80074e4:	f7ff ff70 	bl	80073c8 <__hexdig_fun>
 80074e8:	1e43      	subs	r3, r0, #1
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b18      	cmp	r3, #24
 80074ee:	d82c      	bhi.n	800754a <__gethex+0x156>
 80074f0:	f1a0 0210 	sub.w	r2, r0, #16
 80074f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80074f8:	f7ff ff66 	bl	80073c8 <__hexdig_fun>
 80074fc:	1e43      	subs	r3, r0, #1
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	2b18      	cmp	r3, #24
 8007502:	d91d      	bls.n	8007540 <__gethex+0x14c>
 8007504:	f1b9 0f00 	cmp.w	r9, #0
 8007508:	d000      	beq.n	800750c <__gethex+0x118>
 800750a:	4252      	negs	r2, r2
 800750c:	4415      	add	r5, r2
 800750e:	f8cb 1000 	str.w	r1, [fp]
 8007512:	b1e4      	cbz	r4, 800754e <__gethex+0x15a>
 8007514:	9b00      	ldr	r3, [sp, #0]
 8007516:	2b00      	cmp	r3, #0
 8007518:	bf14      	ite	ne
 800751a:	2700      	movne	r7, #0
 800751c:	2706      	moveq	r7, #6
 800751e:	4638      	mov	r0, r7
 8007520:	b009      	add	sp, #36	; 0x24
 8007522:	ecbd 8b02 	vpop	{d8}
 8007526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752a:	463e      	mov	r6, r7
 800752c:	4625      	mov	r5, r4
 800752e:	2401      	movs	r4, #1
 8007530:	e7ca      	b.n	80074c8 <__gethex+0xd4>
 8007532:	f04f 0900 	mov.w	r9, #0
 8007536:	1cb1      	adds	r1, r6, #2
 8007538:	e7d3      	b.n	80074e2 <__gethex+0xee>
 800753a:	f04f 0901 	mov.w	r9, #1
 800753e:	e7fa      	b.n	8007536 <__gethex+0x142>
 8007540:	230a      	movs	r3, #10
 8007542:	fb03 0202 	mla	r2, r3, r2, r0
 8007546:	3a10      	subs	r2, #16
 8007548:	e7d4      	b.n	80074f4 <__gethex+0x100>
 800754a:	4631      	mov	r1, r6
 800754c:	e7df      	b.n	800750e <__gethex+0x11a>
 800754e:	1bf3      	subs	r3, r6, r7
 8007550:	3b01      	subs	r3, #1
 8007552:	4621      	mov	r1, r4
 8007554:	2b07      	cmp	r3, #7
 8007556:	dc0b      	bgt.n	8007570 <__gethex+0x17c>
 8007558:	ee18 0a10 	vmov	r0, s16
 800755c:	f000 fa7e 	bl	8007a5c <_Balloc>
 8007560:	4604      	mov	r4, r0
 8007562:	b940      	cbnz	r0, 8007576 <__gethex+0x182>
 8007564:	4b5d      	ldr	r3, [pc, #372]	; (80076dc <__gethex+0x2e8>)
 8007566:	4602      	mov	r2, r0
 8007568:	21de      	movs	r1, #222	; 0xde
 800756a:	485d      	ldr	r0, [pc, #372]	; (80076e0 <__gethex+0x2ec>)
 800756c:	f001 f9c2 	bl	80088f4 <__assert_func>
 8007570:	3101      	adds	r1, #1
 8007572:	105b      	asrs	r3, r3, #1
 8007574:	e7ee      	b.n	8007554 <__gethex+0x160>
 8007576:	f100 0914 	add.w	r9, r0, #20
 800757a:	f04f 0b00 	mov.w	fp, #0
 800757e:	f1ca 0301 	rsb	r3, sl, #1
 8007582:	f8cd 9008 	str.w	r9, [sp, #8]
 8007586:	f8cd b000 	str.w	fp, [sp]
 800758a:	9306      	str	r3, [sp, #24]
 800758c:	42b7      	cmp	r7, r6
 800758e:	d340      	bcc.n	8007612 <__gethex+0x21e>
 8007590:	9802      	ldr	r0, [sp, #8]
 8007592:	9b00      	ldr	r3, [sp, #0]
 8007594:	f840 3b04 	str.w	r3, [r0], #4
 8007598:	eba0 0009 	sub.w	r0, r0, r9
 800759c:	1080      	asrs	r0, r0, #2
 800759e:	0146      	lsls	r6, r0, #5
 80075a0:	6120      	str	r0, [r4, #16]
 80075a2:	4618      	mov	r0, r3
 80075a4:	f000 fb4c 	bl	8007c40 <__hi0bits>
 80075a8:	1a30      	subs	r0, r6, r0
 80075aa:	f8d8 6000 	ldr.w	r6, [r8]
 80075ae:	42b0      	cmp	r0, r6
 80075b0:	dd63      	ble.n	800767a <__gethex+0x286>
 80075b2:	1b87      	subs	r7, r0, r6
 80075b4:	4639      	mov	r1, r7
 80075b6:	4620      	mov	r0, r4
 80075b8:	f000 feed 	bl	8008396 <__any_on>
 80075bc:	4682      	mov	sl, r0
 80075be:	b1a8      	cbz	r0, 80075ec <__gethex+0x1f8>
 80075c0:	1e7b      	subs	r3, r7, #1
 80075c2:	1159      	asrs	r1, r3, #5
 80075c4:	f003 021f 	and.w	r2, r3, #31
 80075c8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80075cc:	f04f 0a01 	mov.w	sl, #1
 80075d0:	fa0a f202 	lsl.w	r2, sl, r2
 80075d4:	420a      	tst	r2, r1
 80075d6:	d009      	beq.n	80075ec <__gethex+0x1f8>
 80075d8:	4553      	cmp	r3, sl
 80075da:	dd05      	ble.n	80075e8 <__gethex+0x1f4>
 80075dc:	1eb9      	subs	r1, r7, #2
 80075de:	4620      	mov	r0, r4
 80075e0:	f000 fed9 	bl	8008396 <__any_on>
 80075e4:	2800      	cmp	r0, #0
 80075e6:	d145      	bne.n	8007674 <__gethex+0x280>
 80075e8:	f04f 0a02 	mov.w	sl, #2
 80075ec:	4639      	mov	r1, r7
 80075ee:	4620      	mov	r0, r4
 80075f0:	f7ff fe98 	bl	8007324 <rshift>
 80075f4:	443d      	add	r5, r7
 80075f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80075fa:	42ab      	cmp	r3, r5
 80075fc:	da4c      	bge.n	8007698 <__gethex+0x2a4>
 80075fe:	ee18 0a10 	vmov	r0, s16
 8007602:	4621      	mov	r1, r4
 8007604:	f000 fa6a 	bl	8007adc <_Bfree>
 8007608:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800760a:	2300      	movs	r3, #0
 800760c:	6013      	str	r3, [r2, #0]
 800760e:	27a3      	movs	r7, #163	; 0xa3
 8007610:	e785      	b.n	800751e <__gethex+0x12a>
 8007612:	1e73      	subs	r3, r6, #1
 8007614:	9a05      	ldr	r2, [sp, #20]
 8007616:	9303      	str	r3, [sp, #12]
 8007618:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800761c:	4293      	cmp	r3, r2
 800761e:	d019      	beq.n	8007654 <__gethex+0x260>
 8007620:	f1bb 0f20 	cmp.w	fp, #32
 8007624:	d107      	bne.n	8007636 <__gethex+0x242>
 8007626:	9b02      	ldr	r3, [sp, #8]
 8007628:	9a00      	ldr	r2, [sp, #0]
 800762a:	f843 2b04 	str.w	r2, [r3], #4
 800762e:	9302      	str	r3, [sp, #8]
 8007630:	2300      	movs	r3, #0
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	469b      	mov	fp, r3
 8007636:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800763a:	f7ff fec5 	bl	80073c8 <__hexdig_fun>
 800763e:	9b00      	ldr	r3, [sp, #0]
 8007640:	f000 000f 	and.w	r0, r0, #15
 8007644:	fa00 f00b 	lsl.w	r0, r0, fp
 8007648:	4303      	orrs	r3, r0
 800764a:	9300      	str	r3, [sp, #0]
 800764c:	f10b 0b04 	add.w	fp, fp, #4
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	e00d      	b.n	8007670 <__gethex+0x27c>
 8007654:	9b03      	ldr	r3, [sp, #12]
 8007656:	9a06      	ldr	r2, [sp, #24]
 8007658:	4413      	add	r3, r2
 800765a:	42bb      	cmp	r3, r7
 800765c:	d3e0      	bcc.n	8007620 <__gethex+0x22c>
 800765e:	4618      	mov	r0, r3
 8007660:	9901      	ldr	r1, [sp, #4]
 8007662:	9307      	str	r3, [sp, #28]
 8007664:	4652      	mov	r2, sl
 8007666:	f001 f923 	bl	80088b0 <strncmp>
 800766a:	9b07      	ldr	r3, [sp, #28]
 800766c:	2800      	cmp	r0, #0
 800766e:	d1d7      	bne.n	8007620 <__gethex+0x22c>
 8007670:	461e      	mov	r6, r3
 8007672:	e78b      	b.n	800758c <__gethex+0x198>
 8007674:	f04f 0a03 	mov.w	sl, #3
 8007678:	e7b8      	b.n	80075ec <__gethex+0x1f8>
 800767a:	da0a      	bge.n	8007692 <__gethex+0x29e>
 800767c:	1a37      	subs	r7, r6, r0
 800767e:	4621      	mov	r1, r4
 8007680:	ee18 0a10 	vmov	r0, s16
 8007684:	463a      	mov	r2, r7
 8007686:	f000 fc45 	bl	8007f14 <__lshift>
 800768a:	1bed      	subs	r5, r5, r7
 800768c:	4604      	mov	r4, r0
 800768e:	f100 0914 	add.w	r9, r0, #20
 8007692:	f04f 0a00 	mov.w	sl, #0
 8007696:	e7ae      	b.n	80075f6 <__gethex+0x202>
 8007698:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800769c:	42a8      	cmp	r0, r5
 800769e:	dd72      	ble.n	8007786 <__gethex+0x392>
 80076a0:	1b45      	subs	r5, r0, r5
 80076a2:	42ae      	cmp	r6, r5
 80076a4:	dc36      	bgt.n	8007714 <__gethex+0x320>
 80076a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80076aa:	2b02      	cmp	r3, #2
 80076ac:	d02a      	beq.n	8007704 <__gethex+0x310>
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d02c      	beq.n	800770c <__gethex+0x318>
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d11c      	bne.n	80076f0 <__gethex+0x2fc>
 80076b6:	42ae      	cmp	r6, r5
 80076b8:	d11a      	bne.n	80076f0 <__gethex+0x2fc>
 80076ba:	2e01      	cmp	r6, #1
 80076bc:	d112      	bne.n	80076e4 <__gethex+0x2f0>
 80076be:	9a04      	ldr	r2, [sp, #16]
 80076c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80076c4:	6013      	str	r3, [r2, #0]
 80076c6:	2301      	movs	r3, #1
 80076c8:	6123      	str	r3, [r4, #16]
 80076ca:	f8c9 3000 	str.w	r3, [r9]
 80076ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076d0:	2762      	movs	r7, #98	; 0x62
 80076d2:	601c      	str	r4, [r3, #0]
 80076d4:	e723      	b.n	800751e <__gethex+0x12a>
 80076d6:	bf00      	nop
 80076d8:	08009728 	.word	0x08009728
 80076dc:	080096b0 	.word	0x080096b0
 80076e0:	080096c1 	.word	0x080096c1
 80076e4:	1e71      	subs	r1, r6, #1
 80076e6:	4620      	mov	r0, r4
 80076e8:	f000 fe55 	bl	8008396 <__any_on>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	d1e6      	bne.n	80076be <__gethex+0x2ca>
 80076f0:	ee18 0a10 	vmov	r0, s16
 80076f4:	4621      	mov	r1, r4
 80076f6:	f000 f9f1 	bl	8007adc <_Bfree>
 80076fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80076fc:	2300      	movs	r3, #0
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	2750      	movs	r7, #80	; 0x50
 8007702:	e70c      	b.n	800751e <__gethex+0x12a>
 8007704:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1f2      	bne.n	80076f0 <__gethex+0x2fc>
 800770a:	e7d8      	b.n	80076be <__gethex+0x2ca>
 800770c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1d5      	bne.n	80076be <__gethex+0x2ca>
 8007712:	e7ed      	b.n	80076f0 <__gethex+0x2fc>
 8007714:	1e6f      	subs	r7, r5, #1
 8007716:	f1ba 0f00 	cmp.w	sl, #0
 800771a:	d131      	bne.n	8007780 <__gethex+0x38c>
 800771c:	b127      	cbz	r7, 8007728 <__gethex+0x334>
 800771e:	4639      	mov	r1, r7
 8007720:	4620      	mov	r0, r4
 8007722:	f000 fe38 	bl	8008396 <__any_on>
 8007726:	4682      	mov	sl, r0
 8007728:	117b      	asrs	r3, r7, #5
 800772a:	2101      	movs	r1, #1
 800772c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007730:	f007 071f 	and.w	r7, r7, #31
 8007734:	fa01 f707 	lsl.w	r7, r1, r7
 8007738:	421f      	tst	r7, r3
 800773a:	4629      	mov	r1, r5
 800773c:	4620      	mov	r0, r4
 800773e:	bf18      	it	ne
 8007740:	f04a 0a02 	orrne.w	sl, sl, #2
 8007744:	1b76      	subs	r6, r6, r5
 8007746:	f7ff fded 	bl	8007324 <rshift>
 800774a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800774e:	2702      	movs	r7, #2
 8007750:	f1ba 0f00 	cmp.w	sl, #0
 8007754:	d048      	beq.n	80077e8 <__gethex+0x3f4>
 8007756:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800775a:	2b02      	cmp	r3, #2
 800775c:	d015      	beq.n	800778a <__gethex+0x396>
 800775e:	2b03      	cmp	r3, #3
 8007760:	d017      	beq.n	8007792 <__gethex+0x39e>
 8007762:	2b01      	cmp	r3, #1
 8007764:	d109      	bne.n	800777a <__gethex+0x386>
 8007766:	f01a 0f02 	tst.w	sl, #2
 800776a:	d006      	beq.n	800777a <__gethex+0x386>
 800776c:	f8d9 0000 	ldr.w	r0, [r9]
 8007770:	ea4a 0a00 	orr.w	sl, sl, r0
 8007774:	f01a 0f01 	tst.w	sl, #1
 8007778:	d10e      	bne.n	8007798 <__gethex+0x3a4>
 800777a:	f047 0710 	orr.w	r7, r7, #16
 800777e:	e033      	b.n	80077e8 <__gethex+0x3f4>
 8007780:	f04f 0a01 	mov.w	sl, #1
 8007784:	e7d0      	b.n	8007728 <__gethex+0x334>
 8007786:	2701      	movs	r7, #1
 8007788:	e7e2      	b.n	8007750 <__gethex+0x35c>
 800778a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800778c:	f1c3 0301 	rsb	r3, r3, #1
 8007790:	9315      	str	r3, [sp, #84]	; 0x54
 8007792:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007794:	2b00      	cmp	r3, #0
 8007796:	d0f0      	beq.n	800777a <__gethex+0x386>
 8007798:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800779c:	f104 0314 	add.w	r3, r4, #20
 80077a0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80077a4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80077a8:	f04f 0c00 	mov.w	ip, #0
 80077ac:	4618      	mov	r0, r3
 80077ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80077b2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80077b6:	d01c      	beq.n	80077f2 <__gethex+0x3fe>
 80077b8:	3201      	adds	r2, #1
 80077ba:	6002      	str	r2, [r0, #0]
 80077bc:	2f02      	cmp	r7, #2
 80077be:	f104 0314 	add.w	r3, r4, #20
 80077c2:	d13f      	bne.n	8007844 <__gethex+0x450>
 80077c4:	f8d8 2000 	ldr.w	r2, [r8]
 80077c8:	3a01      	subs	r2, #1
 80077ca:	42b2      	cmp	r2, r6
 80077cc:	d10a      	bne.n	80077e4 <__gethex+0x3f0>
 80077ce:	1171      	asrs	r1, r6, #5
 80077d0:	2201      	movs	r2, #1
 80077d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80077d6:	f006 061f 	and.w	r6, r6, #31
 80077da:	fa02 f606 	lsl.w	r6, r2, r6
 80077de:	421e      	tst	r6, r3
 80077e0:	bf18      	it	ne
 80077e2:	4617      	movne	r7, r2
 80077e4:	f047 0720 	orr.w	r7, r7, #32
 80077e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077ea:	601c      	str	r4, [r3, #0]
 80077ec:	9b04      	ldr	r3, [sp, #16]
 80077ee:	601d      	str	r5, [r3, #0]
 80077f0:	e695      	b.n	800751e <__gethex+0x12a>
 80077f2:	4299      	cmp	r1, r3
 80077f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80077f8:	d8d8      	bhi.n	80077ac <__gethex+0x3b8>
 80077fa:	68a3      	ldr	r3, [r4, #8]
 80077fc:	459b      	cmp	fp, r3
 80077fe:	db19      	blt.n	8007834 <__gethex+0x440>
 8007800:	6861      	ldr	r1, [r4, #4]
 8007802:	ee18 0a10 	vmov	r0, s16
 8007806:	3101      	adds	r1, #1
 8007808:	f000 f928 	bl	8007a5c <_Balloc>
 800780c:	4681      	mov	r9, r0
 800780e:	b918      	cbnz	r0, 8007818 <__gethex+0x424>
 8007810:	4b1a      	ldr	r3, [pc, #104]	; (800787c <__gethex+0x488>)
 8007812:	4602      	mov	r2, r0
 8007814:	2184      	movs	r1, #132	; 0x84
 8007816:	e6a8      	b.n	800756a <__gethex+0x176>
 8007818:	6922      	ldr	r2, [r4, #16]
 800781a:	3202      	adds	r2, #2
 800781c:	f104 010c 	add.w	r1, r4, #12
 8007820:	0092      	lsls	r2, r2, #2
 8007822:	300c      	adds	r0, #12
 8007824:	f000 f90c 	bl	8007a40 <memcpy>
 8007828:	4621      	mov	r1, r4
 800782a:	ee18 0a10 	vmov	r0, s16
 800782e:	f000 f955 	bl	8007adc <_Bfree>
 8007832:	464c      	mov	r4, r9
 8007834:	6923      	ldr	r3, [r4, #16]
 8007836:	1c5a      	adds	r2, r3, #1
 8007838:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800783c:	6122      	str	r2, [r4, #16]
 800783e:	2201      	movs	r2, #1
 8007840:	615a      	str	r2, [r3, #20]
 8007842:	e7bb      	b.n	80077bc <__gethex+0x3c8>
 8007844:	6922      	ldr	r2, [r4, #16]
 8007846:	455a      	cmp	r2, fp
 8007848:	dd0b      	ble.n	8007862 <__gethex+0x46e>
 800784a:	2101      	movs	r1, #1
 800784c:	4620      	mov	r0, r4
 800784e:	f7ff fd69 	bl	8007324 <rshift>
 8007852:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007856:	3501      	adds	r5, #1
 8007858:	42ab      	cmp	r3, r5
 800785a:	f6ff aed0 	blt.w	80075fe <__gethex+0x20a>
 800785e:	2701      	movs	r7, #1
 8007860:	e7c0      	b.n	80077e4 <__gethex+0x3f0>
 8007862:	f016 061f 	ands.w	r6, r6, #31
 8007866:	d0fa      	beq.n	800785e <__gethex+0x46a>
 8007868:	4453      	add	r3, sl
 800786a:	f1c6 0620 	rsb	r6, r6, #32
 800786e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007872:	f000 f9e5 	bl	8007c40 <__hi0bits>
 8007876:	42b0      	cmp	r0, r6
 8007878:	dbe7      	blt.n	800784a <__gethex+0x456>
 800787a:	e7f0      	b.n	800785e <__gethex+0x46a>
 800787c:	080096b0 	.word	0x080096b0

08007880 <L_shift>:
 8007880:	f1c2 0208 	rsb	r2, r2, #8
 8007884:	0092      	lsls	r2, r2, #2
 8007886:	b570      	push	{r4, r5, r6, lr}
 8007888:	f1c2 0620 	rsb	r6, r2, #32
 800788c:	6843      	ldr	r3, [r0, #4]
 800788e:	6804      	ldr	r4, [r0, #0]
 8007890:	fa03 f506 	lsl.w	r5, r3, r6
 8007894:	432c      	orrs	r4, r5
 8007896:	40d3      	lsrs	r3, r2
 8007898:	6004      	str	r4, [r0, #0]
 800789a:	f840 3f04 	str.w	r3, [r0, #4]!
 800789e:	4288      	cmp	r0, r1
 80078a0:	d3f4      	bcc.n	800788c <L_shift+0xc>
 80078a2:	bd70      	pop	{r4, r5, r6, pc}

080078a4 <__match>:
 80078a4:	b530      	push	{r4, r5, lr}
 80078a6:	6803      	ldr	r3, [r0, #0]
 80078a8:	3301      	adds	r3, #1
 80078aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078ae:	b914      	cbnz	r4, 80078b6 <__match+0x12>
 80078b0:	6003      	str	r3, [r0, #0]
 80078b2:	2001      	movs	r0, #1
 80078b4:	bd30      	pop	{r4, r5, pc}
 80078b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80078be:	2d19      	cmp	r5, #25
 80078c0:	bf98      	it	ls
 80078c2:	3220      	addls	r2, #32
 80078c4:	42a2      	cmp	r2, r4
 80078c6:	d0f0      	beq.n	80078aa <__match+0x6>
 80078c8:	2000      	movs	r0, #0
 80078ca:	e7f3      	b.n	80078b4 <__match+0x10>

080078cc <__hexnan>:
 80078cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d0:	680b      	ldr	r3, [r1, #0]
 80078d2:	115e      	asrs	r6, r3, #5
 80078d4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80078d8:	f013 031f 	ands.w	r3, r3, #31
 80078dc:	b087      	sub	sp, #28
 80078de:	bf18      	it	ne
 80078e0:	3604      	addne	r6, #4
 80078e2:	2500      	movs	r5, #0
 80078e4:	1f37      	subs	r7, r6, #4
 80078e6:	4690      	mov	r8, r2
 80078e8:	6802      	ldr	r2, [r0, #0]
 80078ea:	9301      	str	r3, [sp, #4]
 80078ec:	4682      	mov	sl, r0
 80078ee:	f846 5c04 	str.w	r5, [r6, #-4]
 80078f2:	46b9      	mov	r9, r7
 80078f4:	463c      	mov	r4, r7
 80078f6:	9502      	str	r5, [sp, #8]
 80078f8:	46ab      	mov	fp, r5
 80078fa:	7851      	ldrb	r1, [r2, #1]
 80078fc:	1c53      	adds	r3, r2, #1
 80078fe:	9303      	str	r3, [sp, #12]
 8007900:	b341      	cbz	r1, 8007954 <__hexnan+0x88>
 8007902:	4608      	mov	r0, r1
 8007904:	9205      	str	r2, [sp, #20]
 8007906:	9104      	str	r1, [sp, #16]
 8007908:	f7ff fd5e 	bl	80073c8 <__hexdig_fun>
 800790c:	2800      	cmp	r0, #0
 800790e:	d14f      	bne.n	80079b0 <__hexnan+0xe4>
 8007910:	9904      	ldr	r1, [sp, #16]
 8007912:	9a05      	ldr	r2, [sp, #20]
 8007914:	2920      	cmp	r1, #32
 8007916:	d818      	bhi.n	800794a <__hexnan+0x7e>
 8007918:	9b02      	ldr	r3, [sp, #8]
 800791a:	459b      	cmp	fp, r3
 800791c:	dd13      	ble.n	8007946 <__hexnan+0x7a>
 800791e:	454c      	cmp	r4, r9
 8007920:	d206      	bcs.n	8007930 <__hexnan+0x64>
 8007922:	2d07      	cmp	r5, #7
 8007924:	dc04      	bgt.n	8007930 <__hexnan+0x64>
 8007926:	462a      	mov	r2, r5
 8007928:	4649      	mov	r1, r9
 800792a:	4620      	mov	r0, r4
 800792c:	f7ff ffa8 	bl	8007880 <L_shift>
 8007930:	4544      	cmp	r4, r8
 8007932:	d950      	bls.n	80079d6 <__hexnan+0x10a>
 8007934:	2300      	movs	r3, #0
 8007936:	f1a4 0904 	sub.w	r9, r4, #4
 800793a:	f844 3c04 	str.w	r3, [r4, #-4]
 800793e:	f8cd b008 	str.w	fp, [sp, #8]
 8007942:	464c      	mov	r4, r9
 8007944:	461d      	mov	r5, r3
 8007946:	9a03      	ldr	r2, [sp, #12]
 8007948:	e7d7      	b.n	80078fa <__hexnan+0x2e>
 800794a:	2929      	cmp	r1, #41	; 0x29
 800794c:	d156      	bne.n	80079fc <__hexnan+0x130>
 800794e:	3202      	adds	r2, #2
 8007950:	f8ca 2000 	str.w	r2, [sl]
 8007954:	f1bb 0f00 	cmp.w	fp, #0
 8007958:	d050      	beq.n	80079fc <__hexnan+0x130>
 800795a:	454c      	cmp	r4, r9
 800795c:	d206      	bcs.n	800796c <__hexnan+0xa0>
 800795e:	2d07      	cmp	r5, #7
 8007960:	dc04      	bgt.n	800796c <__hexnan+0xa0>
 8007962:	462a      	mov	r2, r5
 8007964:	4649      	mov	r1, r9
 8007966:	4620      	mov	r0, r4
 8007968:	f7ff ff8a 	bl	8007880 <L_shift>
 800796c:	4544      	cmp	r4, r8
 800796e:	d934      	bls.n	80079da <__hexnan+0x10e>
 8007970:	f1a8 0204 	sub.w	r2, r8, #4
 8007974:	4623      	mov	r3, r4
 8007976:	f853 1b04 	ldr.w	r1, [r3], #4
 800797a:	f842 1f04 	str.w	r1, [r2, #4]!
 800797e:	429f      	cmp	r7, r3
 8007980:	d2f9      	bcs.n	8007976 <__hexnan+0xaa>
 8007982:	1b3b      	subs	r3, r7, r4
 8007984:	f023 0303 	bic.w	r3, r3, #3
 8007988:	3304      	adds	r3, #4
 800798a:	3401      	adds	r4, #1
 800798c:	3e03      	subs	r6, #3
 800798e:	42b4      	cmp	r4, r6
 8007990:	bf88      	it	hi
 8007992:	2304      	movhi	r3, #4
 8007994:	4443      	add	r3, r8
 8007996:	2200      	movs	r2, #0
 8007998:	f843 2b04 	str.w	r2, [r3], #4
 800799c:	429f      	cmp	r7, r3
 800799e:	d2fb      	bcs.n	8007998 <__hexnan+0xcc>
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	b91b      	cbnz	r3, 80079ac <__hexnan+0xe0>
 80079a4:	4547      	cmp	r7, r8
 80079a6:	d127      	bne.n	80079f8 <__hexnan+0x12c>
 80079a8:	2301      	movs	r3, #1
 80079aa:	603b      	str	r3, [r7, #0]
 80079ac:	2005      	movs	r0, #5
 80079ae:	e026      	b.n	80079fe <__hexnan+0x132>
 80079b0:	3501      	adds	r5, #1
 80079b2:	2d08      	cmp	r5, #8
 80079b4:	f10b 0b01 	add.w	fp, fp, #1
 80079b8:	dd06      	ble.n	80079c8 <__hexnan+0xfc>
 80079ba:	4544      	cmp	r4, r8
 80079bc:	d9c3      	bls.n	8007946 <__hexnan+0x7a>
 80079be:	2300      	movs	r3, #0
 80079c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80079c4:	2501      	movs	r5, #1
 80079c6:	3c04      	subs	r4, #4
 80079c8:	6822      	ldr	r2, [r4, #0]
 80079ca:	f000 000f 	and.w	r0, r0, #15
 80079ce:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80079d2:	6022      	str	r2, [r4, #0]
 80079d4:	e7b7      	b.n	8007946 <__hexnan+0x7a>
 80079d6:	2508      	movs	r5, #8
 80079d8:	e7b5      	b.n	8007946 <__hexnan+0x7a>
 80079da:	9b01      	ldr	r3, [sp, #4]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d0df      	beq.n	80079a0 <__hexnan+0xd4>
 80079e0:	f04f 32ff 	mov.w	r2, #4294967295
 80079e4:	f1c3 0320 	rsb	r3, r3, #32
 80079e8:	fa22 f303 	lsr.w	r3, r2, r3
 80079ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80079f0:	401a      	ands	r2, r3
 80079f2:	f846 2c04 	str.w	r2, [r6, #-4]
 80079f6:	e7d3      	b.n	80079a0 <__hexnan+0xd4>
 80079f8:	3f04      	subs	r7, #4
 80079fa:	e7d1      	b.n	80079a0 <__hexnan+0xd4>
 80079fc:	2004      	movs	r0, #4
 80079fe:	b007      	add	sp, #28
 8007a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a04 <_localeconv_r>:
 8007a04:	4800      	ldr	r0, [pc, #0]	; (8007a08 <_localeconv_r+0x4>)
 8007a06:	4770      	bx	lr
 8007a08:	200001d4 	.word	0x200001d4

08007a0c <malloc>:
 8007a0c:	4b02      	ldr	r3, [pc, #8]	; (8007a18 <malloc+0xc>)
 8007a0e:	4601      	mov	r1, r0
 8007a10:	6818      	ldr	r0, [r3, #0]
 8007a12:	f000 bd63 	b.w	80084dc <_malloc_r>
 8007a16:	bf00      	nop
 8007a18:	2000007c 	.word	0x2000007c

08007a1c <__ascii_mbtowc>:
 8007a1c:	b082      	sub	sp, #8
 8007a1e:	b901      	cbnz	r1, 8007a22 <__ascii_mbtowc+0x6>
 8007a20:	a901      	add	r1, sp, #4
 8007a22:	b142      	cbz	r2, 8007a36 <__ascii_mbtowc+0x1a>
 8007a24:	b14b      	cbz	r3, 8007a3a <__ascii_mbtowc+0x1e>
 8007a26:	7813      	ldrb	r3, [r2, #0]
 8007a28:	600b      	str	r3, [r1, #0]
 8007a2a:	7812      	ldrb	r2, [r2, #0]
 8007a2c:	1e10      	subs	r0, r2, #0
 8007a2e:	bf18      	it	ne
 8007a30:	2001      	movne	r0, #1
 8007a32:	b002      	add	sp, #8
 8007a34:	4770      	bx	lr
 8007a36:	4610      	mov	r0, r2
 8007a38:	e7fb      	b.n	8007a32 <__ascii_mbtowc+0x16>
 8007a3a:	f06f 0001 	mvn.w	r0, #1
 8007a3e:	e7f8      	b.n	8007a32 <__ascii_mbtowc+0x16>

08007a40 <memcpy>:
 8007a40:	440a      	add	r2, r1
 8007a42:	4291      	cmp	r1, r2
 8007a44:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a48:	d100      	bne.n	8007a4c <memcpy+0xc>
 8007a4a:	4770      	bx	lr
 8007a4c:	b510      	push	{r4, lr}
 8007a4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a56:	4291      	cmp	r1, r2
 8007a58:	d1f9      	bne.n	8007a4e <memcpy+0xe>
 8007a5a:	bd10      	pop	{r4, pc}

08007a5c <_Balloc>:
 8007a5c:	b570      	push	{r4, r5, r6, lr}
 8007a5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a60:	4604      	mov	r4, r0
 8007a62:	460d      	mov	r5, r1
 8007a64:	b976      	cbnz	r6, 8007a84 <_Balloc+0x28>
 8007a66:	2010      	movs	r0, #16
 8007a68:	f7ff ffd0 	bl	8007a0c <malloc>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	6260      	str	r0, [r4, #36]	; 0x24
 8007a70:	b920      	cbnz	r0, 8007a7c <_Balloc+0x20>
 8007a72:	4b18      	ldr	r3, [pc, #96]	; (8007ad4 <_Balloc+0x78>)
 8007a74:	4818      	ldr	r0, [pc, #96]	; (8007ad8 <_Balloc+0x7c>)
 8007a76:	2166      	movs	r1, #102	; 0x66
 8007a78:	f000 ff3c 	bl	80088f4 <__assert_func>
 8007a7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a80:	6006      	str	r6, [r0, #0]
 8007a82:	60c6      	str	r6, [r0, #12]
 8007a84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a86:	68f3      	ldr	r3, [r6, #12]
 8007a88:	b183      	cbz	r3, 8007aac <_Balloc+0x50>
 8007a8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a92:	b9b8      	cbnz	r0, 8007ac4 <_Balloc+0x68>
 8007a94:	2101      	movs	r1, #1
 8007a96:	fa01 f605 	lsl.w	r6, r1, r5
 8007a9a:	1d72      	adds	r2, r6, #5
 8007a9c:	0092      	lsls	r2, r2, #2
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f000 fc9a 	bl	80083d8 <_calloc_r>
 8007aa4:	b160      	cbz	r0, 8007ac0 <_Balloc+0x64>
 8007aa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aaa:	e00e      	b.n	8007aca <_Balloc+0x6e>
 8007aac:	2221      	movs	r2, #33	; 0x21
 8007aae:	2104      	movs	r1, #4
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	f000 fc91 	bl	80083d8 <_calloc_r>
 8007ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ab8:	60f0      	str	r0, [r6, #12]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1e4      	bne.n	8007a8a <_Balloc+0x2e>
 8007ac0:	2000      	movs	r0, #0
 8007ac2:	bd70      	pop	{r4, r5, r6, pc}
 8007ac4:	6802      	ldr	r2, [r0, #0]
 8007ac6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007aca:	2300      	movs	r3, #0
 8007acc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ad0:	e7f7      	b.n	8007ac2 <_Balloc+0x66>
 8007ad2:	bf00      	nop
 8007ad4:	0800963e 	.word	0x0800963e
 8007ad8:	0800973c 	.word	0x0800973c

08007adc <_Bfree>:
 8007adc:	b570      	push	{r4, r5, r6, lr}
 8007ade:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	b976      	cbnz	r6, 8007b04 <_Bfree+0x28>
 8007ae6:	2010      	movs	r0, #16
 8007ae8:	f7ff ff90 	bl	8007a0c <malloc>
 8007aec:	4602      	mov	r2, r0
 8007aee:	6268      	str	r0, [r5, #36]	; 0x24
 8007af0:	b920      	cbnz	r0, 8007afc <_Bfree+0x20>
 8007af2:	4b09      	ldr	r3, [pc, #36]	; (8007b18 <_Bfree+0x3c>)
 8007af4:	4809      	ldr	r0, [pc, #36]	; (8007b1c <_Bfree+0x40>)
 8007af6:	218a      	movs	r1, #138	; 0x8a
 8007af8:	f000 fefc 	bl	80088f4 <__assert_func>
 8007afc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b00:	6006      	str	r6, [r0, #0]
 8007b02:	60c6      	str	r6, [r0, #12]
 8007b04:	b13c      	cbz	r4, 8007b16 <_Bfree+0x3a>
 8007b06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007b08:	6862      	ldr	r2, [r4, #4]
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b10:	6021      	str	r1, [r4, #0]
 8007b12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b16:	bd70      	pop	{r4, r5, r6, pc}
 8007b18:	0800963e 	.word	0x0800963e
 8007b1c:	0800973c 	.word	0x0800973c

08007b20 <__multadd>:
 8007b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b24:	690d      	ldr	r5, [r1, #16]
 8007b26:	4607      	mov	r7, r0
 8007b28:	460c      	mov	r4, r1
 8007b2a:	461e      	mov	r6, r3
 8007b2c:	f101 0c14 	add.w	ip, r1, #20
 8007b30:	2000      	movs	r0, #0
 8007b32:	f8dc 3000 	ldr.w	r3, [ip]
 8007b36:	b299      	uxth	r1, r3
 8007b38:	fb02 6101 	mla	r1, r2, r1, r6
 8007b3c:	0c1e      	lsrs	r6, r3, #16
 8007b3e:	0c0b      	lsrs	r3, r1, #16
 8007b40:	fb02 3306 	mla	r3, r2, r6, r3
 8007b44:	b289      	uxth	r1, r1
 8007b46:	3001      	adds	r0, #1
 8007b48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b4c:	4285      	cmp	r5, r0
 8007b4e:	f84c 1b04 	str.w	r1, [ip], #4
 8007b52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b56:	dcec      	bgt.n	8007b32 <__multadd+0x12>
 8007b58:	b30e      	cbz	r6, 8007b9e <__multadd+0x7e>
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	42ab      	cmp	r3, r5
 8007b5e:	dc19      	bgt.n	8007b94 <__multadd+0x74>
 8007b60:	6861      	ldr	r1, [r4, #4]
 8007b62:	4638      	mov	r0, r7
 8007b64:	3101      	adds	r1, #1
 8007b66:	f7ff ff79 	bl	8007a5c <_Balloc>
 8007b6a:	4680      	mov	r8, r0
 8007b6c:	b928      	cbnz	r0, 8007b7a <__multadd+0x5a>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	4b0c      	ldr	r3, [pc, #48]	; (8007ba4 <__multadd+0x84>)
 8007b72:	480d      	ldr	r0, [pc, #52]	; (8007ba8 <__multadd+0x88>)
 8007b74:	21b5      	movs	r1, #181	; 0xb5
 8007b76:	f000 febd 	bl	80088f4 <__assert_func>
 8007b7a:	6922      	ldr	r2, [r4, #16]
 8007b7c:	3202      	adds	r2, #2
 8007b7e:	f104 010c 	add.w	r1, r4, #12
 8007b82:	0092      	lsls	r2, r2, #2
 8007b84:	300c      	adds	r0, #12
 8007b86:	f7ff ff5b 	bl	8007a40 <memcpy>
 8007b8a:	4621      	mov	r1, r4
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	f7ff ffa5 	bl	8007adc <_Bfree>
 8007b92:	4644      	mov	r4, r8
 8007b94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b98:	3501      	adds	r5, #1
 8007b9a:	615e      	str	r6, [r3, #20]
 8007b9c:	6125      	str	r5, [r4, #16]
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba4:	080096b0 	.word	0x080096b0
 8007ba8:	0800973c 	.word	0x0800973c

08007bac <__s2b>:
 8007bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	4615      	mov	r5, r2
 8007bb4:	461f      	mov	r7, r3
 8007bb6:	2209      	movs	r2, #9
 8007bb8:	3308      	adds	r3, #8
 8007bba:	4606      	mov	r6, r0
 8007bbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	db09      	blt.n	8007bdc <__s2b+0x30>
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f7ff ff47 	bl	8007a5c <_Balloc>
 8007bce:	b940      	cbnz	r0, 8007be2 <__s2b+0x36>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	4b19      	ldr	r3, [pc, #100]	; (8007c38 <__s2b+0x8c>)
 8007bd4:	4819      	ldr	r0, [pc, #100]	; (8007c3c <__s2b+0x90>)
 8007bd6:	21ce      	movs	r1, #206	; 0xce
 8007bd8:	f000 fe8c 	bl	80088f4 <__assert_func>
 8007bdc:	0052      	lsls	r2, r2, #1
 8007bde:	3101      	adds	r1, #1
 8007be0:	e7f0      	b.n	8007bc4 <__s2b+0x18>
 8007be2:	9b08      	ldr	r3, [sp, #32]
 8007be4:	6143      	str	r3, [r0, #20]
 8007be6:	2d09      	cmp	r5, #9
 8007be8:	f04f 0301 	mov.w	r3, #1
 8007bec:	6103      	str	r3, [r0, #16]
 8007bee:	dd16      	ble.n	8007c1e <__s2b+0x72>
 8007bf0:	f104 0909 	add.w	r9, r4, #9
 8007bf4:	46c8      	mov	r8, r9
 8007bf6:	442c      	add	r4, r5
 8007bf8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007bfc:	4601      	mov	r1, r0
 8007bfe:	3b30      	subs	r3, #48	; 0x30
 8007c00:	220a      	movs	r2, #10
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ff8c 	bl	8007b20 <__multadd>
 8007c08:	45a0      	cmp	r8, r4
 8007c0a:	d1f5      	bne.n	8007bf8 <__s2b+0x4c>
 8007c0c:	f1a5 0408 	sub.w	r4, r5, #8
 8007c10:	444c      	add	r4, r9
 8007c12:	1b2d      	subs	r5, r5, r4
 8007c14:	1963      	adds	r3, r4, r5
 8007c16:	42bb      	cmp	r3, r7
 8007c18:	db04      	blt.n	8007c24 <__s2b+0x78>
 8007c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c1e:	340a      	adds	r4, #10
 8007c20:	2509      	movs	r5, #9
 8007c22:	e7f6      	b.n	8007c12 <__s2b+0x66>
 8007c24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c28:	4601      	mov	r1, r0
 8007c2a:	3b30      	subs	r3, #48	; 0x30
 8007c2c:	220a      	movs	r2, #10
 8007c2e:	4630      	mov	r0, r6
 8007c30:	f7ff ff76 	bl	8007b20 <__multadd>
 8007c34:	e7ee      	b.n	8007c14 <__s2b+0x68>
 8007c36:	bf00      	nop
 8007c38:	080096b0 	.word	0x080096b0
 8007c3c:	0800973c 	.word	0x0800973c

08007c40 <__hi0bits>:
 8007c40:	0c03      	lsrs	r3, r0, #16
 8007c42:	041b      	lsls	r3, r3, #16
 8007c44:	b9d3      	cbnz	r3, 8007c7c <__hi0bits+0x3c>
 8007c46:	0400      	lsls	r0, r0, #16
 8007c48:	2310      	movs	r3, #16
 8007c4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007c4e:	bf04      	itt	eq
 8007c50:	0200      	lsleq	r0, r0, #8
 8007c52:	3308      	addeq	r3, #8
 8007c54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007c58:	bf04      	itt	eq
 8007c5a:	0100      	lsleq	r0, r0, #4
 8007c5c:	3304      	addeq	r3, #4
 8007c5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007c62:	bf04      	itt	eq
 8007c64:	0080      	lsleq	r0, r0, #2
 8007c66:	3302      	addeq	r3, #2
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	db05      	blt.n	8007c78 <__hi0bits+0x38>
 8007c6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007c70:	f103 0301 	add.w	r3, r3, #1
 8007c74:	bf08      	it	eq
 8007c76:	2320      	moveq	r3, #32
 8007c78:	4618      	mov	r0, r3
 8007c7a:	4770      	bx	lr
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	e7e4      	b.n	8007c4a <__hi0bits+0xa>

08007c80 <__lo0bits>:
 8007c80:	6803      	ldr	r3, [r0, #0]
 8007c82:	f013 0207 	ands.w	r2, r3, #7
 8007c86:	4601      	mov	r1, r0
 8007c88:	d00b      	beq.n	8007ca2 <__lo0bits+0x22>
 8007c8a:	07da      	lsls	r2, r3, #31
 8007c8c:	d423      	bmi.n	8007cd6 <__lo0bits+0x56>
 8007c8e:	0798      	lsls	r0, r3, #30
 8007c90:	bf49      	itett	mi
 8007c92:	085b      	lsrmi	r3, r3, #1
 8007c94:	089b      	lsrpl	r3, r3, #2
 8007c96:	2001      	movmi	r0, #1
 8007c98:	600b      	strmi	r3, [r1, #0]
 8007c9a:	bf5c      	itt	pl
 8007c9c:	600b      	strpl	r3, [r1, #0]
 8007c9e:	2002      	movpl	r0, #2
 8007ca0:	4770      	bx	lr
 8007ca2:	b298      	uxth	r0, r3
 8007ca4:	b9a8      	cbnz	r0, 8007cd2 <__lo0bits+0x52>
 8007ca6:	0c1b      	lsrs	r3, r3, #16
 8007ca8:	2010      	movs	r0, #16
 8007caa:	b2da      	uxtb	r2, r3
 8007cac:	b90a      	cbnz	r2, 8007cb2 <__lo0bits+0x32>
 8007cae:	3008      	adds	r0, #8
 8007cb0:	0a1b      	lsrs	r3, r3, #8
 8007cb2:	071a      	lsls	r2, r3, #28
 8007cb4:	bf04      	itt	eq
 8007cb6:	091b      	lsreq	r3, r3, #4
 8007cb8:	3004      	addeq	r0, #4
 8007cba:	079a      	lsls	r2, r3, #30
 8007cbc:	bf04      	itt	eq
 8007cbe:	089b      	lsreq	r3, r3, #2
 8007cc0:	3002      	addeq	r0, #2
 8007cc2:	07da      	lsls	r2, r3, #31
 8007cc4:	d403      	bmi.n	8007cce <__lo0bits+0x4e>
 8007cc6:	085b      	lsrs	r3, r3, #1
 8007cc8:	f100 0001 	add.w	r0, r0, #1
 8007ccc:	d005      	beq.n	8007cda <__lo0bits+0x5a>
 8007cce:	600b      	str	r3, [r1, #0]
 8007cd0:	4770      	bx	lr
 8007cd2:	4610      	mov	r0, r2
 8007cd4:	e7e9      	b.n	8007caa <__lo0bits+0x2a>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	4770      	bx	lr
 8007cda:	2020      	movs	r0, #32
 8007cdc:	4770      	bx	lr
	...

08007ce0 <__i2b>:
 8007ce0:	b510      	push	{r4, lr}
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	f7ff feb9 	bl	8007a5c <_Balloc>
 8007cea:	4602      	mov	r2, r0
 8007cec:	b928      	cbnz	r0, 8007cfa <__i2b+0x1a>
 8007cee:	4b05      	ldr	r3, [pc, #20]	; (8007d04 <__i2b+0x24>)
 8007cf0:	4805      	ldr	r0, [pc, #20]	; (8007d08 <__i2b+0x28>)
 8007cf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007cf6:	f000 fdfd 	bl	80088f4 <__assert_func>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	6144      	str	r4, [r0, #20]
 8007cfe:	6103      	str	r3, [r0, #16]
 8007d00:	bd10      	pop	{r4, pc}
 8007d02:	bf00      	nop
 8007d04:	080096b0 	.word	0x080096b0
 8007d08:	0800973c 	.word	0x0800973c

08007d0c <__multiply>:
 8007d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d10:	4691      	mov	r9, r2
 8007d12:	690a      	ldr	r2, [r1, #16]
 8007d14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	bfb8      	it	lt
 8007d1c:	460b      	movlt	r3, r1
 8007d1e:	460c      	mov	r4, r1
 8007d20:	bfbc      	itt	lt
 8007d22:	464c      	movlt	r4, r9
 8007d24:	4699      	movlt	r9, r3
 8007d26:	6927      	ldr	r7, [r4, #16]
 8007d28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d2c:	68a3      	ldr	r3, [r4, #8]
 8007d2e:	6861      	ldr	r1, [r4, #4]
 8007d30:	eb07 060a 	add.w	r6, r7, sl
 8007d34:	42b3      	cmp	r3, r6
 8007d36:	b085      	sub	sp, #20
 8007d38:	bfb8      	it	lt
 8007d3a:	3101      	addlt	r1, #1
 8007d3c:	f7ff fe8e 	bl	8007a5c <_Balloc>
 8007d40:	b930      	cbnz	r0, 8007d50 <__multiply+0x44>
 8007d42:	4602      	mov	r2, r0
 8007d44:	4b44      	ldr	r3, [pc, #272]	; (8007e58 <__multiply+0x14c>)
 8007d46:	4845      	ldr	r0, [pc, #276]	; (8007e5c <__multiply+0x150>)
 8007d48:	f240 115d 	movw	r1, #349	; 0x15d
 8007d4c:	f000 fdd2 	bl	80088f4 <__assert_func>
 8007d50:	f100 0514 	add.w	r5, r0, #20
 8007d54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007d58:	462b      	mov	r3, r5
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	4543      	cmp	r3, r8
 8007d5e:	d321      	bcc.n	8007da4 <__multiply+0x98>
 8007d60:	f104 0314 	add.w	r3, r4, #20
 8007d64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007d68:	f109 0314 	add.w	r3, r9, #20
 8007d6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007d70:	9202      	str	r2, [sp, #8]
 8007d72:	1b3a      	subs	r2, r7, r4
 8007d74:	3a15      	subs	r2, #21
 8007d76:	f022 0203 	bic.w	r2, r2, #3
 8007d7a:	3204      	adds	r2, #4
 8007d7c:	f104 0115 	add.w	r1, r4, #21
 8007d80:	428f      	cmp	r7, r1
 8007d82:	bf38      	it	cc
 8007d84:	2204      	movcc	r2, #4
 8007d86:	9201      	str	r2, [sp, #4]
 8007d88:	9a02      	ldr	r2, [sp, #8]
 8007d8a:	9303      	str	r3, [sp, #12]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d80c      	bhi.n	8007daa <__multiply+0x9e>
 8007d90:	2e00      	cmp	r6, #0
 8007d92:	dd03      	ble.n	8007d9c <__multiply+0x90>
 8007d94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d05a      	beq.n	8007e52 <__multiply+0x146>
 8007d9c:	6106      	str	r6, [r0, #16]
 8007d9e:	b005      	add	sp, #20
 8007da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007da4:	f843 2b04 	str.w	r2, [r3], #4
 8007da8:	e7d8      	b.n	8007d5c <__multiply+0x50>
 8007daa:	f8b3 a000 	ldrh.w	sl, [r3]
 8007dae:	f1ba 0f00 	cmp.w	sl, #0
 8007db2:	d024      	beq.n	8007dfe <__multiply+0xf2>
 8007db4:	f104 0e14 	add.w	lr, r4, #20
 8007db8:	46a9      	mov	r9, r5
 8007dba:	f04f 0c00 	mov.w	ip, #0
 8007dbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007dc2:	f8d9 1000 	ldr.w	r1, [r9]
 8007dc6:	fa1f fb82 	uxth.w	fp, r2
 8007dca:	b289      	uxth	r1, r1
 8007dcc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007dd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007dd4:	f8d9 2000 	ldr.w	r2, [r9]
 8007dd8:	4461      	add	r1, ip
 8007dda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007dde:	fb0a c20b 	mla	r2, sl, fp, ip
 8007de2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007de6:	b289      	uxth	r1, r1
 8007de8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007dec:	4577      	cmp	r7, lr
 8007dee:	f849 1b04 	str.w	r1, [r9], #4
 8007df2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007df6:	d8e2      	bhi.n	8007dbe <__multiply+0xb2>
 8007df8:	9a01      	ldr	r2, [sp, #4]
 8007dfa:	f845 c002 	str.w	ip, [r5, r2]
 8007dfe:	9a03      	ldr	r2, [sp, #12]
 8007e00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e04:	3304      	adds	r3, #4
 8007e06:	f1b9 0f00 	cmp.w	r9, #0
 8007e0a:	d020      	beq.n	8007e4e <__multiply+0x142>
 8007e0c:	6829      	ldr	r1, [r5, #0]
 8007e0e:	f104 0c14 	add.w	ip, r4, #20
 8007e12:	46ae      	mov	lr, r5
 8007e14:	f04f 0a00 	mov.w	sl, #0
 8007e18:	f8bc b000 	ldrh.w	fp, [ip]
 8007e1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e20:	fb09 220b 	mla	r2, r9, fp, r2
 8007e24:	4492      	add	sl, r2
 8007e26:	b289      	uxth	r1, r1
 8007e28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007e2c:	f84e 1b04 	str.w	r1, [lr], #4
 8007e30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007e34:	f8be 1000 	ldrh.w	r1, [lr]
 8007e38:	0c12      	lsrs	r2, r2, #16
 8007e3a:	fb09 1102 	mla	r1, r9, r2, r1
 8007e3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007e42:	4567      	cmp	r7, ip
 8007e44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e48:	d8e6      	bhi.n	8007e18 <__multiply+0x10c>
 8007e4a:	9a01      	ldr	r2, [sp, #4]
 8007e4c:	50a9      	str	r1, [r5, r2]
 8007e4e:	3504      	adds	r5, #4
 8007e50:	e79a      	b.n	8007d88 <__multiply+0x7c>
 8007e52:	3e01      	subs	r6, #1
 8007e54:	e79c      	b.n	8007d90 <__multiply+0x84>
 8007e56:	bf00      	nop
 8007e58:	080096b0 	.word	0x080096b0
 8007e5c:	0800973c 	.word	0x0800973c

08007e60 <__pow5mult>:
 8007e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e64:	4615      	mov	r5, r2
 8007e66:	f012 0203 	ands.w	r2, r2, #3
 8007e6a:	4606      	mov	r6, r0
 8007e6c:	460f      	mov	r7, r1
 8007e6e:	d007      	beq.n	8007e80 <__pow5mult+0x20>
 8007e70:	4c25      	ldr	r4, [pc, #148]	; (8007f08 <__pow5mult+0xa8>)
 8007e72:	3a01      	subs	r2, #1
 8007e74:	2300      	movs	r3, #0
 8007e76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e7a:	f7ff fe51 	bl	8007b20 <__multadd>
 8007e7e:	4607      	mov	r7, r0
 8007e80:	10ad      	asrs	r5, r5, #2
 8007e82:	d03d      	beq.n	8007f00 <__pow5mult+0xa0>
 8007e84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007e86:	b97c      	cbnz	r4, 8007ea8 <__pow5mult+0x48>
 8007e88:	2010      	movs	r0, #16
 8007e8a:	f7ff fdbf 	bl	8007a0c <malloc>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	6270      	str	r0, [r6, #36]	; 0x24
 8007e92:	b928      	cbnz	r0, 8007ea0 <__pow5mult+0x40>
 8007e94:	4b1d      	ldr	r3, [pc, #116]	; (8007f0c <__pow5mult+0xac>)
 8007e96:	481e      	ldr	r0, [pc, #120]	; (8007f10 <__pow5mult+0xb0>)
 8007e98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007e9c:	f000 fd2a 	bl	80088f4 <__assert_func>
 8007ea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ea4:	6004      	str	r4, [r0, #0]
 8007ea6:	60c4      	str	r4, [r0, #12]
 8007ea8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007eac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007eb0:	b94c      	cbnz	r4, 8007ec6 <__pow5mult+0x66>
 8007eb2:	f240 2171 	movw	r1, #625	; 0x271
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	f7ff ff12 	bl	8007ce0 <__i2b>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	6003      	str	r3, [r0, #0]
 8007ec6:	f04f 0900 	mov.w	r9, #0
 8007eca:	07eb      	lsls	r3, r5, #31
 8007ecc:	d50a      	bpl.n	8007ee4 <__pow5mult+0x84>
 8007ece:	4639      	mov	r1, r7
 8007ed0:	4622      	mov	r2, r4
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	f7ff ff1a 	bl	8007d0c <__multiply>
 8007ed8:	4639      	mov	r1, r7
 8007eda:	4680      	mov	r8, r0
 8007edc:	4630      	mov	r0, r6
 8007ede:	f7ff fdfd 	bl	8007adc <_Bfree>
 8007ee2:	4647      	mov	r7, r8
 8007ee4:	106d      	asrs	r5, r5, #1
 8007ee6:	d00b      	beq.n	8007f00 <__pow5mult+0xa0>
 8007ee8:	6820      	ldr	r0, [r4, #0]
 8007eea:	b938      	cbnz	r0, 8007efc <__pow5mult+0x9c>
 8007eec:	4622      	mov	r2, r4
 8007eee:	4621      	mov	r1, r4
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	f7ff ff0b 	bl	8007d0c <__multiply>
 8007ef6:	6020      	str	r0, [r4, #0]
 8007ef8:	f8c0 9000 	str.w	r9, [r0]
 8007efc:	4604      	mov	r4, r0
 8007efe:	e7e4      	b.n	8007eca <__pow5mult+0x6a>
 8007f00:	4638      	mov	r0, r7
 8007f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f06:	bf00      	nop
 8007f08:	08009888 	.word	0x08009888
 8007f0c:	0800963e 	.word	0x0800963e
 8007f10:	0800973c 	.word	0x0800973c

08007f14 <__lshift>:
 8007f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f18:	460c      	mov	r4, r1
 8007f1a:	6849      	ldr	r1, [r1, #4]
 8007f1c:	6923      	ldr	r3, [r4, #16]
 8007f1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f22:	68a3      	ldr	r3, [r4, #8]
 8007f24:	4607      	mov	r7, r0
 8007f26:	4691      	mov	r9, r2
 8007f28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f2c:	f108 0601 	add.w	r6, r8, #1
 8007f30:	42b3      	cmp	r3, r6
 8007f32:	db0b      	blt.n	8007f4c <__lshift+0x38>
 8007f34:	4638      	mov	r0, r7
 8007f36:	f7ff fd91 	bl	8007a5c <_Balloc>
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	b948      	cbnz	r0, 8007f52 <__lshift+0x3e>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	4b2a      	ldr	r3, [pc, #168]	; (8007fec <__lshift+0xd8>)
 8007f42:	482b      	ldr	r0, [pc, #172]	; (8007ff0 <__lshift+0xdc>)
 8007f44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007f48:	f000 fcd4 	bl	80088f4 <__assert_func>
 8007f4c:	3101      	adds	r1, #1
 8007f4e:	005b      	lsls	r3, r3, #1
 8007f50:	e7ee      	b.n	8007f30 <__lshift+0x1c>
 8007f52:	2300      	movs	r3, #0
 8007f54:	f100 0114 	add.w	r1, r0, #20
 8007f58:	f100 0210 	add.w	r2, r0, #16
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	4553      	cmp	r3, sl
 8007f60:	db37      	blt.n	8007fd2 <__lshift+0xbe>
 8007f62:	6920      	ldr	r0, [r4, #16]
 8007f64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f68:	f104 0314 	add.w	r3, r4, #20
 8007f6c:	f019 091f 	ands.w	r9, r9, #31
 8007f70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007f78:	d02f      	beq.n	8007fda <__lshift+0xc6>
 8007f7a:	f1c9 0e20 	rsb	lr, r9, #32
 8007f7e:	468a      	mov	sl, r1
 8007f80:	f04f 0c00 	mov.w	ip, #0
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	fa02 f209 	lsl.w	r2, r2, r9
 8007f8a:	ea42 020c 	orr.w	r2, r2, ip
 8007f8e:	f84a 2b04 	str.w	r2, [sl], #4
 8007f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f96:	4298      	cmp	r0, r3
 8007f98:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007f9c:	d8f2      	bhi.n	8007f84 <__lshift+0x70>
 8007f9e:	1b03      	subs	r3, r0, r4
 8007fa0:	3b15      	subs	r3, #21
 8007fa2:	f023 0303 	bic.w	r3, r3, #3
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	f104 0215 	add.w	r2, r4, #21
 8007fac:	4290      	cmp	r0, r2
 8007fae:	bf38      	it	cc
 8007fb0:	2304      	movcc	r3, #4
 8007fb2:	f841 c003 	str.w	ip, [r1, r3]
 8007fb6:	f1bc 0f00 	cmp.w	ip, #0
 8007fba:	d001      	beq.n	8007fc0 <__lshift+0xac>
 8007fbc:	f108 0602 	add.w	r6, r8, #2
 8007fc0:	3e01      	subs	r6, #1
 8007fc2:	4638      	mov	r0, r7
 8007fc4:	612e      	str	r6, [r5, #16]
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	f7ff fd88 	bl	8007adc <_Bfree>
 8007fcc:	4628      	mov	r0, r5
 8007fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	e7c1      	b.n	8007f5e <__lshift+0x4a>
 8007fda:	3904      	subs	r1, #4
 8007fdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fe0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007fe4:	4298      	cmp	r0, r3
 8007fe6:	d8f9      	bhi.n	8007fdc <__lshift+0xc8>
 8007fe8:	e7ea      	b.n	8007fc0 <__lshift+0xac>
 8007fea:	bf00      	nop
 8007fec:	080096b0 	.word	0x080096b0
 8007ff0:	0800973c 	.word	0x0800973c

08007ff4 <__mcmp>:
 8007ff4:	b530      	push	{r4, r5, lr}
 8007ff6:	6902      	ldr	r2, [r0, #16]
 8007ff8:	690c      	ldr	r4, [r1, #16]
 8007ffa:	1b12      	subs	r2, r2, r4
 8007ffc:	d10e      	bne.n	800801c <__mcmp+0x28>
 8007ffe:	f100 0314 	add.w	r3, r0, #20
 8008002:	3114      	adds	r1, #20
 8008004:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008008:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800800c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008010:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008014:	42a5      	cmp	r5, r4
 8008016:	d003      	beq.n	8008020 <__mcmp+0x2c>
 8008018:	d305      	bcc.n	8008026 <__mcmp+0x32>
 800801a:	2201      	movs	r2, #1
 800801c:	4610      	mov	r0, r2
 800801e:	bd30      	pop	{r4, r5, pc}
 8008020:	4283      	cmp	r3, r0
 8008022:	d3f3      	bcc.n	800800c <__mcmp+0x18>
 8008024:	e7fa      	b.n	800801c <__mcmp+0x28>
 8008026:	f04f 32ff 	mov.w	r2, #4294967295
 800802a:	e7f7      	b.n	800801c <__mcmp+0x28>

0800802c <__mdiff>:
 800802c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008030:	460c      	mov	r4, r1
 8008032:	4606      	mov	r6, r0
 8008034:	4611      	mov	r1, r2
 8008036:	4620      	mov	r0, r4
 8008038:	4690      	mov	r8, r2
 800803a:	f7ff ffdb 	bl	8007ff4 <__mcmp>
 800803e:	1e05      	subs	r5, r0, #0
 8008040:	d110      	bne.n	8008064 <__mdiff+0x38>
 8008042:	4629      	mov	r1, r5
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff fd09 	bl	8007a5c <_Balloc>
 800804a:	b930      	cbnz	r0, 800805a <__mdiff+0x2e>
 800804c:	4b3a      	ldr	r3, [pc, #232]	; (8008138 <__mdiff+0x10c>)
 800804e:	4602      	mov	r2, r0
 8008050:	f240 2132 	movw	r1, #562	; 0x232
 8008054:	4839      	ldr	r0, [pc, #228]	; (800813c <__mdiff+0x110>)
 8008056:	f000 fc4d 	bl	80088f4 <__assert_func>
 800805a:	2301      	movs	r3, #1
 800805c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008060:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008064:	bfa4      	itt	ge
 8008066:	4643      	movge	r3, r8
 8008068:	46a0      	movge	r8, r4
 800806a:	4630      	mov	r0, r6
 800806c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008070:	bfa6      	itte	ge
 8008072:	461c      	movge	r4, r3
 8008074:	2500      	movge	r5, #0
 8008076:	2501      	movlt	r5, #1
 8008078:	f7ff fcf0 	bl	8007a5c <_Balloc>
 800807c:	b920      	cbnz	r0, 8008088 <__mdiff+0x5c>
 800807e:	4b2e      	ldr	r3, [pc, #184]	; (8008138 <__mdiff+0x10c>)
 8008080:	4602      	mov	r2, r0
 8008082:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008086:	e7e5      	b.n	8008054 <__mdiff+0x28>
 8008088:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800808c:	6926      	ldr	r6, [r4, #16]
 800808e:	60c5      	str	r5, [r0, #12]
 8008090:	f104 0914 	add.w	r9, r4, #20
 8008094:	f108 0514 	add.w	r5, r8, #20
 8008098:	f100 0e14 	add.w	lr, r0, #20
 800809c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80080a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80080a4:	f108 0210 	add.w	r2, r8, #16
 80080a8:	46f2      	mov	sl, lr
 80080aa:	2100      	movs	r1, #0
 80080ac:	f859 3b04 	ldr.w	r3, [r9], #4
 80080b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80080b4:	fa1f f883 	uxth.w	r8, r3
 80080b8:	fa11 f18b 	uxtah	r1, r1, fp
 80080bc:	0c1b      	lsrs	r3, r3, #16
 80080be:	eba1 0808 	sub.w	r8, r1, r8
 80080c2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80080c6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80080ca:	fa1f f888 	uxth.w	r8, r8
 80080ce:	1419      	asrs	r1, r3, #16
 80080d0:	454e      	cmp	r6, r9
 80080d2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80080d6:	f84a 3b04 	str.w	r3, [sl], #4
 80080da:	d8e7      	bhi.n	80080ac <__mdiff+0x80>
 80080dc:	1b33      	subs	r3, r6, r4
 80080de:	3b15      	subs	r3, #21
 80080e0:	f023 0303 	bic.w	r3, r3, #3
 80080e4:	3304      	adds	r3, #4
 80080e6:	3415      	adds	r4, #21
 80080e8:	42a6      	cmp	r6, r4
 80080ea:	bf38      	it	cc
 80080ec:	2304      	movcc	r3, #4
 80080ee:	441d      	add	r5, r3
 80080f0:	4473      	add	r3, lr
 80080f2:	469e      	mov	lr, r3
 80080f4:	462e      	mov	r6, r5
 80080f6:	4566      	cmp	r6, ip
 80080f8:	d30e      	bcc.n	8008118 <__mdiff+0xec>
 80080fa:	f10c 0203 	add.w	r2, ip, #3
 80080fe:	1b52      	subs	r2, r2, r5
 8008100:	f022 0203 	bic.w	r2, r2, #3
 8008104:	3d03      	subs	r5, #3
 8008106:	45ac      	cmp	ip, r5
 8008108:	bf38      	it	cc
 800810a:	2200      	movcc	r2, #0
 800810c:	441a      	add	r2, r3
 800810e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008112:	b17b      	cbz	r3, 8008134 <__mdiff+0x108>
 8008114:	6107      	str	r7, [r0, #16]
 8008116:	e7a3      	b.n	8008060 <__mdiff+0x34>
 8008118:	f856 8b04 	ldr.w	r8, [r6], #4
 800811c:	fa11 f288 	uxtah	r2, r1, r8
 8008120:	1414      	asrs	r4, r2, #16
 8008122:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008126:	b292      	uxth	r2, r2
 8008128:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800812c:	f84e 2b04 	str.w	r2, [lr], #4
 8008130:	1421      	asrs	r1, r4, #16
 8008132:	e7e0      	b.n	80080f6 <__mdiff+0xca>
 8008134:	3f01      	subs	r7, #1
 8008136:	e7ea      	b.n	800810e <__mdiff+0xe2>
 8008138:	080096b0 	.word	0x080096b0
 800813c:	0800973c 	.word	0x0800973c

08008140 <__ulp>:
 8008140:	b082      	sub	sp, #8
 8008142:	ed8d 0b00 	vstr	d0, [sp]
 8008146:	9b01      	ldr	r3, [sp, #4]
 8008148:	4912      	ldr	r1, [pc, #72]	; (8008194 <__ulp+0x54>)
 800814a:	4019      	ands	r1, r3
 800814c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008150:	2900      	cmp	r1, #0
 8008152:	dd05      	ble.n	8008160 <__ulp+0x20>
 8008154:	2200      	movs	r2, #0
 8008156:	460b      	mov	r3, r1
 8008158:	ec43 2b10 	vmov	d0, r2, r3
 800815c:	b002      	add	sp, #8
 800815e:	4770      	bx	lr
 8008160:	4249      	negs	r1, r1
 8008162:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008166:	ea4f 5021 	mov.w	r0, r1, asr #20
 800816a:	f04f 0200 	mov.w	r2, #0
 800816e:	f04f 0300 	mov.w	r3, #0
 8008172:	da04      	bge.n	800817e <__ulp+0x3e>
 8008174:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008178:	fa41 f300 	asr.w	r3, r1, r0
 800817c:	e7ec      	b.n	8008158 <__ulp+0x18>
 800817e:	f1a0 0114 	sub.w	r1, r0, #20
 8008182:	291e      	cmp	r1, #30
 8008184:	bfda      	itte	le
 8008186:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800818a:	fa20 f101 	lsrle.w	r1, r0, r1
 800818e:	2101      	movgt	r1, #1
 8008190:	460a      	mov	r2, r1
 8008192:	e7e1      	b.n	8008158 <__ulp+0x18>
 8008194:	7ff00000 	.word	0x7ff00000

08008198 <__b2d>:
 8008198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819a:	6905      	ldr	r5, [r0, #16]
 800819c:	f100 0714 	add.w	r7, r0, #20
 80081a0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80081a4:	1f2e      	subs	r6, r5, #4
 80081a6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80081aa:	4620      	mov	r0, r4
 80081ac:	f7ff fd48 	bl	8007c40 <__hi0bits>
 80081b0:	f1c0 0320 	rsb	r3, r0, #32
 80081b4:	280a      	cmp	r0, #10
 80081b6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008234 <__b2d+0x9c>
 80081ba:	600b      	str	r3, [r1, #0]
 80081bc:	dc14      	bgt.n	80081e8 <__b2d+0x50>
 80081be:	f1c0 0e0b 	rsb	lr, r0, #11
 80081c2:	fa24 f10e 	lsr.w	r1, r4, lr
 80081c6:	42b7      	cmp	r7, r6
 80081c8:	ea41 030c 	orr.w	r3, r1, ip
 80081cc:	bf34      	ite	cc
 80081ce:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80081d2:	2100      	movcs	r1, #0
 80081d4:	3015      	adds	r0, #21
 80081d6:	fa04 f000 	lsl.w	r0, r4, r0
 80081da:	fa21 f10e 	lsr.w	r1, r1, lr
 80081de:	ea40 0201 	orr.w	r2, r0, r1
 80081e2:	ec43 2b10 	vmov	d0, r2, r3
 80081e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081e8:	42b7      	cmp	r7, r6
 80081ea:	bf3a      	itte	cc
 80081ec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80081f0:	f1a5 0608 	subcc.w	r6, r5, #8
 80081f4:	2100      	movcs	r1, #0
 80081f6:	380b      	subs	r0, #11
 80081f8:	d017      	beq.n	800822a <__b2d+0x92>
 80081fa:	f1c0 0c20 	rsb	ip, r0, #32
 80081fe:	fa04 f500 	lsl.w	r5, r4, r0
 8008202:	42be      	cmp	r6, r7
 8008204:	fa21 f40c 	lsr.w	r4, r1, ip
 8008208:	ea45 0504 	orr.w	r5, r5, r4
 800820c:	bf8c      	ite	hi
 800820e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008212:	2400      	movls	r4, #0
 8008214:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008218:	fa01 f000 	lsl.w	r0, r1, r0
 800821c:	fa24 f40c 	lsr.w	r4, r4, ip
 8008220:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008224:	ea40 0204 	orr.w	r2, r0, r4
 8008228:	e7db      	b.n	80081e2 <__b2d+0x4a>
 800822a:	ea44 030c 	orr.w	r3, r4, ip
 800822e:	460a      	mov	r2, r1
 8008230:	e7d7      	b.n	80081e2 <__b2d+0x4a>
 8008232:	bf00      	nop
 8008234:	3ff00000 	.word	0x3ff00000

08008238 <__d2b>:
 8008238:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800823c:	4689      	mov	r9, r1
 800823e:	2101      	movs	r1, #1
 8008240:	ec57 6b10 	vmov	r6, r7, d0
 8008244:	4690      	mov	r8, r2
 8008246:	f7ff fc09 	bl	8007a5c <_Balloc>
 800824a:	4604      	mov	r4, r0
 800824c:	b930      	cbnz	r0, 800825c <__d2b+0x24>
 800824e:	4602      	mov	r2, r0
 8008250:	4b25      	ldr	r3, [pc, #148]	; (80082e8 <__d2b+0xb0>)
 8008252:	4826      	ldr	r0, [pc, #152]	; (80082ec <__d2b+0xb4>)
 8008254:	f240 310a 	movw	r1, #778	; 0x30a
 8008258:	f000 fb4c 	bl	80088f4 <__assert_func>
 800825c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008260:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008264:	bb35      	cbnz	r5, 80082b4 <__d2b+0x7c>
 8008266:	2e00      	cmp	r6, #0
 8008268:	9301      	str	r3, [sp, #4]
 800826a:	d028      	beq.n	80082be <__d2b+0x86>
 800826c:	4668      	mov	r0, sp
 800826e:	9600      	str	r6, [sp, #0]
 8008270:	f7ff fd06 	bl	8007c80 <__lo0bits>
 8008274:	9900      	ldr	r1, [sp, #0]
 8008276:	b300      	cbz	r0, 80082ba <__d2b+0x82>
 8008278:	9a01      	ldr	r2, [sp, #4]
 800827a:	f1c0 0320 	rsb	r3, r0, #32
 800827e:	fa02 f303 	lsl.w	r3, r2, r3
 8008282:	430b      	orrs	r3, r1
 8008284:	40c2      	lsrs	r2, r0
 8008286:	6163      	str	r3, [r4, #20]
 8008288:	9201      	str	r2, [sp, #4]
 800828a:	9b01      	ldr	r3, [sp, #4]
 800828c:	61a3      	str	r3, [r4, #24]
 800828e:	2b00      	cmp	r3, #0
 8008290:	bf14      	ite	ne
 8008292:	2202      	movne	r2, #2
 8008294:	2201      	moveq	r2, #1
 8008296:	6122      	str	r2, [r4, #16]
 8008298:	b1d5      	cbz	r5, 80082d0 <__d2b+0x98>
 800829a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800829e:	4405      	add	r5, r0
 80082a0:	f8c9 5000 	str.w	r5, [r9]
 80082a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80082a8:	f8c8 0000 	str.w	r0, [r8]
 80082ac:	4620      	mov	r0, r4
 80082ae:	b003      	add	sp, #12
 80082b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082b8:	e7d5      	b.n	8008266 <__d2b+0x2e>
 80082ba:	6161      	str	r1, [r4, #20]
 80082bc:	e7e5      	b.n	800828a <__d2b+0x52>
 80082be:	a801      	add	r0, sp, #4
 80082c0:	f7ff fcde 	bl	8007c80 <__lo0bits>
 80082c4:	9b01      	ldr	r3, [sp, #4]
 80082c6:	6163      	str	r3, [r4, #20]
 80082c8:	2201      	movs	r2, #1
 80082ca:	6122      	str	r2, [r4, #16]
 80082cc:	3020      	adds	r0, #32
 80082ce:	e7e3      	b.n	8008298 <__d2b+0x60>
 80082d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80082d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80082d8:	f8c9 0000 	str.w	r0, [r9]
 80082dc:	6918      	ldr	r0, [r3, #16]
 80082de:	f7ff fcaf 	bl	8007c40 <__hi0bits>
 80082e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80082e6:	e7df      	b.n	80082a8 <__d2b+0x70>
 80082e8:	080096b0 	.word	0x080096b0
 80082ec:	0800973c 	.word	0x0800973c

080082f0 <__ratio>:
 80082f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	4688      	mov	r8, r1
 80082f6:	4669      	mov	r1, sp
 80082f8:	4681      	mov	r9, r0
 80082fa:	f7ff ff4d 	bl	8008198 <__b2d>
 80082fe:	a901      	add	r1, sp, #4
 8008300:	4640      	mov	r0, r8
 8008302:	ec55 4b10 	vmov	r4, r5, d0
 8008306:	ee10 aa10 	vmov	sl, s0
 800830a:	f7ff ff45 	bl	8008198 <__b2d>
 800830e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008312:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8008316:	1a59      	subs	r1, r3, r1
 8008318:	e9dd 2300 	ldrd	r2, r3, [sp]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008322:	ec57 6b10 	vmov	r6, r7, d0
 8008326:	2b00      	cmp	r3, #0
 8008328:	bfd6      	itet	le
 800832a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800832e:	462a      	movgt	r2, r5
 8008330:	463a      	movle	r2, r7
 8008332:	46ab      	mov	fp, r5
 8008334:	bfd6      	itet	le
 8008336:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800833a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800833e:	ee00 3a90 	vmovle	s1, r3
 8008342:	ec4b ab17 	vmov	d7, sl, fp
 8008346:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800834a:	b003      	add	sp, #12
 800834c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008350 <__copybits>:
 8008350:	3901      	subs	r1, #1
 8008352:	b570      	push	{r4, r5, r6, lr}
 8008354:	1149      	asrs	r1, r1, #5
 8008356:	6914      	ldr	r4, [r2, #16]
 8008358:	3101      	adds	r1, #1
 800835a:	f102 0314 	add.w	r3, r2, #20
 800835e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008362:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008366:	1f05      	subs	r5, r0, #4
 8008368:	42a3      	cmp	r3, r4
 800836a:	d30c      	bcc.n	8008386 <__copybits+0x36>
 800836c:	1aa3      	subs	r3, r4, r2
 800836e:	3b11      	subs	r3, #17
 8008370:	f023 0303 	bic.w	r3, r3, #3
 8008374:	3211      	adds	r2, #17
 8008376:	42a2      	cmp	r2, r4
 8008378:	bf88      	it	hi
 800837a:	2300      	movhi	r3, #0
 800837c:	4418      	add	r0, r3
 800837e:	2300      	movs	r3, #0
 8008380:	4288      	cmp	r0, r1
 8008382:	d305      	bcc.n	8008390 <__copybits+0x40>
 8008384:	bd70      	pop	{r4, r5, r6, pc}
 8008386:	f853 6b04 	ldr.w	r6, [r3], #4
 800838a:	f845 6f04 	str.w	r6, [r5, #4]!
 800838e:	e7eb      	b.n	8008368 <__copybits+0x18>
 8008390:	f840 3b04 	str.w	r3, [r0], #4
 8008394:	e7f4      	b.n	8008380 <__copybits+0x30>

08008396 <__any_on>:
 8008396:	f100 0214 	add.w	r2, r0, #20
 800839a:	6900      	ldr	r0, [r0, #16]
 800839c:	114b      	asrs	r3, r1, #5
 800839e:	4298      	cmp	r0, r3
 80083a0:	b510      	push	{r4, lr}
 80083a2:	db11      	blt.n	80083c8 <__any_on+0x32>
 80083a4:	dd0a      	ble.n	80083bc <__any_on+0x26>
 80083a6:	f011 011f 	ands.w	r1, r1, #31
 80083aa:	d007      	beq.n	80083bc <__any_on+0x26>
 80083ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80083b0:	fa24 f001 	lsr.w	r0, r4, r1
 80083b4:	fa00 f101 	lsl.w	r1, r0, r1
 80083b8:	428c      	cmp	r4, r1
 80083ba:	d10b      	bne.n	80083d4 <__any_on+0x3e>
 80083bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d803      	bhi.n	80083cc <__any_on+0x36>
 80083c4:	2000      	movs	r0, #0
 80083c6:	bd10      	pop	{r4, pc}
 80083c8:	4603      	mov	r3, r0
 80083ca:	e7f7      	b.n	80083bc <__any_on+0x26>
 80083cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083d0:	2900      	cmp	r1, #0
 80083d2:	d0f5      	beq.n	80083c0 <__any_on+0x2a>
 80083d4:	2001      	movs	r0, #1
 80083d6:	e7f6      	b.n	80083c6 <__any_on+0x30>

080083d8 <_calloc_r>:
 80083d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083da:	fba1 2402 	umull	r2, r4, r1, r2
 80083de:	b94c      	cbnz	r4, 80083f4 <_calloc_r+0x1c>
 80083e0:	4611      	mov	r1, r2
 80083e2:	9201      	str	r2, [sp, #4]
 80083e4:	f000 f87a 	bl	80084dc <_malloc_r>
 80083e8:	9a01      	ldr	r2, [sp, #4]
 80083ea:	4605      	mov	r5, r0
 80083ec:	b930      	cbnz	r0, 80083fc <_calloc_r+0x24>
 80083ee:	4628      	mov	r0, r5
 80083f0:	b003      	add	sp, #12
 80083f2:	bd30      	pop	{r4, r5, pc}
 80083f4:	220c      	movs	r2, #12
 80083f6:	6002      	str	r2, [r0, #0]
 80083f8:	2500      	movs	r5, #0
 80083fa:	e7f8      	b.n	80083ee <_calloc_r+0x16>
 80083fc:	4621      	mov	r1, r4
 80083fe:	f7fc fcc7 	bl	8004d90 <memset>
 8008402:	e7f4      	b.n	80083ee <_calloc_r+0x16>

08008404 <_free_r>:
 8008404:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008406:	2900      	cmp	r1, #0
 8008408:	d044      	beq.n	8008494 <_free_r+0x90>
 800840a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800840e:	9001      	str	r0, [sp, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	f1a1 0404 	sub.w	r4, r1, #4
 8008416:	bfb8      	it	lt
 8008418:	18e4      	addlt	r4, r4, r3
 800841a:	f000 fab5 	bl	8008988 <__malloc_lock>
 800841e:	4a1e      	ldr	r2, [pc, #120]	; (8008498 <_free_r+0x94>)
 8008420:	9801      	ldr	r0, [sp, #4]
 8008422:	6813      	ldr	r3, [r2, #0]
 8008424:	b933      	cbnz	r3, 8008434 <_free_r+0x30>
 8008426:	6063      	str	r3, [r4, #4]
 8008428:	6014      	str	r4, [r2, #0]
 800842a:	b003      	add	sp, #12
 800842c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008430:	f000 bab0 	b.w	8008994 <__malloc_unlock>
 8008434:	42a3      	cmp	r3, r4
 8008436:	d908      	bls.n	800844a <_free_r+0x46>
 8008438:	6825      	ldr	r5, [r4, #0]
 800843a:	1961      	adds	r1, r4, r5
 800843c:	428b      	cmp	r3, r1
 800843e:	bf01      	itttt	eq
 8008440:	6819      	ldreq	r1, [r3, #0]
 8008442:	685b      	ldreq	r3, [r3, #4]
 8008444:	1949      	addeq	r1, r1, r5
 8008446:	6021      	streq	r1, [r4, #0]
 8008448:	e7ed      	b.n	8008426 <_free_r+0x22>
 800844a:	461a      	mov	r2, r3
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	b10b      	cbz	r3, 8008454 <_free_r+0x50>
 8008450:	42a3      	cmp	r3, r4
 8008452:	d9fa      	bls.n	800844a <_free_r+0x46>
 8008454:	6811      	ldr	r1, [r2, #0]
 8008456:	1855      	adds	r5, r2, r1
 8008458:	42a5      	cmp	r5, r4
 800845a:	d10b      	bne.n	8008474 <_free_r+0x70>
 800845c:	6824      	ldr	r4, [r4, #0]
 800845e:	4421      	add	r1, r4
 8008460:	1854      	adds	r4, r2, r1
 8008462:	42a3      	cmp	r3, r4
 8008464:	6011      	str	r1, [r2, #0]
 8008466:	d1e0      	bne.n	800842a <_free_r+0x26>
 8008468:	681c      	ldr	r4, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	6053      	str	r3, [r2, #4]
 800846e:	4421      	add	r1, r4
 8008470:	6011      	str	r1, [r2, #0]
 8008472:	e7da      	b.n	800842a <_free_r+0x26>
 8008474:	d902      	bls.n	800847c <_free_r+0x78>
 8008476:	230c      	movs	r3, #12
 8008478:	6003      	str	r3, [r0, #0]
 800847a:	e7d6      	b.n	800842a <_free_r+0x26>
 800847c:	6825      	ldr	r5, [r4, #0]
 800847e:	1961      	adds	r1, r4, r5
 8008480:	428b      	cmp	r3, r1
 8008482:	bf04      	itt	eq
 8008484:	6819      	ldreq	r1, [r3, #0]
 8008486:	685b      	ldreq	r3, [r3, #4]
 8008488:	6063      	str	r3, [r4, #4]
 800848a:	bf04      	itt	eq
 800848c:	1949      	addeq	r1, r1, r5
 800848e:	6021      	streq	r1, [r4, #0]
 8008490:	6054      	str	r4, [r2, #4]
 8008492:	e7ca      	b.n	800842a <_free_r+0x26>
 8008494:	b003      	add	sp, #12
 8008496:	bd30      	pop	{r4, r5, pc}
 8008498:	20000418 	.word	0x20000418

0800849c <sbrk_aligned>:
 800849c:	b570      	push	{r4, r5, r6, lr}
 800849e:	4e0e      	ldr	r6, [pc, #56]	; (80084d8 <sbrk_aligned+0x3c>)
 80084a0:	460c      	mov	r4, r1
 80084a2:	6831      	ldr	r1, [r6, #0]
 80084a4:	4605      	mov	r5, r0
 80084a6:	b911      	cbnz	r1, 80084ae <sbrk_aligned+0x12>
 80084a8:	f000 f9f2 	bl	8008890 <_sbrk_r>
 80084ac:	6030      	str	r0, [r6, #0]
 80084ae:	4621      	mov	r1, r4
 80084b0:	4628      	mov	r0, r5
 80084b2:	f000 f9ed 	bl	8008890 <_sbrk_r>
 80084b6:	1c43      	adds	r3, r0, #1
 80084b8:	d00a      	beq.n	80084d0 <sbrk_aligned+0x34>
 80084ba:	1cc4      	adds	r4, r0, #3
 80084bc:	f024 0403 	bic.w	r4, r4, #3
 80084c0:	42a0      	cmp	r0, r4
 80084c2:	d007      	beq.n	80084d4 <sbrk_aligned+0x38>
 80084c4:	1a21      	subs	r1, r4, r0
 80084c6:	4628      	mov	r0, r5
 80084c8:	f000 f9e2 	bl	8008890 <_sbrk_r>
 80084cc:	3001      	adds	r0, #1
 80084ce:	d101      	bne.n	80084d4 <sbrk_aligned+0x38>
 80084d0:	f04f 34ff 	mov.w	r4, #4294967295
 80084d4:	4620      	mov	r0, r4
 80084d6:	bd70      	pop	{r4, r5, r6, pc}
 80084d8:	2000041c 	.word	0x2000041c

080084dc <_malloc_r>:
 80084dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084e0:	1ccd      	adds	r5, r1, #3
 80084e2:	f025 0503 	bic.w	r5, r5, #3
 80084e6:	3508      	adds	r5, #8
 80084e8:	2d0c      	cmp	r5, #12
 80084ea:	bf38      	it	cc
 80084ec:	250c      	movcc	r5, #12
 80084ee:	2d00      	cmp	r5, #0
 80084f0:	4607      	mov	r7, r0
 80084f2:	db01      	blt.n	80084f8 <_malloc_r+0x1c>
 80084f4:	42a9      	cmp	r1, r5
 80084f6:	d905      	bls.n	8008504 <_malloc_r+0x28>
 80084f8:	230c      	movs	r3, #12
 80084fa:	603b      	str	r3, [r7, #0]
 80084fc:	2600      	movs	r6, #0
 80084fe:	4630      	mov	r0, r6
 8008500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008504:	4e2e      	ldr	r6, [pc, #184]	; (80085c0 <_malloc_r+0xe4>)
 8008506:	f000 fa3f 	bl	8008988 <__malloc_lock>
 800850a:	6833      	ldr	r3, [r6, #0]
 800850c:	461c      	mov	r4, r3
 800850e:	bb34      	cbnz	r4, 800855e <_malloc_r+0x82>
 8008510:	4629      	mov	r1, r5
 8008512:	4638      	mov	r0, r7
 8008514:	f7ff ffc2 	bl	800849c <sbrk_aligned>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	4604      	mov	r4, r0
 800851c:	d14d      	bne.n	80085ba <_malloc_r+0xde>
 800851e:	6834      	ldr	r4, [r6, #0]
 8008520:	4626      	mov	r6, r4
 8008522:	2e00      	cmp	r6, #0
 8008524:	d140      	bne.n	80085a8 <_malloc_r+0xcc>
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	4631      	mov	r1, r6
 800852a:	4638      	mov	r0, r7
 800852c:	eb04 0803 	add.w	r8, r4, r3
 8008530:	f000 f9ae 	bl	8008890 <_sbrk_r>
 8008534:	4580      	cmp	r8, r0
 8008536:	d13a      	bne.n	80085ae <_malloc_r+0xd2>
 8008538:	6821      	ldr	r1, [r4, #0]
 800853a:	3503      	adds	r5, #3
 800853c:	1a6d      	subs	r5, r5, r1
 800853e:	f025 0503 	bic.w	r5, r5, #3
 8008542:	3508      	adds	r5, #8
 8008544:	2d0c      	cmp	r5, #12
 8008546:	bf38      	it	cc
 8008548:	250c      	movcc	r5, #12
 800854a:	4629      	mov	r1, r5
 800854c:	4638      	mov	r0, r7
 800854e:	f7ff ffa5 	bl	800849c <sbrk_aligned>
 8008552:	3001      	adds	r0, #1
 8008554:	d02b      	beq.n	80085ae <_malloc_r+0xd2>
 8008556:	6823      	ldr	r3, [r4, #0]
 8008558:	442b      	add	r3, r5
 800855a:	6023      	str	r3, [r4, #0]
 800855c:	e00e      	b.n	800857c <_malloc_r+0xa0>
 800855e:	6822      	ldr	r2, [r4, #0]
 8008560:	1b52      	subs	r2, r2, r5
 8008562:	d41e      	bmi.n	80085a2 <_malloc_r+0xc6>
 8008564:	2a0b      	cmp	r2, #11
 8008566:	d916      	bls.n	8008596 <_malloc_r+0xba>
 8008568:	1961      	adds	r1, r4, r5
 800856a:	42a3      	cmp	r3, r4
 800856c:	6025      	str	r5, [r4, #0]
 800856e:	bf18      	it	ne
 8008570:	6059      	strne	r1, [r3, #4]
 8008572:	6863      	ldr	r3, [r4, #4]
 8008574:	bf08      	it	eq
 8008576:	6031      	streq	r1, [r6, #0]
 8008578:	5162      	str	r2, [r4, r5]
 800857a:	604b      	str	r3, [r1, #4]
 800857c:	4638      	mov	r0, r7
 800857e:	f104 060b 	add.w	r6, r4, #11
 8008582:	f000 fa07 	bl	8008994 <__malloc_unlock>
 8008586:	f026 0607 	bic.w	r6, r6, #7
 800858a:	1d23      	adds	r3, r4, #4
 800858c:	1af2      	subs	r2, r6, r3
 800858e:	d0b6      	beq.n	80084fe <_malloc_r+0x22>
 8008590:	1b9b      	subs	r3, r3, r6
 8008592:	50a3      	str	r3, [r4, r2]
 8008594:	e7b3      	b.n	80084fe <_malloc_r+0x22>
 8008596:	6862      	ldr	r2, [r4, #4]
 8008598:	42a3      	cmp	r3, r4
 800859a:	bf0c      	ite	eq
 800859c:	6032      	streq	r2, [r6, #0]
 800859e:	605a      	strne	r2, [r3, #4]
 80085a0:	e7ec      	b.n	800857c <_malloc_r+0xa0>
 80085a2:	4623      	mov	r3, r4
 80085a4:	6864      	ldr	r4, [r4, #4]
 80085a6:	e7b2      	b.n	800850e <_malloc_r+0x32>
 80085a8:	4634      	mov	r4, r6
 80085aa:	6876      	ldr	r6, [r6, #4]
 80085ac:	e7b9      	b.n	8008522 <_malloc_r+0x46>
 80085ae:	230c      	movs	r3, #12
 80085b0:	603b      	str	r3, [r7, #0]
 80085b2:	4638      	mov	r0, r7
 80085b4:	f000 f9ee 	bl	8008994 <__malloc_unlock>
 80085b8:	e7a1      	b.n	80084fe <_malloc_r+0x22>
 80085ba:	6025      	str	r5, [r4, #0]
 80085bc:	e7de      	b.n	800857c <_malloc_r+0xa0>
 80085be:	bf00      	nop
 80085c0:	20000418 	.word	0x20000418

080085c4 <__ssputs_r>:
 80085c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c8:	688e      	ldr	r6, [r1, #8]
 80085ca:	429e      	cmp	r6, r3
 80085cc:	4682      	mov	sl, r0
 80085ce:	460c      	mov	r4, r1
 80085d0:	4690      	mov	r8, r2
 80085d2:	461f      	mov	r7, r3
 80085d4:	d838      	bhi.n	8008648 <__ssputs_r+0x84>
 80085d6:	898a      	ldrh	r2, [r1, #12]
 80085d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80085dc:	d032      	beq.n	8008644 <__ssputs_r+0x80>
 80085de:	6825      	ldr	r5, [r4, #0]
 80085e0:	6909      	ldr	r1, [r1, #16]
 80085e2:	eba5 0901 	sub.w	r9, r5, r1
 80085e6:	6965      	ldr	r5, [r4, #20]
 80085e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085f0:	3301      	adds	r3, #1
 80085f2:	444b      	add	r3, r9
 80085f4:	106d      	asrs	r5, r5, #1
 80085f6:	429d      	cmp	r5, r3
 80085f8:	bf38      	it	cc
 80085fa:	461d      	movcc	r5, r3
 80085fc:	0553      	lsls	r3, r2, #21
 80085fe:	d531      	bpl.n	8008664 <__ssputs_r+0xa0>
 8008600:	4629      	mov	r1, r5
 8008602:	f7ff ff6b 	bl	80084dc <_malloc_r>
 8008606:	4606      	mov	r6, r0
 8008608:	b950      	cbnz	r0, 8008620 <__ssputs_r+0x5c>
 800860a:	230c      	movs	r3, #12
 800860c:	f8ca 3000 	str.w	r3, [sl]
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008616:	81a3      	strh	r3, [r4, #12]
 8008618:	f04f 30ff 	mov.w	r0, #4294967295
 800861c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008620:	6921      	ldr	r1, [r4, #16]
 8008622:	464a      	mov	r2, r9
 8008624:	f7ff fa0c 	bl	8007a40 <memcpy>
 8008628:	89a3      	ldrh	r3, [r4, #12]
 800862a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800862e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008632:	81a3      	strh	r3, [r4, #12]
 8008634:	6126      	str	r6, [r4, #16]
 8008636:	6165      	str	r5, [r4, #20]
 8008638:	444e      	add	r6, r9
 800863a:	eba5 0509 	sub.w	r5, r5, r9
 800863e:	6026      	str	r6, [r4, #0]
 8008640:	60a5      	str	r5, [r4, #8]
 8008642:	463e      	mov	r6, r7
 8008644:	42be      	cmp	r6, r7
 8008646:	d900      	bls.n	800864a <__ssputs_r+0x86>
 8008648:	463e      	mov	r6, r7
 800864a:	6820      	ldr	r0, [r4, #0]
 800864c:	4632      	mov	r2, r6
 800864e:	4641      	mov	r1, r8
 8008650:	f000 f980 	bl	8008954 <memmove>
 8008654:	68a3      	ldr	r3, [r4, #8]
 8008656:	1b9b      	subs	r3, r3, r6
 8008658:	60a3      	str	r3, [r4, #8]
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	4433      	add	r3, r6
 800865e:	6023      	str	r3, [r4, #0]
 8008660:	2000      	movs	r0, #0
 8008662:	e7db      	b.n	800861c <__ssputs_r+0x58>
 8008664:	462a      	mov	r2, r5
 8008666:	f000 f99b 	bl	80089a0 <_realloc_r>
 800866a:	4606      	mov	r6, r0
 800866c:	2800      	cmp	r0, #0
 800866e:	d1e1      	bne.n	8008634 <__ssputs_r+0x70>
 8008670:	6921      	ldr	r1, [r4, #16]
 8008672:	4650      	mov	r0, sl
 8008674:	f7ff fec6 	bl	8008404 <_free_r>
 8008678:	e7c7      	b.n	800860a <__ssputs_r+0x46>
	...

0800867c <_svfiprintf_r>:
 800867c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008680:	4698      	mov	r8, r3
 8008682:	898b      	ldrh	r3, [r1, #12]
 8008684:	061b      	lsls	r3, r3, #24
 8008686:	b09d      	sub	sp, #116	; 0x74
 8008688:	4607      	mov	r7, r0
 800868a:	460d      	mov	r5, r1
 800868c:	4614      	mov	r4, r2
 800868e:	d50e      	bpl.n	80086ae <_svfiprintf_r+0x32>
 8008690:	690b      	ldr	r3, [r1, #16]
 8008692:	b963      	cbnz	r3, 80086ae <_svfiprintf_r+0x32>
 8008694:	2140      	movs	r1, #64	; 0x40
 8008696:	f7ff ff21 	bl	80084dc <_malloc_r>
 800869a:	6028      	str	r0, [r5, #0]
 800869c:	6128      	str	r0, [r5, #16]
 800869e:	b920      	cbnz	r0, 80086aa <_svfiprintf_r+0x2e>
 80086a0:	230c      	movs	r3, #12
 80086a2:	603b      	str	r3, [r7, #0]
 80086a4:	f04f 30ff 	mov.w	r0, #4294967295
 80086a8:	e0d1      	b.n	800884e <_svfiprintf_r+0x1d2>
 80086aa:	2340      	movs	r3, #64	; 0x40
 80086ac:	616b      	str	r3, [r5, #20]
 80086ae:	2300      	movs	r3, #0
 80086b0:	9309      	str	r3, [sp, #36]	; 0x24
 80086b2:	2320      	movs	r3, #32
 80086b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80086bc:	2330      	movs	r3, #48	; 0x30
 80086be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008868 <_svfiprintf_r+0x1ec>
 80086c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086c6:	f04f 0901 	mov.w	r9, #1
 80086ca:	4623      	mov	r3, r4
 80086cc:	469a      	mov	sl, r3
 80086ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086d2:	b10a      	cbz	r2, 80086d8 <_svfiprintf_r+0x5c>
 80086d4:	2a25      	cmp	r2, #37	; 0x25
 80086d6:	d1f9      	bne.n	80086cc <_svfiprintf_r+0x50>
 80086d8:	ebba 0b04 	subs.w	fp, sl, r4
 80086dc:	d00b      	beq.n	80086f6 <_svfiprintf_r+0x7a>
 80086de:	465b      	mov	r3, fp
 80086e0:	4622      	mov	r2, r4
 80086e2:	4629      	mov	r1, r5
 80086e4:	4638      	mov	r0, r7
 80086e6:	f7ff ff6d 	bl	80085c4 <__ssputs_r>
 80086ea:	3001      	adds	r0, #1
 80086ec:	f000 80aa 	beq.w	8008844 <_svfiprintf_r+0x1c8>
 80086f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086f2:	445a      	add	r2, fp
 80086f4:	9209      	str	r2, [sp, #36]	; 0x24
 80086f6:	f89a 3000 	ldrb.w	r3, [sl]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f000 80a2 	beq.w	8008844 <_svfiprintf_r+0x1c8>
 8008700:	2300      	movs	r3, #0
 8008702:	f04f 32ff 	mov.w	r2, #4294967295
 8008706:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800870a:	f10a 0a01 	add.w	sl, sl, #1
 800870e:	9304      	str	r3, [sp, #16]
 8008710:	9307      	str	r3, [sp, #28]
 8008712:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008716:	931a      	str	r3, [sp, #104]	; 0x68
 8008718:	4654      	mov	r4, sl
 800871a:	2205      	movs	r2, #5
 800871c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008720:	4851      	ldr	r0, [pc, #324]	; (8008868 <_svfiprintf_r+0x1ec>)
 8008722:	f7f7 fd95 	bl	8000250 <memchr>
 8008726:	9a04      	ldr	r2, [sp, #16]
 8008728:	b9d8      	cbnz	r0, 8008762 <_svfiprintf_r+0xe6>
 800872a:	06d0      	lsls	r0, r2, #27
 800872c:	bf44      	itt	mi
 800872e:	2320      	movmi	r3, #32
 8008730:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008734:	0711      	lsls	r1, r2, #28
 8008736:	bf44      	itt	mi
 8008738:	232b      	movmi	r3, #43	; 0x2b
 800873a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800873e:	f89a 3000 	ldrb.w	r3, [sl]
 8008742:	2b2a      	cmp	r3, #42	; 0x2a
 8008744:	d015      	beq.n	8008772 <_svfiprintf_r+0xf6>
 8008746:	9a07      	ldr	r2, [sp, #28]
 8008748:	4654      	mov	r4, sl
 800874a:	2000      	movs	r0, #0
 800874c:	f04f 0c0a 	mov.w	ip, #10
 8008750:	4621      	mov	r1, r4
 8008752:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008756:	3b30      	subs	r3, #48	; 0x30
 8008758:	2b09      	cmp	r3, #9
 800875a:	d94e      	bls.n	80087fa <_svfiprintf_r+0x17e>
 800875c:	b1b0      	cbz	r0, 800878c <_svfiprintf_r+0x110>
 800875e:	9207      	str	r2, [sp, #28]
 8008760:	e014      	b.n	800878c <_svfiprintf_r+0x110>
 8008762:	eba0 0308 	sub.w	r3, r0, r8
 8008766:	fa09 f303 	lsl.w	r3, r9, r3
 800876a:	4313      	orrs	r3, r2
 800876c:	9304      	str	r3, [sp, #16]
 800876e:	46a2      	mov	sl, r4
 8008770:	e7d2      	b.n	8008718 <_svfiprintf_r+0x9c>
 8008772:	9b03      	ldr	r3, [sp, #12]
 8008774:	1d19      	adds	r1, r3, #4
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	9103      	str	r1, [sp, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	bfbb      	ittet	lt
 800877e:	425b      	neglt	r3, r3
 8008780:	f042 0202 	orrlt.w	r2, r2, #2
 8008784:	9307      	strge	r3, [sp, #28]
 8008786:	9307      	strlt	r3, [sp, #28]
 8008788:	bfb8      	it	lt
 800878a:	9204      	strlt	r2, [sp, #16]
 800878c:	7823      	ldrb	r3, [r4, #0]
 800878e:	2b2e      	cmp	r3, #46	; 0x2e
 8008790:	d10c      	bne.n	80087ac <_svfiprintf_r+0x130>
 8008792:	7863      	ldrb	r3, [r4, #1]
 8008794:	2b2a      	cmp	r3, #42	; 0x2a
 8008796:	d135      	bne.n	8008804 <_svfiprintf_r+0x188>
 8008798:	9b03      	ldr	r3, [sp, #12]
 800879a:	1d1a      	adds	r2, r3, #4
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	9203      	str	r2, [sp, #12]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	bfb8      	it	lt
 80087a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80087a8:	3402      	adds	r4, #2
 80087aa:	9305      	str	r3, [sp, #20]
 80087ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008878 <_svfiprintf_r+0x1fc>
 80087b0:	7821      	ldrb	r1, [r4, #0]
 80087b2:	2203      	movs	r2, #3
 80087b4:	4650      	mov	r0, sl
 80087b6:	f7f7 fd4b 	bl	8000250 <memchr>
 80087ba:	b140      	cbz	r0, 80087ce <_svfiprintf_r+0x152>
 80087bc:	2340      	movs	r3, #64	; 0x40
 80087be:	eba0 000a 	sub.w	r0, r0, sl
 80087c2:	fa03 f000 	lsl.w	r0, r3, r0
 80087c6:	9b04      	ldr	r3, [sp, #16]
 80087c8:	4303      	orrs	r3, r0
 80087ca:	3401      	adds	r4, #1
 80087cc:	9304      	str	r3, [sp, #16]
 80087ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087d2:	4826      	ldr	r0, [pc, #152]	; (800886c <_svfiprintf_r+0x1f0>)
 80087d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087d8:	2206      	movs	r2, #6
 80087da:	f7f7 fd39 	bl	8000250 <memchr>
 80087de:	2800      	cmp	r0, #0
 80087e0:	d038      	beq.n	8008854 <_svfiprintf_r+0x1d8>
 80087e2:	4b23      	ldr	r3, [pc, #140]	; (8008870 <_svfiprintf_r+0x1f4>)
 80087e4:	bb1b      	cbnz	r3, 800882e <_svfiprintf_r+0x1b2>
 80087e6:	9b03      	ldr	r3, [sp, #12]
 80087e8:	3307      	adds	r3, #7
 80087ea:	f023 0307 	bic.w	r3, r3, #7
 80087ee:	3308      	adds	r3, #8
 80087f0:	9303      	str	r3, [sp, #12]
 80087f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087f4:	4433      	add	r3, r6
 80087f6:	9309      	str	r3, [sp, #36]	; 0x24
 80087f8:	e767      	b.n	80086ca <_svfiprintf_r+0x4e>
 80087fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80087fe:	460c      	mov	r4, r1
 8008800:	2001      	movs	r0, #1
 8008802:	e7a5      	b.n	8008750 <_svfiprintf_r+0xd4>
 8008804:	2300      	movs	r3, #0
 8008806:	3401      	adds	r4, #1
 8008808:	9305      	str	r3, [sp, #20]
 800880a:	4619      	mov	r1, r3
 800880c:	f04f 0c0a 	mov.w	ip, #10
 8008810:	4620      	mov	r0, r4
 8008812:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008816:	3a30      	subs	r2, #48	; 0x30
 8008818:	2a09      	cmp	r2, #9
 800881a:	d903      	bls.n	8008824 <_svfiprintf_r+0x1a8>
 800881c:	2b00      	cmp	r3, #0
 800881e:	d0c5      	beq.n	80087ac <_svfiprintf_r+0x130>
 8008820:	9105      	str	r1, [sp, #20]
 8008822:	e7c3      	b.n	80087ac <_svfiprintf_r+0x130>
 8008824:	fb0c 2101 	mla	r1, ip, r1, r2
 8008828:	4604      	mov	r4, r0
 800882a:	2301      	movs	r3, #1
 800882c:	e7f0      	b.n	8008810 <_svfiprintf_r+0x194>
 800882e:	ab03      	add	r3, sp, #12
 8008830:	9300      	str	r3, [sp, #0]
 8008832:	462a      	mov	r2, r5
 8008834:	4b0f      	ldr	r3, [pc, #60]	; (8008874 <_svfiprintf_r+0x1f8>)
 8008836:	a904      	add	r1, sp, #16
 8008838:	4638      	mov	r0, r7
 800883a:	f7fc fb41 	bl	8004ec0 <_printf_float>
 800883e:	1c42      	adds	r2, r0, #1
 8008840:	4606      	mov	r6, r0
 8008842:	d1d6      	bne.n	80087f2 <_svfiprintf_r+0x176>
 8008844:	89ab      	ldrh	r3, [r5, #12]
 8008846:	065b      	lsls	r3, r3, #25
 8008848:	f53f af2c 	bmi.w	80086a4 <_svfiprintf_r+0x28>
 800884c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800884e:	b01d      	add	sp, #116	; 0x74
 8008850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008854:	ab03      	add	r3, sp, #12
 8008856:	9300      	str	r3, [sp, #0]
 8008858:	462a      	mov	r2, r5
 800885a:	4b06      	ldr	r3, [pc, #24]	; (8008874 <_svfiprintf_r+0x1f8>)
 800885c:	a904      	add	r1, sp, #16
 800885e:	4638      	mov	r0, r7
 8008860:	f7fc fdba 	bl	80053d8 <_printf_i>
 8008864:	e7eb      	b.n	800883e <_svfiprintf_r+0x1c2>
 8008866:	bf00      	nop
 8008868:	08009894 	.word	0x08009894
 800886c:	0800989e 	.word	0x0800989e
 8008870:	08004ec1 	.word	0x08004ec1
 8008874:	080085c5 	.word	0x080085c5
 8008878:	0800989a 	.word	0x0800989a
 800887c:	00000000 	.word	0x00000000

08008880 <nan>:
 8008880:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008888 <nan+0x8>
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	00000000 	.word	0x00000000
 800888c:	7ff80000 	.word	0x7ff80000

08008890 <_sbrk_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4d06      	ldr	r5, [pc, #24]	; (80088ac <_sbrk_r+0x1c>)
 8008894:	2300      	movs	r3, #0
 8008896:	4604      	mov	r4, r0
 8008898:	4608      	mov	r0, r1
 800889a:	602b      	str	r3, [r5, #0]
 800889c:	f7f8 fbc6 	bl	800102c <_sbrk>
 80088a0:	1c43      	adds	r3, r0, #1
 80088a2:	d102      	bne.n	80088aa <_sbrk_r+0x1a>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	b103      	cbz	r3, 80088aa <_sbrk_r+0x1a>
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	20000420 	.word	0x20000420

080088b0 <strncmp>:
 80088b0:	b510      	push	{r4, lr}
 80088b2:	b17a      	cbz	r2, 80088d4 <strncmp+0x24>
 80088b4:	4603      	mov	r3, r0
 80088b6:	3901      	subs	r1, #1
 80088b8:	1884      	adds	r4, r0, r2
 80088ba:	f813 0b01 	ldrb.w	r0, [r3], #1
 80088be:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80088c2:	4290      	cmp	r0, r2
 80088c4:	d101      	bne.n	80088ca <strncmp+0x1a>
 80088c6:	42a3      	cmp	r3, r4
 80088c8:	d101      	bne.n	80088ce <strncmp+0x1e>
 80088ca:	1a80      	subs	r0, r0, r2
 80088cc:	bd10      	pop	{r4, pc}
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d1f3      	bne.n	80088ba <strncmp+0xa>
 80088d2:	e7fa      	b.n	80088ca <strncmp+0x1a>
 80088d4:	4610      	mov	r0, r2
 80088d6:	e7f9      	b.n	80088cc <strncmp+0x1c>

080088d8 <__ascii_wctomb>:
 80088d8:	b149      	cbz	r1, 80088ee <__ascii_wctomb+0x16>
 80088da:	2aff      	cmp	r2, #255	; 0xff
 80088dc:	bf85      	ittet	hi
 80088de:	238a      	movhi	r3, #138	; 0x8a
 80088e0:	6003      	strhi	r3, [r0, #0]
 80088e2:	700a      	strbls	r2, [r1, #0]
 80088e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80088e8:	bf98      	it	ls
 80088ea:	2001      	movls	r0, #1
 80088ec:	4770      	bx	lr
 80088ee:	4608      	mov	r0, r1
 80088f0:	4770      	bx	lr
	...

080088f4 <__assert_func>:
 80088f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088f6:	4614      	mov	r4, r2
 80088f8:	461a      	mov	r2, r3
 80088fa:	4b09      	ldr	r3, [pc, #36]	; (8008920 <__assert_func+0x2c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4605      	mov	r5, r0
 8008900:	68d8      	ldr	r0, [r3, #12]
 8008902:	b14c      	cbz	r4, 8008918 <__assert_func+0x24>
 8008904:	4b07      	ldr	r3, [pc, #28]	; (8008924 <__assert_func+0x30>)
 8008906:	9100      	str	r1, [sp, #0]
 8008908:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800890c:	4906      	ldr	r1, [pc, #24]	; (8008928 <__assert_func+0x34>)
 800890e:	462b      	mov	r3, r5
 8008910:	f000 f80e 	bl	8008930 <fiprintf>
 8008914:	f000 fa8c 	bl	8008e30 <abort>
 8008918:	4b04      	ldr	r3, [pc, #16]	; (800892c <__assert_func+0x38>)
 800891a:	461c      	mov	r4, r3
 800891c:	e7f3      	b.n	8008906 <__assert_func+0x12>
 800891e:	bf00      	nop
 8008920:	2000007c 	.word	0x2000007c
 8008924:	080098a5 	.word	0x080098a5
 8008928:	080098b2 	.word	0x080098b2
 800892c:	080098e0 	.word	0x080098e0

08008930 <fiprintf>:
 8008930:	b40e      	push	{r1, r2, r3}
 8008932:	b503      	push	{r0, r1, lr}
 8008934:	4601      	mov	r1, r0
 8008936:	ab03      	add	r3, sp, #12
 8008938:	4805      	ldr	r0, [pc, #20]	; (8008950 <fiprintf+0x20>)
 800893a:	f853 2b04 	ldr.w	r2, [r3], #4
 800893e:	6800      	ldr	r0, [r0, #0]
 8008940:	9301      	str	r3, [sp, #4]
 8008942:	f000 f885 	bl	8008a50 <_vfiprintf_r>
 8008946:	b002      	add	sp, #8
 8008948:	f85d eb04 	ldr.w	lr, [sp], #4
 800894c:	b003      	add	sp, #12
 800894e:	4770      	bx	lr
 8008950:	2000007c 	.word	0x2000007c

08008954 <memmove>:
 8008954:	4288      	cmp	r0, r1
 8008956:	b510      	push	{r4, lr}
 8008958:	eb01 0402 	add.w	r4, r1, r2
 800895c:	d902      	bls.n	8008964 <memmove+0x10>
 800895e:	4284      	cmp	r4, r0
 8008960:	4623      	mov	r3, r4
 8008962:	d807      	bhi.n	8008974 <memmove+0x20>
 8008964:	1e43      	subs	r3, r0, #1
 8008966:	42a1      	cmp	r1, r4
 8008968:	d008      	beq.n	800897c <memmove+0x28>
 800896a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800896e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008972:	e7f8      	b.n	8008966 <memmove+0x12>
 8008974:	4402      	add	r2, r0
 8008976:	4601      	mov	r1, r0
 8008978:	428a      	cmp	r2, r1
 800897a:	d100      	bne.n	800897e <memmove+0x2a>
 800897c:	bd10      	pop	{r4, pc}
 800897e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008986:	e7f7      	b.n	8008978 <memmove+0x24>

08008988 <__malloc_lock>:
 8008988:	4801      	ldr	r0, [pc, #4]	; (8008990 <__malloc_lock+0x8>)
 800898a:	f000 bc11 	b.w	80091b0 <__retarget_lock_acquire_recursive>
 800898e:	bf00      	nop
 8008990:	20000424 	.word	0x20000424

08008994 <__malloc_unlock>:
 8008994:	4801      	ldr	r0, [pc, #4]	; (800899c <__malloc_unlock+0x8>)
 8008996:	f000 bc0c 	b.w	80091b2 <__retarget_lock_release_recursive>
 800899a:	bf00      	nop
 800899c:	20000424 	.word	0x20000424

080089a0 <_realloc_r>:
 80089a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089a4:	4680      	mov	r8, r0
 80089a6:	4614      	mov	r4, r2
 80089a8:	460e      	mov	r6, r1
 80089aa:	b921      	cbnz	r1, 80089b6 <_realloc_r+0x16>
 80089ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089b0:	4611      	mov	r1, r2
 80089b2:	f7ff bd93 	b.w	80084dc <_malloc_r>
 80089b6:	b92a      	cbnz	r2, 80089c4 <_realloc_r+0x24>
 80089b8:	f7ff fd24 	bl	8008404 <_free_r>
 80089bc:	4625      	mov	r5, r4
 80089be:	4628      	mov	r0, r5
 80089c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089c4:	f000 fc5c 	bl	8009280 <_malloc_usable_size_r>
 80089c8:	4284      	cmp	r4, r0
 80089ca:	4607      	mov	r7, r0
 80089cc:	d802      	bhi.n	80089d4 <_realloc_r+0x34>
 80089ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089d2:	d812      	bhi.n	80089fa <_realloc_r+0x5a>
 80089d4:	4621      	mov	r1, r4
 80089d6:	4640      	mov	r0, r8
 80089d8:	f7ff fd80 	bl	80084dc <_malloc_r>
 80089dc:	4605      	mov	r5, r0
 80089de:	2800      	cmp	r0, #0
 80089e0:	d0ed      	beq.n	80089be <_realloc_r+0x1e>
 80089e2:	42bc      	cmp	r4, r7
 80089e4:	4622      	mov	r2, r4
 80089e6:	4631      	mov	r1, r6
 80089e8:	bf28      	it	cs
 80089ea:	463a      	movcs	r2, r7
 80089ec:	f7ff f828 	bl	8007a40 <memcpy>
 80089f0:	4631      	mov	r1, r6
 80089f2:	4640      	mov	r0, r8
 80089f4:	f7ff fd06 	bl	8008404 <_free_r>
 80089f8:	e7e1      	b.n	80089be <_realloc_r+0x1e>
 80089fa:	4635      	mov	r5, r6
 80089fc:	e7df      	b.n	80089be <_realloc_r+0x1e>

080089fe <__sfputc_r>:
 80089fe:	6893      	ldr	r3, [r2, #8]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	b410      	push	{r4}
 8008a06:	6093      	str	r3, [r2, #8]
 8008a08:	da08      	bge.n	8008a1c <__sfputc_r+0x1e>
 8008a0a:	6994      	ldr	r4, [r2, #24]
 8008a0c:	42a3      	cmp	r3, r4
 8008a0e:	db01      	blt.n	8008a14 <__sfputc_r+0x16>
 8008a10:	290a      	cmp	r1, #10
 8008a12:	d103      	bne.n	8008a1c <__sfputc_r+0x1e>
 8008a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a18:	f000 b94a 	b.w	8008cb0 <__swbuf_r>
 8008a1c:	6813      	ldr	r3, [r2, #0]
 8008a1e:	1c58      	adds	r0, r3, #1
 8008a20:	6010      	str	r0, [r2, #0]
 8008a22:	7019      	strb	r1, [r3, #0]
 8008a24:	4608      	mov	r0, r1
 8008a26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <__sfputs_r>:
 8008a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2e:	4606      	mov	r6, r0
 8008a30:	460f      	mov	r7, r1
 8008a32:	4614      	mov	r4, r2
 8008a34:	18d5      	adds	r5, r2, r3
 8008a36:	42ac      	cmp	r4, r5
 8008a38:	d101      	bne.n	8008a3e <__sfputs_r+0x12>
 8008a3a:	2000      	movs	r0, #0
 8008a3c:	e007      	b.n	8008a4e <__sfputs_r+0x22>
 8008a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a42:	463a      	mov	r2, r7
 8008a44:	4630      	mov	r0, r6
 8008a46:	f7ff ffda 	bl	80089fe <__sfputc_r>
 8008a4a:	1c43      	adds	r3, r0, #1
 8008a4c:	d1f3      	bne.n	8008a36 <__sfputs_r+0xa>
 8008a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a50 <_vfiprintf_r>:
 8008a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a54:	460d      	mov	r5, r1
 8008a56:	b09d      	sub	sp, #116	; 0x74
 8008a58:	4614      	mov	r4, r2
 8008a5a:	4698      	mov	r8, r3
 8008a5c:	4606      	mov	r6, r0
 8008a5e:	b118      	cbz	r0, 8008a68 <_vfiprintf_r+0x18>
 8008a60:	6983      	ldr	r3, [r0, #24]
 8008a62:	b90b      	cbnz	r3, 8008a68 <_vfiprintf_r+0x18>
 8008a64:	f000 fb06 	bl	8009074 <__sinit>
 8008a68:	4b89      	ldr	r3, [pc, #548]	; (8008c90 <_vfiprintf_r+0x240>)
 8008a6a:	429d      	cmp	r5, r3
 8008a6c:	d11b      	bne.n	8008aa6 <_vfiprintf_r+0x56>
 8008a6e:	6875      	ldr	r5, [r6, #4]
 8008a70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a72:	07d9      	lsls	r1, r3, #31
 8008a74:	d405      	bmi.n	8008a82 <_vfiprintf_r+0x32>
 8008a76:	89ab      	ldrh	r3, [r5, #12]
 8008a78:	059a      	lsls	r2, r3, #22
 8008a7a:	d402      	bmi.n	8008a82 <_vfiprintf_r+0x32>
 8008a7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a7e:	f000 fb97 	bl	80091b0 <__retarget_lock_acquire_recursive>
 8008a82:	89ab      	ldrh	r3, [r5, #12]
 8008a84:	071b      	lsls	r3, r3, #28
 8008a86:	d501      	bpl.n	8008a8c <_vfiprintf_r+0x3c>
 8008a88:	692b      	ldr	r3, [r5, #16]
 8008a8a:	b9eb      	cbnz	r3, 8008ac8 <_vfiprintf_r+0x78>
 8008a8c:	4629      	mov	r1, r5
 8008a8e:	4630      	mov	r0, r6
 8008a90:	f000 f960 	bl	8008d54 <__swsetup_r>
 8008a94:	b1c0      	cbz	r0, 8008ac8 <_vfiprintf_r+0x78>
 8008a96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a98:	07dc      	lsls	r4, r3, #31
 8008a9a:	d50e      	bpl.n	8008aba <_vfiprintf_r+0x6a>
 8008a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa0:	b01d      	add	sp, #116	; 0x74
 8008aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa6:	4b7b      	ldr	r3, [pc, #492]	; (8008c94 <_vfiprintf_r+0x244>)
 8008aa8:	429d      	cmp	r5, r3
 8008aaa:	d101      	bne.n	8008ab0 <_vfiprintf_r+0x60>
 8008aac:	68b5      	ldr	r5, [r6, #8]
 8008aae:	e7df      	b.n	8008a70 <_vfiprintf_r+0x20>
 8008ab0:	4b79      	ldr	r3, [pc, #484]	; (8008c98 <_vfiprintf_r+0x248>)
 8008ab2:	429d      	cmp	r5, r3
 8008ab4:	bf08      	it	eq
 8008ab6:	68f5      	ldreq	r5, [r6, #12]
 8008ab8:	e7da      	b.n	8008a70 <_vfiprintf_r+0x20>
 8008aba:	89ab      	ldrh	r3, [r5, #12]
 8008abc:	0598      	lsls	r0, r3, #22
 8008abe:	d4ed      	bmi.n	8008a9c <_vfiprintf_r+0x4c>
 8008ac0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ac2:	f000 fb76 	bl	80091b2 <__retarget_lock_release_recursive>
 8008ac6:	e7e9      	b.n	8008a9c <_vfiprintf_r+0x4c>
 8008ac8:	2300      	movs	r3, #0
 8008aca:	9309      	str	r3, [sp, #36]	; 0x24
 8008acc:	2320      	movs	r3, #32
 8008ace:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ad2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ad6:	2330      	movs	r3, #48	; 0x30
 8008ad8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008c9c <_vfiprintf_r+0x24c>
 8008adc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ae0:	f04f 0901 	mov.w	r9, #1
 8008ae4:	4623      	mov	r3, r4
 8008ae6:	469a      	mov	sl, r3
 8008ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aec:	b10a      	cbz	r2, 8008af2 <_vfiprintf_r+0xa2>
 8008aee:	2a25      	cmp	r2, #37	; 0x25
 8008af0:	d1f9      	bne.n	8008ae6 <_vfiprintf_r+0x96>
 8008af2:	ebba 0b04 	subs.w	fp, sl, r4
 8008af6:	d00b      	beq.n	8008b10 <_vfiprintf_r+0xc0>
 8008af8:	465b      	mov	r3, fp
 8008afa:	4622      	mov	r2, r4
 8008afc:	4629      	mov	r1, r5
 8008afe:	4630      	mov	r0, r6
 8008b00:	f7ff ff94 	bl	8008a2c <__sfputs_r>
 8008b04:	3001      	adds	r0, #1
 8008b06:	f000 80aa 	beq.w	8008c5e <_vfiprintf_r+0x20e>
 8008b0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b0c:	445a      	add	r2, fp
 8008b0e:	9209      	str	r2, [sp, #36]	; 0x24
 8008b10:	f89a 3000 	ldrb.w	r3, [sl]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f000 80a2 	beq.w	8008c5e <_vfiprintf_r+0x20e>
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b24:	f10a 0a01 	add.w	sl, sl, #1
 8008b28:	9304      	str	r3, [sp, #16]
 8008b2a:	9307      	str	r3, [sp, #28]
 8008b2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b30:	931a      	str	r3, [sp, #104]	; 0x68
 8008b32:	4654      	mov	r4, sl
 8008b34:	2205      	movs	r2, #5
 8008b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b3a:	4858      	ldr	r0, [pc, #352]	; (8008c9c <_vfiprintf_r+0x24c>)
 8008b3c:	f7f7 fb88 	bl	8000250 <memchr>
 8008b40:	9a04      	ldr	r2, [sp, #16]
 8008b42:	b9d8      	cbnz	r0, 8008b7c <_vfiprintf_r+0x12c>
 8008b44:	06d1      	lsls	r1, r2, #27
 8008b46:	bf44      	itt	mi
 8008b48:	2320      	movmi	r3, #32
 8008b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b4e:	0713      	lsls	r3, r2, #28
 8008b50:	bf44      	itt	mi
 8008b52:	232b      	movmi	r3, #43	; 0x2b
 8008b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b58:	f89a 3000 	ldrb.w	r3, [sl]
 8008b5c:	2b2a      	cmp	r3, #42	; 0x2a
 8008b5e:	d015      	beq.n	8008b8c <_vfiprintf_r+0x13c>
 8008b60:	9a07      	ldr	r2, [sp, #28]
 8008b62:	4654      	mov	r4, sl
 8008b64:	2000      	movs	r0, #0
 8008b66:	f04f 0c0a 	mov.w	ip, #10
 8008b6a:	4621      	mov	r1, r4
 8008b6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b70:	3b30      	subs	r3, #48	; 0x30
 8008b72:	2b09      	cmp	r3, #9
 8008b74:	d94e      	bls.n	8008c14 <_vfiprintf_r+0x1c4>
 8008b76:	b1b0      	cbz	r0, 8008ba6 <_vfiprintf_r+0x156>
 8008b78:	9207      	str	r2, [sp, #28]
 8008b7a:	e014      	b.n	8008ba6 <_vfiprintf_r+0x156>
 8008b7c:	eba0 0308 	sub.w	r3, r0, r8
 8008b80:	fa09 f303 	lsl.w	r3, r9, r3
 8008b84:	4313      	orrs	r3, r2
 8008b86:	9304      	str	r3, [sp, #16]
 8008b88:	46a2      	mov	sl, r4
 8008b8a:	e7d2      	b.n	8008b32 <_vfiprintf_r+0xe2>
 8008b8c:	9b03      	ldr	r3, [sp, #12]
 8008b8e:	1d19      	adds	r1, r3, #4
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	9103      	str	r1, [sp, #12]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bfbb      	ittet	lt
 8008b98:	425b      	neglt	r3, r3
 8008b9a:	f042 0202 	orrlt.w	r2, r2, #2
 8008b9e:	9307      	strge	r3, [sp, #28]
 8008ba0:	9307      	strlt	r3, [sp, #28]
 8008ba2:	bfb8      	it	lt
 8008ba4:	9204      	strlt	r2, [sp, #16]
 8008ba6:	7823      	ldrb	r3, [r4, #0]
 8008ba8:	2b2e      	cmp	r3, #46	; 0x2e
 8008baa:	d10c      	bne.n	8008bc6 <_vfiprintf_r+0x176>
 8008bac:	7863      	ldrb	r3, [r4, #1]
 8008bae:	2b2a      	cmp	r3, #42	; 0x2a
 8008bb0:	d135      	bne.n	8008c1e <_vfiprintf_r+0x1ce>
 8008bb2:	9b03      	ldr	r3, [sp, #12]
 8008bb4:	1d1a      	adds	r2, r3, #4
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	9203      	str	r2, [sp, #12]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	bfb8      	it	lt
 8008bbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bc2:	3402      	adds	r4, #2
 8008bc4:	9305      	str	r3, [sp, #20]
 8008bc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008cac <_vfiprintf_r+0x25c>
 8008bca:	7821      	ldrb	r1, [r4, #0]
 8008bcc:	2203      	movs	r2, #3
 8008bce:	4650      	mov	r0, sl
 8008bd0:	f7f7 fb3e 	bl	8000250 <memchr>
 8008bd4:	b140      	cbz	r0, 8008be8 <_vfiprintf_r+0x198>
 8008bd6:	2340      	movs	r3, #64	; 0x40
 8008bd8:	eba0 000a 	sub.w	r0, r0, sl
 8008bdc:	fa03 f000 	lsl.w	r0, r3, r0
 8008be0:	9b04      	ldr	r3, [sp, #16]
 8008be2:	4303      	orrs	r3, r0
 8008be4:	3401      	adds	r4, #1
 8008be6:	9304      	str	r3, [sp, #16]
 8008be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bec:	482c      	ldr	r0, [pc, #176]	; (8008ca0 <_vfiprintf_r+0x250>)
 8008bee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bf2:	2206      	movs	r2, #6
 8008bf4:	f7f7 fb2c 	bl	8000250 <memchr>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	d03f      	beq.n	8008c7c <_vfiprintf_r+0x22c>
 8008bfc:	4b29      	ldr	r3, [pc, #164]	; (8008ca4 <_vfiprintf_r+0x254>)
 8008bfe:	bb1b      	cbnz	r3, 8008c48 <_vfiprintf_r+0x1f8>
 8008c00:	9b03      	ldr	r3, [sp, #12]
 8008c02:	3307      	adds	r3, #7
 8008c04:	f023 0307 	bic.w	r3, r3, #7
 8008c08:	3308      	adds	r3, #8
 8008c0a:	9303      	str	r3, [sp, #12]
 8008c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c0e:	443b      	add	r3, r7
 8008c10:	9309      	str	r3, [sp, #36]	; 0x24
 8008c12:	e767      	b.n	8008ae4 <_vfiprintf_r+0x94>
 8008c14:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c18:	460c      	mov	r4, r1
 8008c1a:	2001      	movs	r0, #1
 8008c1c:	e7a5      	b.n	8008b6a <_vfiprintf_r+0x11a>
 8008c1e:	2300      	movs	r3, #0
 8008c20:	3401      	adds	r4, #1
 8008c22:	9305      	str	r3, [sp, #20]
 8008c24:	4619      	mov	r1, r3
 8008c26:	f04f 0c0a 	mov.w	ip, #10
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c30:	3a30      	subs	r2, #48	; 0x30
 8008c32:	2a09      	cmp	r2, #9
 8008c34:	d903      	bls.n	8008c3e <_vfiprintf_r+0x1ee>
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d0c5      	beq.n	8008bc6 <_vfiprintf_r+0x176>
 8008c3a:	9105      	str	r1, [sp, #20]
 8008c3c:	e7c3      	b.n	8008bc6 <_vfiprintf_r+0x176>
 8008c3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c42:	4604      	mov	r4, r0
 8008c44:	2301      	movs	r3, #1
 8008c46:	e7f0      	b.n	8008c2a <_vfiprintf_r+0x1da>
 8008c48:	ab03      	add	r3, sp, #12
 8008c4a:	9300      	str	r3, [sp, #0]
 8008c4c:	462a      	mov	r2, r5
 8008c4e:	4b16      	ldr	r3, [pc, #88]	; (8008ca8 <_vfiprintf_r+0x258>)
 8008c50:	a904      	add	r1, sp, #16
 8008c52:	4630      	mov	r0, r6
 8008c54:	f7fc f934 	bl	8004ec0 <_printf_float>
 8008c58:	4607      	mov	r7, r0
 8008c5a:	1c78      	adds	r0, r7, #1
 8008c5c:	d1d6      	bne.n	8008c0c <_vfiprintf_r+0x1bc>
 8008c5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c60:	07d9      	lsls	r1, r3, #31
 8008c62:	d405      	bmi.n	8008c70 <_vfiprintf_r+0x220>
 8008c64:	89ab      	ldrh	r3, [r5, #12]
 8008c66:	059a      	lsls	r2, r3, #22
 8008c68:	d402      	bmi.n	8008c70 <_vfiprintf_r+0x220>
 8008c6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c6c:	f000 faa1 	bl	80091b2 <__retarget_lock_release_recursive>
 8008c70:	89ab      	ldrh	r3, [r5, #12]
 8008c72:	065b      	lsls	r3, r3, #25
 8008c74:	f53f af12 	bmi.w	8008a9c <_vfiprintf_r+0x4c>
 8008c78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c7a:	e711      	b.n	8008aa0 <_vfiprintf_r+0x50>
 8008c7c:	ab03      	add	r3, sp, #12
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	462a      	mov	r2, r5
 8008c82:	4b09      	ldr	r3, [pc, #36]	; (8008ca8 <_vfiprintf_r+0x258>)
 8008c84:	a904      	add	r1, sp, #16
 8008c86:	4630      	mov	r0, r6
 8008c88:	f7fc fba6 	bl	80053d8 <_printf_i>
 8008c8c:	e7e4      	b.n	8008c58 <_vfiprintf_r+0x208>
 8008c8e:	bf00      	nop
 8008c90:	08009904 	.word	0x08009904
 8008c94:	08009924 	.word	0x08009924
 8008c98:	080098e4 	.word	0x080098e4
 8008c9c:	08009894 	.word	0x08009894
 8008ca0:	0800989e 	.word	0x0800989e
 8008ca4:	08004ec1 	.word	0x08004ec1
 8008ca8:	08008a2d 	.word	0x08008a2d
 8008cac:	0800989a 	.word	0x0800989a

08008cb0 <__swbuf_r>:
 8008cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb2:	460e      	mov	r6, r1
 8008cb4:	4614      	mov	r4, r2
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	b118      	cbz	r0, 8008cc2 <__swbuf_r+0x12>
 8008cba:	6983      	ldr	r3, [r0, #24]
 8008cbc:	b90b      	cbnz	r3, 8008cc2 <__swbuf_r+0x12>
 8008cbe:	f000 f9d9 	bl	8009074 <__sinit>
 8008cc2:	4b21      	ldr	r3, [pc, #132]	; (8008d48 <__swbuf_r+0x98>)
 8008cc4:	429c      	cmp	r4, r3
 8008cc6:	d12b      	bne.n	8008d20 <__swbuf_r+0x70>
 8008cc8:	686c      	ldr	r4, [r5, #4]
 8008cca:	69a3      	ldr	r3, [r4, #24]
 8008ccc:	60a3      	str	r3, [r4, #8]
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	071a      	lsls	r2, r3, #28
 8008cd2:	d52f      	bpl.n	8008d34 <__swbuf_r+0x84>
 8008cd4:	6923      	ldr	r3, [r4, #16]
 8008cd6:	b36b      	cbz	r3, 8008d34 <__swbuf_r+0x84>
 8008cd8:	6923      	ldr	r3, [r4, #16]
 8008cda:	6820      	ldr	r0, [r4, #0]
 8008cdc:	1ac0      	subs	r0, r0, r3
 8008cde:	6963      	ldr	r3, [r4, #20]
 8008ce0:	b2f6      	uxtb	r6, r6
 8008ce2:	4283      	cmp	r3, r0
 8008ce4:	4637      	mov	r7, r6
 8008ce6:	dc04      	bgt.n	8008cf2 <__swbuf_r+0x42>
 8008ce8:	4621      	mov	r1, r4
 8008cea:	4628      	mov	r0, r5
 8008cec:	f000 f92e 	bl	8008f4c <_fflush_r>
 8008cf0:	bb30      	cbnz	r0, 8008d40 <__swbuf_r+0x90>
 8008cf2:	68a3      	ldr	r3, [r4, #8]
 8008cf4:	3b01      	subs	r3, #1
 8008cf6:	60a3      	str	r3, [r4, #8]
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	6022      	str	r2, [r4, #0]
 8008cfe:	701e      	strb	r6, [r3, #0]
 8008d00:	6963      	ldr	r3, [r4, #20]
 8008d02:	3001      	adds	r0, #1
 8008d04:	4283      	cmp	r3, r0
 8008d06:	d004      	beq.n	8008d12 <__swbuf_r+0x62>
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	07db      	lsls	r3, r3, #31
 8008d0c:	d506      	bpl.n	8008d1c <__swbuf_r+0x6c>
 8008d0e:	2e0a      	cmp	r6, #10
 8008d10:	d104      	bne.n	8008d1c <__swbuf_r+0x6c>
 8008d12:	4621      	mov	r1, r4
 8008d14:	4628      	mov	r0, r5
 8008d16:	f000 f919 	bl	8008f4c <_fflush_r>
 8008d1a:	b988      	cbnz	r0, 8008d40 <__swbuf_r+0x90>
 8008d1c:	4638      	mov	r0, r7
 8008d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d20:	4b0a      	ldr	r3, [pc, #40]	; (8008d4c <__swbuf_r+0x9c>)
 8008d22:	429c      	cmp	r4, r3
 8008d24:	d101      	bne.n	8008d2a <__swbuf_r+0x7a>
 8008d26:	68ac      	ldr	r4, [r5, #8]
 8008d28:	e7cf      	b.n	8008cca <__swbuf_r+0x1a>
 8008d2a:	4b09      	ldr	r3, [pc, #36]	; (8008d50 <__swbuf_r+0xa0>)
 8008d2c:	429c      	cmp	r4, r3
 8008d2e:	bf08      	it	eq
 8008d30:	68ec      	ldreq	r4, [r5, #12]
 8008d32:	e7ca      	b.n	8008cca <__swbuf_r+0x1a>
 8008d34:	4621      	mov	r1, r4
 8008d36:	4628      	mov	r0, r5
 8008d38:	f000 f80c 	bl	8008d54 <__swsetup_r>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	d0cb      	beq.n	8008cd8 <__swbuf_r+0x28>
 8008d40:	f04f 37ff 	mov.w	r7, #4294967295
 8008d44:	e7ea      	b.n	8008d1c <__swbuf_r+0x6c>
 8008d46:	bf00      	nop
 8008d48:	08009904 	.word	0x08009904
 8008d4c:	08009924 	.word	0x08009924
 8008d50:	080098e4 	.word	0x080098e4

08008d54 <__swsetup_r>:
 8008d54:	4b32      	ldr	r3, [pc, #200]	; (8008e20 <__swsetup_r+0xcc>)
 8008d56:	b570      	push	{r4, r5, r6, lr}
 8008d58:	681d      	ldr	r5, [r3, #0]
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	460c      	mov	r4, r1
 8008d5e:	b125      	cbz	r5, 8008d6a <__swsetup_r+0x16>
 8008d60:	69ab      	ldr	r3, [r5, #24]
 8008d62:	b913      	cbnz	r3, 8008d6a <__swsetup_r+0x16>
 8008d64:	4628      	mov	r0, r5
 8008d66:	f000 f985 	bl	8009074 <__sinit>
 8008d6a:	4b2e      	ldr	r3, [pc, #184]	; (8008e24 <__swsetup_r+0xd0>)
 8008d6c:	429c      	cmp	r4, r3
 8008d6e:	d10f      	bne.n	8008d90 <__swsetup_r+0x3c>
 8008d70:	686c      	ldr	r4, [r5, #4]
 8008d72:	89a3      	ldrh	r3, [r4, #12]
 8008d74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d78:	0719      	lsls	r1, r3, #28
 8008d7a:	d42c      	bmi.n	8008dd6 <__swsetup_r+0x82>
 8008d7c:	06dd      	lsls	r5, r3, #27
 8008d7e:	d411      	bmi.n	8008da4 <__swsetup_r+0x50>
 8008d80:	2309      	movs	r3, #9
 8008d82:	6033      	str	r3, [r6, #0]
 8008d84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d88:	81a3      	strh	r3, [r4, #12]
 8008d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d8e:	e03e      	b.n	8008e0e <__swsetup_r+0xba>
 8008d90:	4b25      	ldr	r3, [pc, #148]	; (8008e28 <__swsetup_r+0xd4>)
 8008d92:	429c      	cmp	r4, r3
 8008d94:	d101      	bne.n	8008d9a <__swsetup_r+0x46>
 8008d96:	68ac      	ldr	r4, [r5, #8]
 8008d98:	e7eb      	b.n	8008d72 <__swsetup_r+0x1e>
 8008d9a:	4b24      	ldr	r3, [pc, #144]	; (8008e2c <__swsetup_r+0xd8>)
 8008d9c:	429c      	cmp	r4, r3
 8008d9e:	bf08      	it	eq
 8008da0:	68ec      	ldreq	r4, [r5, #12]
 8008da2:	e7e6      	b.n	8008d72 <__swsetup_r+0x1e>
 8008da4:	0758      	lsls	r0, r3, #29
 8008da6:	d512      	bpl.n	8008dce <__swsetup_r+0x7a>
 8008da8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008daa:	b141      	cbz	r1, 8008dbe <__swsetup_r+0x6a>
 8008dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008db0:	4299      	cmp	r1, r3
 8008db2:	d002      	beq.n	8008dba <__swsetup_r+0x66>
 8008db4:	4630      	mov	r0, r6
 8008db6:	f7ff fb25 	bl	8008404 <_free_r>
 8008dba:	2300      	movs	r3, #0
 8008dbc:	6363      	str	r3, [r4, #52]	; 0x34
 8008dbe:	89a3      	ldrh	r3, [r4, #12]
 8008dc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008dc4:	81a3      	strh	r3, [r4, #12]
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	6063      	str	r3, [r4, #4]
 8008dca:	6923      	ldr	r3, [r4, #16]
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	89a3      	ldrh	r3, [r4, #12]
 8008dd0:	f043 0308 	orr.w	r3, r3, #8
 8008dd4:	81a3      	strh	r3, [r4, #12]
 8008dd6:	6923      	ldr	r3, [r4, #16]
 8008dd8:	b94b      	cbnz	r3, 8008dee <__swsetup_r+0x9a>
 8008dda:	89a3      	ldrh	r3, [r4, #12]
 8008ddc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008de4:	d003      	beq.n	8008dee <__swsetup_r+0x9a>
 8008de6:	4621      	mov	r1, r4
 8008de8:	4630      	mov	r0, r6
 8008dea:	f000 fa09 	bl	8009200 <__smakebuf_r>
 8008dee:	89a0      	ldrh	r0, [r4, #12]
 8008df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008df4:	f010 0301 	ands.w	r3, r0, #1
 8008df8:	d00a      	beq.n	8008e10 <__swsetup_r+0xbc>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	60a3      	str	r3, [r4, #8]
 8008dfe:	6963      	ldr	r3, [r4, #20]
 8008e00:	425b      	negs	r3, r3
 8008e02:	61a3      	str	r3, [r4, #24]
 8008e04:	6923      	ldr	r3, [r4, #16]
 8008e06:	b943      	cbnz	r3, 8008e1a <__swsetup_r+0xc6>
 8008e08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e0c:	d1ba      	bne.n	8008d84 <__swsetup_r+0x30>
 8008e0e:	bd70      	pop	{r4, r5, r6, pc}
 8008e10:	0781      	lsls	r1, r0, #30
 8008e12:	bf58      	it	pl
 8008e14:	6963      	ldrpl	r3, [r4, #20]
 8008e16:	60a3      	str	r3, [r4, #8]
 8008e18:	e7f4      	b.n	8008e04 <__swsetup_r+0xb0>
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	e7f7      	b.n	8008e0e <__swsetup_r+0xba>
 8008e1e:	bf00      	nop
 8008e20:	2000007c 	.word	0x2000007c
 8008e24:	08009904 	.word	0x08009904
 8008e28:	08009924 	.word	0x08009924
 8008e2c:	080098e4 	.word	0x080098e4

08008e30 <abort>:
 8008e30:	b508      	push	{r3, lr}
 8008e32:	2006      	movs	r0, #6
 8008e34:	f000 fa54 	bl	80092e0 <raise>
 8008e38:	2001      	movs	r0, #1
 8008e3a:	f7f8 f87f 	bl	8000f3c <_exit>
	...

08008e40 <__sflush_r>:
 8008e40:	898a      	ldrh	r2, [r1, #12]
 8008e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e46:	4605      	mov	r5, r0
 8008e48:	0710      	lsls	r0, r2, #28
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	d458      	bmi.n	8008f00 <__sflush_r+0xc0>
 8008e4e:	684b      	ldr	r3, [r1, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	dc05      	bgt.n	8008e60 <__sflush_r+0x20>
 8008e54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	dc02      	bgt.n	8008e60 <__sflush_r+0x20>
 8008e5a:	2000      	movs	r0, #0
 8008e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e62:	2e00      	cmp	r6, #0
 8008e64:	d0f9      	beq.n	8008e5a <__sflush_r+0x1a>
 8008e66:	2300      	movs	r3, #0
 8008e68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e6c:	682f      	ldr	r7, [r5, #0]
 8008e6e:	602b      	str	r3, [r5, #0]
 8008e70:	d032      	beq.n	8008ed8 <__sflush_r+0x98>
 8008e72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e74:	89a3      	ldrh	r3, [r4, #12]
 8008e76:	075a      	lsls	r2, r3, #29
 8008e78:	d505      	bpl.n	8008e86 <__sflush_r+0x46>
 8008e7a:	6863      	ldr	r3, [r4, #4]
 8008e7c:	1ac0      	subs	r0, r0, r3
 8008e7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e80:	b10b      	cbz	r3, 8008e86 <__sflush_r+0x46>
 8008e82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e84:	1ac0      	subs	r0, r0, r3
 8008e86:	2300      	movs	r3, #0
 8008e88:	4602      	mov	r2, r0
 8008e8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e8c:	6a21      	ldr	r1, [r4, #32]
 8008e8e:	4628      	mov	r0, r5
 8008e90:	47b0      	blx	r6
 8008e92:	1c43      	adds	r3, r0, #1
 8008e94:	89a3      	ldrh	r3, [r4, #12]
 8008e96:	d106      	bne.n	8008ea6 <__sflush_r+0x66>
 8008e98:	6829      	ldr	r1, [r5, #0]
 8008e9a:	291d      	cmp	r1, #29
 8008e9c:	d82c      	bhi.n	8008ef8 <__sflush_r+0xb8>
 8008e9e:	4a2a      	ldr	r2, [pc, #168]	; (8008f48 <__sflush_r+0x108>)
 8008ea0:	40ca      	lsrs	r2, r1
 8008ea2:	07d6      	lsls	r6, r2, #31
 8008ea4:	d528      	bpl.n	8008ef8 <__sflush_r+0xb8>
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	6062      	str	r2, [r4, #4]
 8008eaa:	04d9      	lsls	r1, r3, #19
 8008eac:	6922      	ldr	r2, [r4, #16]
 8008eae:	6022      	str	r2, [r4, #0]
 8008eb0:	d504      	bpl.n	8008ebc <__sflush_r+0x7c>
 8008eb2:	1c42      	adds	r2, r0, #1
 8008eb4:	d101      	bne.n	8008eba <__sflush_r+0x7a>
 8008eb6:	682b      	ldr	r3, [r5, #0]
 8008eb8:	b903      	cbnz	r3, 8008ebc <__sflush_r+0x7c>
 8008eba:	6560      	str	r0, [r4, #84]	; 0x54
 8008ebc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ebe:	602f      	str	r7, [r5, #0]
 8008ec0:	2900      	cmp	r1, #0
 8008ec2:	d0ca      	beq.n	8008e5a <__sflush_r+0x1a>
 8008ec4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ec8:	4299      	cmp	r1, r3
 8008eca:	d002      	beq.n	8008ed2 <__sflush_r+0x92>
 8008ecc:	4628      	mov	r0, r5
 8008ece:	f7ff fa99 	bl	8008404 <_free_r>
 8008ed2:	2000      	movs	r0, #0
 8008ed4:	6360      	str	r0, [r4, #52]	; 0x34
 8008ed6:	e7c1      	b.n	8008e5c <__sflush_r+0x1c>
 8008ed8:	6a21      	ldr	r1, [r4, #32]
 8008eda:	2301      	movs	r3, #1
 8008edc:	4628      	mov	r0, r5
 8008ede:	47b0      	blx	r6
 8008ee0:	1c41      	adds	r1, r0, #1
 8008ee2:	d1c7      	bne.n	8008e74 <__sflush_r+0x34>
 8008ee4:	682b      	ldr	r3, [r5, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d0c4      	beq.n	8008e74 <__sflush_r+0x34>
 8008eea:	2b1d      	cmp	r3, #29
 8008eec:	d001      	beq.n	8008ef2 <__sflush_r+0xb2>
 8008eee:	2b16      	cmp	r3, #22
 8008ef0:	d101      	bne.n	8008ef6 <__sflush_r+0xb6>
 8008ef2:	602f      	str	r7, [r5, #0]
 8008ef4:	e7b1      	b.n	8008e5a <__sflush_r+0x1a>
 8008ef6:	89a3      	ldrh	r3, [r4, #12]
 8008ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008efc:	81a3      	strh	r3, [r4, #12]
 8008efe:	e7ad      	b.n	8008e5c <__sflush_r+0x1c>
 8008f00:	690f      	ldr	r7, [r1, #16]
 8008f02:	2f00      	cmp	r7, #0
 8008f04:	d0a9      	beq.n	8008e5a <__sflush_r+0x1a>
 8008f06:	0793      	lsls	r3, r2, #30
 8008f08:	680e      	ldr	r6, [r1, #0]
 8008f0a:	bf08      	it	eq
 8008f0c:	694b      	ldreq	r3, [r1, #20]
 8008f0e:	600f      	str	r7, [r1, #0]
 8008f10:	bf18      	it	ne
 8008f12:	2300      	movne	r3, #0
 8008f14:	eba6 0807 	sub.w	r8, r6, r7
 8008f18:	608b      	str	r3, [r1, #8]
 8008f1a:	f1b8 0f00 	cmp.w	r8, #0
 8008f1e:	dd9c      	ble.n	8008e5a <__sflush_r+0x1a>
 8008f20:	6a21      	ldr	r1, [r4, #32]
 8008f22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f24:	4643      	mov	r3, r8
 8008f26:	463a      	mov	r2, r7
 8008f28:	4628      	mov	r0, r5
 8008f2a:	47b0      	blx	r6
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	dc06      	bgt.n	8008f3e <__sflush_r+0xfe>
 8008f30:	89a3      	ldrh	r3, [r4, #12]
 8008f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f36:	81a3      	strh	r3, [r4, #12]
 8008f38:	f04f 30ff 	mov.w	r0, #4294967295
 8008f3c:	e78e      	b.n	8008e5c <__sflush_r+0x1c>
 8008f3e:	4407      	add	r7, r0
 8008f40:	eba8 0800 	sub.w	r8, r8, r0
 8008f44:	e7e9      	b.n	8008f1a <__sflush_r+0xda>
 8008f46:	bf00      	nop
 8008f48:	20400001 	.word	0x20400001

08008f4c <_fflush_r>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	690b      	ldr	r3, [r1, #16]
 8008f50:	4605      	mov	r5, r0
 8008f52:	460c      	mov	r4, r1
 8008f54:	b913      	cbnz	r3, 8008f5c <_fflush_r+0x10>
 8008f56:	2500      	movs	r5, #0
 8008f58:	4628      	mov	r0, r5
 8008f5a:	bd38      	pop	{r3, r4, r5, pc}
 8008f5c:	b118      	cbz	r0, 8008f66 <_fflush_r+0x1a>
 8008f5e:	6983      	ldr	r3, [r0, #24]
 8008f60:	b90b      	cbnz	r3, 8008f66 <_fflush_r+0x1a>
 8008f62:	f000 f887 	bl	8009074 <__sinit>
 8008f66:	4b14      	ldr	r3, [pc, #80]	; (8008fb8 <_fflush_r+0x6c>)
 8008f68:	429c      	cmp	r4, r3
 8008f6a:	d11b      	bne.n	8008fa4 <_fflush_r+0x58>
 8008f6c:	686c      	ldr	r4, [r5, #4]
 8008f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d0ef      	beq.n	8008f56 <_fflush_r+0xa>
 8008f76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f78:	07d0      	lsls	r0, r2, #31
 8008f7a:	d404      	bmi.n	8008f86 <_fflush_r+0x3a>
 8008f7c:	0599      	lsls	r1, r3, #22
 8008f7e:	d402      	bmi.n	8008f86 <_fflush_r+0x3a>
 8008f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f82:	f000 f915 	bl	80091b0 <__retarget_lock_acquire_recursive>
 8008f86:	4628      	mov	r0, r5
 8008f88:	4621      	mov	r1, r4
 8008f8a:	f7ff ff59 	bl	8008e40 <__sflush_r>
 8008f8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f90:	07da      	lsls	r2, r3, #31
 8008f92:	4605      	mov	r5, r0
 8008f94:	d4e0      	bmi.n	8008f58 <_fflush_r+0xc>
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	059b      	lsls	r3, r3, #22
 8008f9a:	d4dd      	bmi.n	8008f58 <_fflush_r+0xc>
 8008f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f9e:	f000 f908 	bl	80091b2 <__retarget_lock_release_recursive>
 8008fa2:	e7d9      	b.n	8008f58 <_fflush_r+0xc>
 8008fa4:	4b05      	ldr	r3, [pc, #20]	; (8008fbc <_fflush_r+0x70>)
 8008fa6:	429c      	cmp	r4, r3
 8008fa8:	d101      	bne.n	8008fae <_fflush_r+0x62>
 8008faa:	68ac      	ldr	r4, [r5, #8]
 8008fac:	e7df      	b.n	8008f6e <_fflush_r+0x22>
 8008fae:	4b04      	ldr	r3, [pc, #16]	; (8008fc0 <_fflush_r+0x74>)
 8008fb0:	429c      	cmp	r4, r3
 8008fb2:	bf08      	it	eq
 8008fb4:	68ec      	ldreq	r4, [r5, #12]
 8008fb6:	e7da      	b.n	8008f6e <_fflush_r+0x22>
 8008fb8:	08009904 	.word	0x08009904
 8008fbc:	08009924 	.word	0x08009924
 8008fc0:	080098e4 	.word	0x080098e4

08008fc4 <std>:
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	b510      	push	{r4, lr}
 8008fc8:	4604      	mov	r4, r0
 8008fca:	e9c0 3300 	strd	r3, r3, [r0]
 8008fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fd2:	6083      	str	r3, [r0, #8]
 8008fd4:	8181      	strh	r1, [r0, #12]
 8008fd6:	6643      	str	r3, [r0, #100]	; 0x64
 8008fd8:	81c2      	strh	r2, [r0, #14]
 8008fda:	6183      	str	r3, [r0, #24]
 8008fdc:	4619      	mov	r1, r3
 8008fde:	2208      	movs	r2, #8
 8008fe0:	305c      	adds	r0, #92	; 0x5c
 8008fe2:	f7fb fed5 	bl	8004d90 <memset>
 8008fe6:	4b05      	ldr	r3, [pc, #20]	; (8008ffc <std+0x38>)
 8008fe8:	6263      	str	r3, [r4, #36]	; 0x24
 8008fea:	4b05      	ldr	r3, [pc, #20]	; (8009000 <std+0x3c>)
 8008fec:	62a3      	str	r3, [r4, #40]	; 0x28
 8008fee:	4b05      	ldr	r3, [pc, #20]	; (8009004 <std+0x40>)
 8008ff0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ff2:	4b05      	ldr	r3, [pc, #20]	; (8009008 <std+0x44>)
 8008ff4:	6224      	str	r4, [r4, #32]
 8008ff6:	6323      	str	r3, [r4, #48]	; 0x30
 8008ff8:	bd10      	pop	{r4, pc}
 8008ffa:	bf00      	nop
 8008ffc:	08009319 	.word	0x08009319
 8009000:	0800933b 	.word	0x0800933b
 8009004:	08009373 	.word	0x08009373
 8009008:	08009397 	.word	0x08009397

0800900c <_cleanup_r>:
 800900c:	4901      	ldr	r1, [pc, #4]	; (8009014 <_cleanup_r+0x8>)
 800900e:	f000 b8af 	b.w	8009170 <_fwalk_reent>
 8009012:	bf00      	nop
 8009014:	08008f4d 	.word	0x08008f4d

08009018 <__sfmoreglue>:
 8009018:	b570      	push	{r4, r5, r6, lr}
 800901a:	2268      	movs	r2, #104	; 0x68
 800901c:	1e4d      	subs	r5, r1, #1
 800901e:	4355      	muls	r5, r2
 8009020:	460e      	mov	r6, r1
 8009022:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009026:	f7ff fa59 	bl	80084dc <_malloc_r>
 800902a:	4604      	mov	r4, r0
 800902c:	b140      	cbz	r0, 8009040 <__sfmoreglue+0x28>
 800902e:	2100      	movs	r1, #0
 8009030:	e9c0 1600 	strd	r1, r6, [r0]
 8009034:	300c      	adds	r0, #12
 8009036:	60a0      	str	r0, [r4, #8]
 8009038:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800903c:	f7fb fea8 	bl	8004d90 <memset>
 8009040:	4620      	mov	r0, r4
 8009042:	bd70      	pop	{r4, r5, r6, pc}

08009044 <__sfp_lock_acquire>:
 8009044:	4801      	ldr	r0, [pc, #4]	; (800904c <__sfp_lock_acquire+0x8>)
 8009046:	f000 b8b3 	b.w	80091b0 <__retarget_lock_acquire_recursive>
 800904a:	bf00      	nop
 800904c:	20000425 	.word	0x20000425

08009050 <__sfp_lock_release>:
 8009050:	4801      	ldr	r0, [pc, #4]	; (8009058 <__sfp_lock_release+0x8>)
 8009052:	f000 b8ae 	b.w	80091b2 <__retarget_lock_release_recursive>
 8009056:	bf00      	nop
 8009058:	20000425 	.word	0x20000425

0800905c <__sinit_lock_acquire>:
 800905c:	4801      	ldr	r0, [pc, #4]	; (8009064 <__sinit_lock_acquire+0x8>)
 800905e:	f000 b8a7 	b.w	80091b0 <__retarget_lock_acquire_recursive>
 8009062:	bf00      	nop
 8009064:	20000426 	.word	0x20000426

08009068 <__sinit_lock_release>:
 8009068:	4801      	ldr	r0, [pc, #4]	; (8009070 <__sinit_lock_release+0x8>)
 800906a:	f000 b8a2 	b.w	80091b2 <__retarget_lock_release_recursive>
 800906e:	bf00      	nop
 8009070:	20000426 	.word	0x20000426

08009074 <__sinit>:
 8009074:	b510      	push	{r4, lr}
 8009076:	4604      	mov	r4, r0
 8009078:	f7ff fff0 	bl	800905c <__sinit_lock_acquire>
 800907c:	69a3      	ldr	r3, [r4, #24]
 800907e:	b11b      	cbz	r3, 8009088 <__sinit+0x14>
 8009080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009084:	f7ff bff0 	b.w	8009068 <__sinit_lock_release>
 8009088:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800908c:	6523      	str	r3, [r4, #80]	; 0x50
 800908e:	4b13      	ldr	r3, [pc, #76]	; (80090dc <__sinit+0x68>)
 8009090:	4a13      	ldr	r2, [pc, #76]	; (80090e0 <__sinit+0x6c>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	62a2      	str	r2, [r4, #40]	; 0x28
 8009096:	42a3      	cmp	r3, r4
 8009098:	bf04      	itt	eq
 800909a:	2301      	moveq	r3, #1
 800909c:	61a3      	streq	r3, [r4, #24]
 800909e:	4620      	mov	r0, r4
 80090a0:	f000 f820 	bl	80090e4 <__sfp>
 80090a4:	6060      	str	r0, [r4, #4]
 80090a6:	4620      	mov	r0, r4
 80090a8:	f000 f81c 	bl	80090e4 <__sfp>
 80090ac:	60a0      	str	r0, [r4, #8]
 80090ae:	4620      	mov	r0, r4
 80090b0:	f000 f818 	bl	80090e4 <__sfp>
 80090b4:	2200      	movs	r2, #0
 80090b6:	60e0      	str	r0, [r4, #12]
 80090b8:	2104      	movs	r1, #4
 80090ba:	6860      	ldr	r0, [r4, #4]
 80090bc:	f7ff ff82 	bl	8008fc4 <std>
 80090c0:	68a0      	ldr	r0, [r4, #8]
 80090c2:	2201      	movs	r2, #1
 80090c4:	2109      	movs	r1, #9
 80090c6:	f7ff ff7d 	bl	8008fc4 <std>
 80090ca:	68e0      	ldr	r0, [r4, #12]
 80090cc:	2202      	movs	r2, #2
 80090ce:	2112      	movs	r1, #18
 80090d0:	f7ff ff78 	bl	8008fc4 <std>
 80090d4:	2301      	movs	r3, #1
 80090d6:	61a3      	str	r3, [r4, #24]
 80090d8:	e7d2      	b.n	8009080 <__sinit+0xc>
 80090da:	bf00      	nop
 80090dc:	080094a0 	.word	0x080094a0
 80090e0:	0800900d 	.word	0x0800900d

080090e4 <__sfp>:
 80090e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e6:	4607      	mov	r7, r0
 80090e8:	f7ff ffac 	bl	8009044 <__sfp_lock_acquire>
 80090ec:	4b1e      	ldr	r3, [pc, #120]	; (8009168 <__sfp+0x84>)
 80090ee:	681e      	ldr	r6, [r3, #0]
 80090f0:	69b3      	ldr	r3, [r6, #24]
 80090f2:	b913      	cbnz	r3, 80090fa <__sfp+0x16>
 80090f4:	4630      	mov	r0, r6
 80090f6:	f7ff ffbd 	bl	8009074 <__sinit>
 80090fa:	3648      	adds	r6, #72	; 0x48
 80090fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009100:	3b01      	subs	r3, #1
 8009102:	d503      	bpl.n	800910c <__sfp+0x28>
 8009104:	6833      	ldr	r3, [r6, #0]
 8009106:	b30b      	cbz	r3, 800914c <__sfp+0x68>
 8009108:	6836      	ldr	r6, [r6, #0]
 800910a:	e7f7      	b.n	80090fc <__sfp+0x18>
 800910c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009110:	b9d5      	cbnz	r5, 8009148 <__sfp+0x64>
 8009112:	4b16      	ldr	r3, [pc, #88]	; (800916c <__sfp+0x88>)
 8009114:	60e3      	str	r3, [r4, #12]
 8009116:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800911a:	6665      	str	r5, [r4, #100]	; 0x64
 800911c:	f000 f847 	bl	80091ae <__retarget_lock_init_recursive>
 8009120:	f7ff ff96 	bl	8009050 <__sfp_lock_release>
 8009124:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009128:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800912c:	6025      	str	r5, [r4, #0]
 800912e:	61a5      	str	r5, [r4, #24]
 8009130:	2208      	movs	r2, #8
 8009132:	4629      	mov	r1, r5
 8009134:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009138:	f7fb fe2a 	bl	8004d90 <memset>
 800913c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009140:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009144:	4620      	mov	r0, r4
 8009146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009148:	3468      	adds	r4, #104	; 0x68
 800914a:	e7d9      	b.n	8009100 <__sfp+0x1c>
 800914c:	2104      	movs	r1, #4
 800914e:	4638      	mov	r0, r7
 8009150:	f7ff ff62 	bl	8009018 <__sfmoreglue>
 8009154:	4604      	mov	r4, r0
 8009156:	6030      	str	r0, [r6, #0]
 8009158:	2800      	cmp	r0, #0
 800915a:	d1d5      	bne.n	8009108 <__sfp+0x24>
 800915c:	f7ff ff78 	bl	8009050 <__sfp_lock_release>
 8009160:	230c      	movs	r3, #12
 8009162:	603b      	str	r3, [r7, #0]
 8009164:	e7ee      	b.n	8009144 <__sfp+0x60>
 8009166:	bf00      	nop
 8009168:	080094a0 	.word	0x080094a0
 800916c:	ffff0001 	.word	0xffff0001

08009170 <_fwalk_reent>:
 8009170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009174:	4606      	mov	r6, r0
 8009176:	4688      	mov	r8, r1
 8009178:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800917c:	2700      	movs	r7, #0
 800917e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009182:	f1b9 0901 	subs.w	r9, r9, #1
 8009186:	d505      	bpl.n	8009194 <_fwalk_reent+0x24>
 8009188:	6824      	ldr	r4, [r4, #0]
 800918a:	2c00      	cmp	r4, #0
 800918c:	d1f7      	bne.n	800917e <_fwalk_reent+0xe>
 800918e:	4638      	mov	r0, r7
 8009190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009194:	89ab      	ldrh	r3, [r5, #12]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d907      	bls.n	80091aa <_fwalk_reent+0x3a>
 800919a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800919e:	3301      	adds	r3, #1
 80091a0:	d003      	beq.n	80091aa <_fwalk_reent+0x3a>
 80091a2:	4629      	mov	r1, r5
 80091a4:	4630      	mov	r0, r6
 80091a6:	47c0      	blx	r8
 80091a8:	4307      	orrs	r7, r0
 80091aa:	3568      	adds	r5, #104	; 0x68
 80091ac:	e7e9      	b.n	8009182 <_fwalk_reent+0x12>

080091ae <__retarget_lock_init_recursive>:
 80091ae:	4770      	bx	lr

080091b0 <__retarget_lock_acquire_recursive>:
 80091b0:	4770      	bx	lr

080091b2 <__retarget_lock_release_recursive>:
 80091b2:	4770      	bx	lr

080091b4 <__swhatbuf_r>:
 80091b4:	b570      	push	{r4, r5, r6, lr}
 80091b6:	460e      	mov	r6, r1
 80091b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091bc:	2900      	cmp	r1, #0
 80091be:	b096      	sub	sp, #88	; 0x58
 80091c0:	4614      	mov	r4, r2
 80091c2:	461d      	mov	r5, r3
 80091c4:	da08      	bge.n	80091d8 <__swhatbuf_r+0x24>
 80091c6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	602a      	str	r2, [r5, #0]
 80091ce:	061a      	lsls	r2, r3, #24
 80091d0:	d410      	bmi.n	80091f4 <__swhatbuf_r+0x40>
 80091d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091d6:	e00e      	b.n	80091f6 <__swhatbuf_r+0x42>
 80091d8:	466a      	mov	r2, sp
 80091da:	f000 f903 	bl	80093e4 <_fstat_r>
 80091de:	2800      	cmp	r0, #0
 80091e0:	dbf1      	blt.n	80091c6 <__swhatbuf_r+0x12>
 80091e2:	9a01      	ldr	r2, [sp, #4]
 80091e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80091e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80091ec:	425a      	negs	r2, r3
 80091ee:	415a      	adcs	r2, r3
 80091f0:	602a      	str	r2, [r5, #0]
 80091f2:	e7ee      	b.n	80091d2 <__swhatbuf_r+0x1e>
 80091f4:	2340      	movs	r3, #64	; 0x40
 80091f6:	2000      	movs	r0, #0
 80091f8:	6023      	str	r3, [r4, #0]
 80091fa:	b016      	add	sp, #88	; 0x58
 80091fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009200 <__smakebuf_r>:
 8009200:	898b      	ldrh	r3, [r1, #12]
 8009202:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009204:	079d      	lsls	r5, r3, #30
 8009206:	4606      	mov	r6, r0
 8009208:	460c      	mov	r4, r1
 800920a:	d507      	bpl.n	800921c <__smakebuf_r+0x1c>
 800920c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009210:	6023      	str	r3, [r4, #0]
 8009212:	6123      	str	r3, [r4, #16]
 8009214:	2301      	movs	r3, #1
 8009216:	6163      	str	r3, [r4, #20]
 8009218:	b002      	add	sp, #8
 800921a:	bd70      	pop	{r4, r5, r6, pc}
 800921c:	ab01      	add	r3, sp, #4
 800921e:	466a      	mov	r2, sp
 8009220:	f7ff ffc8 	bl	80091b4 <__swhatbuf_r>
 8009224:	9900      	ldr	r1, [sp, #0]
 8009226:	4605      	mov	r5, r0
 8009228:	4630      	mov	r0, r6
 800922a:	f7ff f957 	bl	80084dc <_malloc_r>
 800922e:	b948      	cbnz	r0, 8009244 <__smakebuf_r+0x44>
 8009230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009234:	059a      	lsls	r2, r3, #22
 8009236:	d4ef      	bmi.n	8009218 <__smakebuf_r+0x18>
 8009238:	f023 0303 	bic.w	r3, r3, #3
 800923c:	f043 0302 	orr.w	r3, r3, #2
 8009240:	81a3      	strh	r3, [r4, #12]
 8009242:	e7e3      	b.n	800920c <__smakebuf_r+0xc>
 8009244:	4b0d      	ldr	r3, [pc, #52]	; (800927c <__smakebuf_r+0x7c>)
 8009246:	62b3      	str	r3, [r6, #40]	; 0x28
 8009248:	89a3      	ldrh	r3, [r4, #12]
 800924a:	6020      	str	r0, [r4, #0]
 800924c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009250:	81a3      	strh	r3, [r4, #12]
 8009252:	9b00      	ldr	r3, [sp, #0]
 8009254:	6163      	str	r3, [r4, #20]
 8009256:	9b01      	ldr	r3, [sp, #4]
 8009258:	6120      	str	r0, [r4, #16]
 800925a:	b15b      	cbz	r3, 8009274 <__smakebuf_r+0x74>
 800925c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009260:	4630      	mov	r0, r6
 8009262:	f000 f8d1 	bl	8009408 <_isatty_r>
 8009266:	b128      	cbz	r0, 8009274 <__smakebuf_r+0x74>
 8009268:	89a3      	ldrh	r3, [r4, #12]
 800926a:	f023 0303 	bic.w	r3, r3, #3
 800926e:	f043 0301 	orr.w	r3, r3, #1
 8009272:	81a3      	strh	r3, [r4, #12]
 8009274:	89a0      	ldrh	r0, [r4, #12]
 8009276:	4305      	orrs	r5, r0
 8009278:	81a5      	strh	r5, [r4, #12]
 800927a:	e7cd      	b.n	8009218 <__smakebuf_r+0x18>
 800927c:	0800900d 	.word	0x0800900d

08009280 <_malloc_usable_size_r>:
 8009280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009284:	1f18      	subs	r0, r3, #4
 8009286:	2b00      	cmp	r3, #0
 8009288:	bfbc      	itt	lt
 800928a:	580b      	ldrlt	r3, [r1, r0]
 800928c:	18c0      	addlt	r0, r0, r3
 800928e:	4770      	bx	lr

08009290 <_raise_r>:
 8009290:	291f      	cmp	r1, #31
 8009292:	b538      	push	{r3, r4, r5, lr}
 8009294:	4604      	mov	r4, r0
 8009296:	460d      	mov	r5, r1
 8009298:	d904      	bls.n	80092a4 <_raise_r+0x14>
 800929a:	2316      	movs	r3, #22
 800929c:	6003      	str	r3, [r0, #0]
 800929e:	f04f 30ff 	mov.w	r0, #4294967295
 80092a2:	bd38      	pop	{r3, r4, r5, pc}
 80092a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80092a6:	b112      	cbz	r2, 80092ae <_raise_r+0x1e>
 80092a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092ac:	b94b      	cbnz	r3, 80092c2 <_raise_r+0x32>
 80092ae:	4620      	mov	r0, r4
 80092b0:	f000 f830 	bl	8009314 <_getpid_r>
 80092b4:	462a      	mov	r2, r5
 80092b6:	4601      	mov	r1, r0
 80092b8:	4620      	mov	r0, r4
 80092ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092be:	f000 b817 	b.w	80092f0 <_kill_r>
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d00a      	beq.n	80092dc <_raise_r+0x4c>
 80092c6:	1c59      	adds	r1, r3, #1
 80092c8:	d103      	bne.n	80092d2 <_raise_r+0x42>
 80092ca:	2316      	movs	r3, #22
 80092cc:	6003      	str	r3, [r0, #0]
 80092ce:	2001      	movs	r0, #1
 80092d0:	e7e7      	b.n	80092a2 <_raise_r+0x12>
 80092d2:	2400      	movs	r4, #0
 80092d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80092d8:	4628      	mov	r0, r5
 80092da:	4798      	blx	r3
 80092dc:	2000      	movs	r0, #0
 80092de:	e7e0      	b.n	80092a2 <_raise_r+0x12>

080092e0 <raise>:
 80092e0:	4b02      	ldr	r3, [pc, #8]	; (80092ec <raise+0xc>)
 80092e2:	4601      	mov	r1, r0
 80092e4:	6818      	ldr	r0, [r3, #0]
 80092e6:	f7ff bfd3 	b.w	8009290 <_raise_r>
 80092ea:	bf00      	nop
 80092ec:	2000007c 	.word	0x2000007c

080092f0 <_kill_r>:
 80092f0:	b538      	push	{r3, r4, r5, lr}
 80092f2:	4d07      	ldr	r5, [pc, #28]	; (8009310 <_kill_r+0x20>)
 80092f4:	2300      	movs	r3, #0
 80092f6:	4604      	mov	r4, r0
 80092f8:	4608      	mov	r0, r1
 80092fa:	4611      	mov	r1, r2
 80092fc:	602b      	str	r3, [r5, #0]
 80092fe:	f7f7 fe0d 	bl	8000f1c <_kill>
 8009302:	1c43      	adds	r3, r0, #1
 8009304:	d102      	bne.n	800930c <_kill_r+0x1c>
 8009306:	682b      	ldr	r3, [r5, #0]
 8009308:	b103      	cbz	r3, 800930c <_kill_r+0x1c>
 800930a:	6023      	str	r3, [r4, #0]
 800930c:	bd38      	pop	{r3, r4, r5, pc}
 800930e:	bf00      	nop
 8009310:	20000420 	.word	0x20000420

08009314 <_getpid_r>:
 8009314:	f7f7 bdfa 	b.w	8000f0c <_getpid>

08009318 <__sread>:
 8009318:	b510      	push	{r4, lr}
 800931a:	460c      	mov	r4, r1
 800931c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009320:	f000 f894 	bl	800944c <_read_r>
 8009324:	2800      	cmp	r0, #0
 8009326:	bfab      	itete	ge
 8009328:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800932a:	89a3      	ldrhlt	r3, [r4, #12]
 800932c:	181b      	addge	r3, r3, r0
 800932e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009332:	bfac      	ite	ge
 8009334:	6563      	strge	r3, [r4, #84]	; 0x54
 8009336:	81a3      	strhlt	r3, [r4, #12]
 8009338:	bd10      	pop	{r4, pc}

0800933a <__swrite>:
 800933a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800933e:	461f      	mov	r7, r3
 8009340:	898b      	ldrh	r3, [r1, #12]
 8009342:	05db      	lsls	r3, r3, #23
 8009344:	4605      	mov	r5, r0
 8009346:	460c      	mov	r4, r1
 8009348:	4616      	mov	r6, r2
 800934a:	d505      	bpl.n	8009358 <__swrite+0x1e>
 800934c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009350:	2302      	movs	r3, #2
 8009352:	2200      	movs	r2, #0
 8009354:	f000 f868 	bl	8009428 <_lseek_r>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800935e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009362:	81a3      	strh	r3, [r4, #12]
 8009364:	4632      	mov	r2, r6
 8009366:	463b      	mov	r3, r7
 8009368:	4628      	mov	r0, r5
 800936a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800936e:	f000 b817 	b.w	80093a0 <_write_r>

08009372 <__sseek>:
 8009372:	b510      	push	{r4, lr}
 8009374:	460c      	mov	r4, r1
 8009376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800937a:	f000 f855 	bl	8009428 <_lseek_r>
 800937e:	1c43      	adds	r3, r0, #1
 8009380:	89a3      	ldrh	r3, [r4, #12]
 8009382:	bf15      	itete	ne
 8009384:	6560      	strne	r0, [r4, #84]	; 0x54
 8009386:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800938a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800938e:	81a3      	strheq	r3, [r4, #12]
 8009390:	bf18      	it	ne
 8009392:	81a3      	strhne	r3, [r4, #12]
 8009394:	bd10      	pop	{r4, pc}

08009396 <__sclose>:
 8009396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800939a:	f000 b813 	b.w	80093c4 <_close_r>
	...

080093a0 <_write_r>:
 80093a0:	b538      	push	{r3, r4, r5, lr}
 80093a2:	4d07      	ldr	r5, [pc, #28]	; (80093c0 <_write_r+0x20>)
 80093a4:	4604      	mov	r4, r0
 80093a6:	4608      	mov	r0, r1
 80093a8:	4611      	mov	r1, r2
 80093aa:	2200      	movs	r2, #0
 80093ac:	602a      	str	r2, [r5, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	f7f7 fdeb 	bl	8000f8a <_write>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_write_r+0x1e>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_write_r+0x1e>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	20000420 	.word	0x20000420

080093c4 <_close_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d06      	ldr	r5, [pc, #24]	; (80093e0 <_close_r+0x1c>)
 80093c8:	2300      	movs	r3, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	f7f7 fdf7 	bl	8000fc2 <_close>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_close_r+0x1a>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_close_r+0x1a>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	20000420 	.word	0x20000420

080093e4 <_fstat_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4d07      	ldr	r5, [pc, #28]	; (8009404 <_fstat_r+0x20>)
 80093e8:	2300      	movs	r3, #0
 80093ea:	4604      	mov	r4, r0
 80093ec:	4608      	mov	r0, r1
 80093ee:	4611      	mov	r1, r2
 80093f0:	602b      	str	r3, [r5, #0]
 80093f2:	f7f7 fdf2 	bl	8000fda <_fstat>
 80093f6:	1c43      	adds	r3, r0, #1
 80093f8:	d102      	bne.n	8009400 <_fstat_r+0x1c>
 80093fa:	682b      	ldr	r3, [r5, #0]
 80093fc:	b103      	cbz	r3, 8009400 <_fstat_r+0x1c>
 80093fe:	6023      	str	r3, [r4, #0]
 8009400:	bd38      	pop	{r3, r4, r5, pc}
 8009402:	bf00      	nop
 8009404:	20000420 	.word	0x20000420

08009408 <_isatty_r>:
 8009408:	b538      	push	{r3, r4, r5, lr}
 800940a:	4d06      	ldr	r5, [pc, #24]	; (8009424 <_isatty_r+0x1c>)
 800940c:	2300      	movs	r3, #0
 800940e:	4604      	mov	r4, r0
 8009410:	4608      	mov	r0, r1
 8009412:	602b      	str	r3, [r5, #0]
 8009414:	f7f7 fdf1 	bl	8000ffa <_isatty>
 8009418:	1c43      	adds	r3, r0, #1
 800941a:	d102      	bne.n	8009422 <_isatty_r+0x1a>
 800941c:	682b      	ldr	r3, [r5, #0]
 800941e:	b103      	cbz	r3, 8009422 <_isatty_r+0x1a>
 8009420:	6023      	str	r3, [r4, #0]
 8009422:	bd38      	pop	{r3, r4, r5, pc}
 8009424:	20000420 	.word	0x20000420

08009428 <_lseek_r>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	4d07      	ldr	r5, [pc, #28]	; (8009448 <_lseek_r+0x20>)
 800942c:	4604      	mov	r4, r0
 800942e:	4608      	mov	r0, r1
 8009430:	4611      	mov	r1, r2
 8009432:	2200      	movs	r2, #0
 8009434:	602a      	str	r2, [r5, #0]
 8009436:	461a      	mov	r2, r3
 8009438:	f7f7 fdea 	bl	8001010 <_lseek>
 800943c:	1c43      	adds	r3, r0, #1
 800943e:	d102      	bne.n	8009446 <_lseek_r+0x1e>
 8009440:	682b      	ldr	r3, [r5, #0]
 8009442:	b103      	cbz	r3, 8009446 <_lseek_r+0x1e>
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	bd38      	pop	{r3, r4, r5, pc}
 8009448:	20000420 	.word	0x20000420

0800944c <_read_r>:
 800944c:	b538      	push	{r3, r4, r5, lr}
 800944e:	4d07      	ldr	r5, [pc, #28]	; (800946c <_read_r+0x20>)
 8009450:	4604      	mov	r4, r0
 8009452:	4608      	mov	r0, r1
 8009454:	4611      	mov	r1, r2
 8009456:	2200      	movs	r2, #0
 8009458:	602a      	str	r2, [r5, #0]
 800945a:	461a      	mov	r2, r3
 800945c:	f7f7 fd78 	bl	8000f50 <_read>
 8009460:	1c43      	adds	r3, r0, #1
 8009462:	d102      	bne.n	800946a <_read_r+0x1e>
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	b103      	cbz	r3, 800946a <_read_r+0x1e>
 8009468:	6023      	str	r3, [r4, #0]
 800946a:	bd38      	pop	{r3, r4, r5, pc}
 800946c:	20000420 	.word	0x20000420

08009470 <_init>:
 8009470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009472:	bf00      	nop
 8009474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009476:	bc08      	pop	{r3}
 8009478:	469e      	mov	lr, r3
 800947a:	4770      	bx	lr

0800947c <_fini>:
 800947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947e:	bf00      	nop
 8009480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009482:	bc08      	pop	{r3}
 8009484:	469e      	mov	lr, r3
 8009486:	4770      	bx	lr
