[[insns-vclmulh, Vector Carry-less Multiply]]
= vclmulh.[vv,vx]

Synopsis::
Vector Carry-less Multiply Upper Part by vector or immediate.

Mnemonic::
vclmulh.vv vd, vs2, vs1 +
vclmulh.vx vd, vs2, rs1

Encoding (Vector-Vector)::
[wavedrom, , svg]
....
{reg:[
{bits: 7, name: 'OP-V'},
{bits: 5, name: 'vd'},
{bits: 3, name: 'OPMVV'},
{bits: 5, name: 'vs1'},
{bits: 5, name: 'vs2'},
{bits: 1, name: 'vm=1'},
{bits: 6, name: 'funct6'},
]}
....

Encoding (Vector-Scalar)::
[wavedrom, , svg]
....
{reg:[
{bits: 7, name: 'OP-V'},
{bits: 5, name: 'vd'},
{bits: 3, name: 'OPMVV'},
{bits: 5, name: 'rs1'},
{bits: 5, name: 'vs2'},
{bits: 1, name: 'vm=1'},
{bits: 6, name: 'funct6'},
]}
....

Description:: 
This instruction performs a carry-less multiply operation to all
active elements in the vector register group specified by `vs2`.
The other operand can come from a vector register group `vs1`, or a scalar
integer register `rs1`.
For the scalar integer register, the operand is zero extended or truncated
to `SEW` bits as appropriate.
For each elements the `SEW-1` upper bits of the `(2 * SEW - 1)`-bit result are 
returned. The most significant bit of each `SEW`-wide element is always 0.

This instruction is only defined for `SEW=64`. The use of any other SEW with this instruction is reserved.

Operation::
[source,sail]
--
function clmulh(x, y, SEW) = { // TODO: not real Sail Code yet
  // i=0 could be skipped, as x >> SEW will be 0
  result : bits(SEW) = zeros();
  foreach (i from 0 to (SEW - 1)) {
    if y[i] == bitone then result = result ^ (x >> (SEW - i));
  };
  result
}

function clause execute (VCLMULH_VV(vs2, vs1, vd)) = {
  foreach (i from vstart to vl) {
      set_velem(vd, i, clmulh(get_velem(vs1,i), get_velem(vs2,i)));
  }
  RETIRE_SUCCESS
}

function clause execute (VCLMULH_VX(vs2, rs1, vd)) = {
  foreach (i from vstart to vl) {
      set_velem(vd, i, clmulh(X(rs1), get_velem(vs2,i)));
  }
  RETIRE_SUCCESS
}
--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

| <<zvkb>>
| v0.1.0
| In Development
|===




