
*** Running vivado
    with args -log FFT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FFT.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 314.469 ; gain = 104.359
INFO: [Synth 8-638] synthesizing module 'FFT' [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/synth/FFT.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'FFT' (45#1) [e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/synth/FFT.vhd:83]
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 464.457 ; gain = 254.348
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 464.457 ; gain = 254.348
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 613.008 ; gain = 0.223
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 613.008 ; gain = 402.898
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 613.008 ; gain = 402.898
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 613.008 ; gain = 402.898
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:34 . Memory (MB): peak = 613.008 ; gain = 402.898
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 613.008 ; gain = 402.898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 656.508 ; gain = 446.398
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 674.496 ; gain = 464.387
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:03 . Memory (MB): peak = 684.836 ; gain = 474.727
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 684.836 ; gain = 474.727
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:04 . Memory (MB): peak = 684.836 ; gain = 474.727
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 684.836 ; gain = 474.727
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 684.836 ; gain = 474.727
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 684.836 ; gain = 474.727
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 684.836 ; gain = 474.727

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT1      |    20|
|4     |LUT2      |   116|
|5     |LUT3      |   231|
|6     |LUT4      |    49|
|7     |LUT5      |    37|
|8     |LUT6      |   243|
|9     |MUXCY     |   156|
|10    |MUXF7     |    36|
|11    |MUXF8     |    18|
|12    |RAMB18E1  |     1|
|13    |RAMB18SDP |     4|
|14    |SRL16E    |   241|
|15    |XORCY     |   143|
|16    |FDE       |    10|
|17    |FDRE      |  1136|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 684.836 ; gain = 474.727
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 684.836 ; gain = 451.738
