#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Dec 13 06:19:12 2017
# Process ID: 9064
# Current directory: D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1
# Command line: vivado.exe -log top_logic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_logic.tcl
# Log file: D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1/top_logic.vds
# Journal file: D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_logic.tcl -notrace
Command: synth_design -top top_logic -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 366.609 ; gain = 96.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_logic' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/top_logic.v:5]
INFO: [Synth 8-638] synthesizing module 'xvga' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:29]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_50MHz' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ClkDiv_50MHz.v:5]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_50MHz' (1#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ClkDiv_50MHz.v:5]
INFO: [Synth 8-638] synthesizing module 'draw_score' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_score.v:5]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter HEIGHT bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_score' (2#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_score.v:5]
INFO: [Synth 8-638] synthesizing module 'draw_shape' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_shape.v:5]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_shape' (3#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_shape.v:5]
INFO: [Synth 8-638] synthesizing module 'draw_ball' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_ball.v:5]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter HEIGHT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_ball' (4#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_ball.v:5]
INFO: [Synth 8-638] synthesizing module 'board' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/board.v:5]
INFO: [Synth 8-256] done synthesizing module 'board' (5#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/board.v:5]
INFO: [Synth 8-638] synthesizing module 'ball_movement' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ball_movement.v:5]
	Parameter X bound to: 200 - type: integer 
	Parameter Y bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ball_movement' (6#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ball_movement.v:5]
INFO: [Synth 8-638] synthesizing module 'paddle1_movement' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/paddle1_movement.v:5]
	Parameter X bound to: 400 - type: integer 
	Parameter Y bound to: 580 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'paddle1_movement' (7#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/paddle1_movement.v:5]
INFO: [Synth 8-638] synthesizing module 'output_pixels' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/final_out.v:5]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter HEIGHT bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_pixels' (8#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/final_out.v:5]
WARNING: [Synth 8-6014] Unused sequential element vblank_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:126]
WARNING: [Synth 8-6014] Unused sequential element hblank_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:125]
INFO: [Synth 8-256] done synthesizing module 'xvga' (9#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:29]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_5Hz' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/clkdiv_5hz.v:1]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_5Hz' (10#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/clkdiv_5hz.v:1]
INFO: [Synth 8-638] synthesizing module 'SPIcomponent' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spicomponent.v:26]
INFO: [Synth 8-638] synthesizing module 'SPImaster' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spimaster.v:22]
	Parameter state_type_idle bound to: 3'b000 
	Parameter state_type_configure bound to: 3'b001 
	Parameter state_type_transmitting bound to: 3'b010 
	Parameter state_type_recieving bound to: 3'b011 
	Parameter state_type_finished bound to: 3'b100 
	Parameter state_type_break bound to: 3'b101 
	Parameter state_type_holding bound to: 3'b110 
	Parameter data_type_y_axis bound to: 2'b01 
	Parameter configure_type_powerCtl bound to: 2'b00 
	Parameter configure_type_bwRate bound to: 2'b01 
	Parameter configure_type_dataFormat bound to: 2'b10 
	Parameter POWER_CTL bound to: 16'b0010110100001000 
	Parameter BW_RATE bound to: 16'b0010110000001000 
	Parameter DATA_FORMAT bound to: 16'b0011000100000000 
	Parameter yAxis0 bound to: 16'b1011010000000000 
	Parameter yAxis1 bound to: 16'b1011010100000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spimaster.v:120]
INFO: [Synth 8-256] done synthesizing module 'SPImaster' (11#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spimaster.v:22]
INFO: [Synth 8-638] synthesizing module 'SPIinterface' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spiinterface.v:21]
	Parameter CLKDIVIDER bound to: 8'b11111111 
	Parameter TxType_idle bound to: 2'b00 
	Parameter TxType_transmitting bound to: 2'b01 
	Parameter RxType_idle bound to: 2'b00 
	Parameter RxType_recieving bound to: 2'b01 
	Parameter SCLKType_idle bound to: 2'b00 
	Parameter SCLKType_running bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spiinterface.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spiinterface.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spiinterface.v:197]
INFO: [Synth 8-256] done synthesizing module 'SPIinterface' (12#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spiinterface.v:21]
INFO: [Synth 8-638] synthesizing module 'slaveSelect' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/slaveselect.v:16]
INFO: [Synth 8-256] done synthesizing module 'slaveSelect' (13#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/slaveselect.v:16]
INFO: [Synth 8-256] done synthesizing module 'SPIcomponent' (14#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/spicomponent.v:26]
INFO: [Synth 8-638] synthesizing module 'temp_sensor' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/temp_sensor.v:1]
	Parameter N bound to: 200 - type: integer 
	Parameter ready bound to: 4'b0000 
	Parameter idle bound to: 4'b0001 
	Parameter start bound to: 4'b0010 
	Parameter add1 bound to: 4'b0011 
	Parameter add2 bound to: 4'b0100 
	Parameter idle1 bound to: 4'b0101 
	Parameter wait1 bound to: 4'b0110 
	Parameter add3 bound to: 4'b0111 
	Parameter add4 bound to: 4'b1000 
	Parameter add5 bound to: 4'b1001 
	Parameter stop bound to: 4'b1010 
	Parameter stop1 bound to: 4'b1011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/temp_sensor.v:98]
INFO: [Synth 8-256] done synthesizing module 'temp_sensor' (15#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/temp_sensor.v:1]
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1/.Xil/Vivado-9064-ZhenyuPan/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_mcs_0' (16#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1/.Xil/Vivado-9064-ZhenyuPan/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top_logic' (17#1) [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/top_logic.v:5]
WARNING: [Synth 8-3331] design paddle1_movement has unconnected port ACL_IN[9]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[9]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[8]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[7]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[6]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[5]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[4]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[3]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[2]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[1]
WARNING: [Synth 8-3331] design ball_movement has unconnected port paddle1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 408.691 ; gain = 138.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.691 ; gain = 138.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1/.Xil/Vivado-9064-ZhenyuPan/dcp3/microblaze_mcs_0_in_context.xdc] for cell 'MCS'
Finished Parsing XDC File [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1/.Xil/Vivado-9064-ZhenyuPan/dcp3/microblaze_mcs_0_in_context.xdc] for cell 'MCS'
Parsing XDC File [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_logic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_logic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 740.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MCS. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_score.v:67]
WARNING: [Synth 8-6014] Unused sequential element NUMBER_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_score.v:46]
INFO: [Synth 8-4471] merging register 'v_y_reg[1:0]' into 'v_x_reg[1:0]' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ball_movement.v:54]
WARNING: [Synth 8-6014] Unused sequential element v_y_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ball_movement.v:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ball_movement.v:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/ball_movement.v:83]
INFO: [Synth 8-5546] ROM "sw_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw_x" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element paddle_x_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/paddle1_movement.v:43]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:104]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:112]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:138]
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SPImaster'
INFO: [Synth 8-5546] ROM "sample_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hold_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "break_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_shift_register" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TxSTATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sck_previous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sck_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'temp_sensor'
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sda_link" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sda_link" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "counter1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mid_buf" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sda_link" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         state_type_idle |                              000 |                              000
 state_type_transmitting |                              001 |                              010
    state_type_recieving |                              010 |                              011
     state_type_finished |                              011 |                              100
        state_type_break |                              100 |                              101
      state_type_holding |                              101 |                              110
    state_type_configure |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SPImaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                    idle |                             0001 |                             0001
                   start |                             0010 |                             0010
                    add1 |                             0011 |                             0011
                    add2 |                             0100 |                             0100
                    add4 |                             0101 |                             1000
                    add3 |                             0110 |                             0111
                    add5 |                             0111 |                             1001
                   wait1 |                             1000 |                             0110
                    stop |                             1001 |                             1010
                   stop1 |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'temp_sensor'
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/top_logic.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 69    
	  11 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_logic 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module ClkDiv_50MHz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module draw_score 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module draw_shape 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module draw_ball 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module board 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ball_movement 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module paddle1_movement 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module output_pixels 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ClkDiv_5Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPImaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 14    
Module SPIinterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 43    
Module slaveSelect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module temp_sensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O140" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_move/sw_x" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element score1/NUMBER_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/draw_score.v:46]
WARNING: [Synth 8-6014] Unused sequential element paddle1_move/paddle_x_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/paddle1_movement.v:43]
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:104]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:112]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.srcs/sources_1/new/xvga.v:138]
INFO: [Synth 8-5546] ROM "C0/sample_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C1/sck_previous" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C1/sck_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sda_link" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "acl_clk/CLKOUT" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design xvga has unconnected port ACL1[9]
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[0]' (FDRE) to 'SPI1/C0/txdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[1]' (FDRE) to 'SPI1/C0/txdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[2]' (FDRE) to 'SPI1/C0/txdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[3]' (FDRE) to 'SPI1/C0/txdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[4]' (FDRE) to 'SPI1/C0/txdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[5]' (FDRE) to 'SPI1/C0/txdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[6]' (FDRE) to 'SPI1/C0/txdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[7]' (FDRE) to 'SPI1/C0/txdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'SPI1/C0/txdata_reg[9]' (FDRE) to 'SPI1/C0/txdata_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI1/C0/txdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/paddle1_move/v_y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/paddle1_move/v_y_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\VGA/ball_move/v_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/ball_move/v_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI1/C1/RxSTATE_reg[1] )
INFO: [Synth 8-3886] merging instance 'nolabel_line147/mid_buf_reg[0]' (FDCE_1) to 'nolabel_line147/mid_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line147/mid_buf_reg[1]' (FDCE_1) to 'nolabel_line147/mid_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line147/mid_buf_reg[2]' (FDCE_1) to 'nolabel_line147/mid_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line147/mid_buf_reg[3]' (FDCE_1) to 'nolabel_line147/mid_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line147/mid_buf_reg[4]' (FDCE_1) to 'nolabel_line147/mid_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line147/mid_buf_reg[5]' (FDCE_1) to 'nolabel_line147/mid_buf_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line147/mid_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI1/C1/SCLKSTATE_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI1/C1/TxSTATE_reg[1] )
INFO: [Synth 8-3886] merging instance 'VGA/final_out/pixels_reg[0]' (FDRE) to 'VGA/final_out/pixels_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/paddle1/pixel_reg[0]' (FDS) to 'VGA/paddle1/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/ball/pixel_reg[0]' (FDS) to 'VGA/ball/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/score1/pixel_reg[0]' (FDE) to 'VGA/score1/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/pixels_reg[1]' (FDRE) to 'VGA/final_out/pixels_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/score1/pixel_reg[1]' (FDE) to 'VGA/score1/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/pixels_reg[2]' (FDRE) to 'VGA/final_out/pixels_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/paddle1/pixel_reg[2]' (FDR) to 'VGA/paddle1/pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'VGA/ball/pixel_reg[2]' (FDR) to 'VGA/ball/pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'VGA/score1/pixel_reg[2]' (FDE) to 'VGA/score1/pixel_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/final_out/pixels_reg[3] )
INFO: [Synth 8-3886] merging instance 'VGA/paddle1/pixel_reg[3]' (FDR) to 'VGA/paddle1/pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'VGA/ball/pixel_reg[3]' (FDR) to 'VGA/ball/pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'VGA/score1/pixel_reg[3]' (FDE) to 'VGA/score1/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/pixels_reg[4]' (FDSE) to 'VGA/final_out/pixels_reg[5]'
INFO: [Synth 8-3886] merging instance 'VGA/score1/pixel_reg[4]' (FDE) to 'VGA/score1/pixel_reg[5]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/pixels_reg[5]' (FDSE) to 'VGA/final_out/pixels_reg[6]'
INFO: [Synth 8-3886] merging instance 'VGA/paddle1/pixel_reg[5]' (FDR) to 'VGA/paddle1/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/ball/pixel_reg[5]' (FDR) to 'VGA/ball/pixel_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA/score1/pixel_reg[5] )
INFO: [Synth 8-3886] merging instance 'VGA/final_out/pixels_reg[6]' (FDSE) to 'VGA/final_out/pixels_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/paddle1/pixel_reg[6]' (FDR) to 'VGA/paddle1/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/ball/pixel_reg[6]' (FDR) to 'VGA/ball/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/score1/pixel_reg[6]' (FDE) to 'VGA/score1/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'an_reg[0]' (LD) to 'an_reg[4]'
INFO: [Synth 8-3886] merging instance 'an_reg[1]' (LD) to 'an_reg[5]'
INFO: [Synth 8-3886] merging instance 'an_reg[2]' (LD) to 'an_reg[6]'
INFO: [Synth 8-3886] merging instance 'an_reg[3]' (LD) to 'an_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/final_reg[0]' (FDR) to 'VGA/final_out/final_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/final_reg[2]' (FDR) to 'VGA/final_out/final_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/final_out/final_reg[6]' (FDR) to 'VGA/final_out/final_reg[7]'
WARNING: [Synth 8-3332] Sequential element (VGA/score1/pixel_reg[5]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (VGA/paddle1_move/v_y_reg[1]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (VGA/paddle1_move/v_y_reg[0]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (VGA/ball_move/v_x_reg[1]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (VGA/ball_move/v_x_reg[0]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (VGA/final_out/pixels_reg[3]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C1/RxSTATE_reg[1]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C0/y_axis_data_reg[9]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C1/SCLKSTATE_reg[1]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C1/TxSTATE_reg[1]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C0/txdata_reg[14]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C1/tx_shift_register_reg[2]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C1/tx_shift_register_reg[1]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (SPI1/C1/tx_shift_register_reg[0]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (nolabel_line147/mid_buf_reg[6]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (an_reg[7]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (an_reg[6]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (an_reg[5]) is unused and will be removed from module top_logic.
WARNING: [Synth 8-3332] Sequential element (an_reg[4]) is unused and will be removed from module top_logic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |microblaze_mcs_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |microblaze_mcs_0 |     1|
|2     |BUFG             |     3|
|3     |CARRY4           |    60|
|4     |LUT1             |    22|
|5     |LUT2             |   208|
|6     |LUT3             |    76|
|7     |LUT4             |   111|
|8     |LUT5             |   140|
|9     |LUT6             |   159|
|10    |FDCE             |   114|
|11    |FDCE_1           |     4|
|12    |FDPE             |     3|
|13    |FDRE             |   177|
|14    |FDSE             |    20|
|15    |IBUF             |    13|
|16    |IOBUF            |     1|
|17    |OBUF             |    46|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |  1165|
|2     |  SPI1            |SPIcomponent     |   277|
|3     |    C0            |SPImaster        |   171|
|4     |    C1            |SPIinterface     |   105|
|5     |    C2            |slaveSelect      |     1|
|6     |  VGA             |xvga             |   491|
|7     |    ball          |draw_ball        |    16|
|8     |    ball_move     |ball_movement    |   119|
|9     |    board1        |board            |     5|
|10    |    final_out     |output_pixels    |    95|
|11    |    paddle1       |draw_shape       |    10|
|12    |    paddle1_move  |paddle1_movement |    83|
|13    |    score1        |draw_score       |    66|
|14    |    vgaclk        |ClkDiv_50MHz     |    12|
|15    |  acl_clk         |ClkDiv_5Hz       |    62|
|16    |  nolabel_line147 |temp_sensor      |   260|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 740.141 ; gain = 138.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 740.141 ; gain = 469.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 740.141 ; gain = 481.563
INFO: [Common 17-1381] The checkpoint 'D:/Study/USA_Graduate/WPI_Graduate_3/17_Fall_Courses/project_final/project_final.runs/synth_1/top_logic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_logic_utilization_synth.rpt -pb top_logic_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 740.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 06:20:03 2017...
