m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vAAC2M3P4_tb
!s110 1592464748
!i10b 1
!s100 1Zg9zDkg53aPV:7X8MK:P3
IgAglKaCCeezzCZP4bYclJ3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote
w1592469352
8C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority_tb.vp
FC:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority_tb.vp
L0 61
Z2 OP;L;10.4a;61
r1
!s85 0
31
!s108 1592464747.000000
!s107 C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority_tb.vp|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority_tb.vp|
!s101 -O0
!i113 1
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@a@a@c2@m3@p4_tb
vMajority
!s110 1592464744
!i10b 1
!s100 z4cU:cjQlB]3A[>Sg[R4C3
IPQH1eXX1_1DkgRhkNLe;<3
R0
R1
w1592464738
8C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority.v
FC:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority.v
L0 37
R2
r1
!s85 0
31
!s108 1592464744.000000
!s107 C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/MajorityVote/majority.v|
!s101 -O0
!i113 1
R3
n@majority
