{
  "top" : "I_SERDES_primitive_inst",
  "ports" : [
     {
        "name": "Q[3]",
        "direction": "output"
     },
     {
        "name": "Q[2]",
        "direction": "output"
     },
     {
        "name": "Q[1]",
        "direction": "output"
     },
     {
        "name": "Q[0]",
        "direction": "output"
     },
     {
        "name": "BITSLIP_ADJ",
        "direction": "input"
     },
     {
        "name": "CLK_IN",
        "direction": "input",
        "clock": "active_low"
     },
     {
        "name": "CLK_OUT",
        "direction": "output"
     },
     {
        "name": "DATA_VALID",
        "direction": "output"
     },
     {
        "name": "DPA_ERROR",
        "direction": "output"
     },
     {
        "name": "DPA_LOCK",
        "direction": "output"
     },
     {
        "name": "EN",
        "direction": "input"
     },
     {
        "name": "PLL_CLK",
        "direction": "input"
     },
     {
        "name": "PLL_LOCK",
        "direction": "input"
     },
     {
        "name": "RX_RST",
        "direction": "input"
     },
     {
        "name": "data_in",
        "direction": "input"
     },
     {
        "name": "reset",
        "direction": "input",
        "sync_reset": "active_high"
     }
   ]
}
