Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 24 20:13:57 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c1p0/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: ovd/clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sd/c200/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.479        0.000                      0                  292        0.056        0.000                      0                  292        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.479        0.000                      0                  292        0.056        0.000                      0                  292        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.180ns (23.456%)  route 3.851ns (76.544%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.871    10.111    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[5]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    ovd/counter_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.180ns (23.456%)  route 3.851ns (76.544%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.871    10.111    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[6]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    ovd/counter_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.180ns (23.456%)  route 3.851ns (76.544%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.871    10.111    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[7]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    ovd/counter_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.180ns (23.456%)  route 3.851ns (76.544%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.871    10.111    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    14.782    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.429    14.590    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.180ns (23.585%)  route 3.823ns (76.415%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.844    10.083    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[29]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y59         FDRE (Setup_fdre_C_R)       -0.429    14.588    ovd/counter_2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.180ns (23.585%)  route 3.823ns (76.415%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.844    10.083    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[30]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y59         FDRE (Setup_fdre_C_R)       -0.429    14.588    ovd/counter_2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 1.180ns (23.585%)  route 3.823ns (76.415%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.844    10.083    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[31]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y59         FDRE (Setup_fdre_C_R)       -0.429    14.588    ovd/counter_2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.180ns (24.060%)  route 3.724ns (75.940%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.745     9.984    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[21]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.589    ovd/counter_2_reg[21]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.180ns (24.060%)  route 3.724ns (75.940%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.745     9.984    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[22]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.589    ovd/counter_2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.180ns (24.060%)  route 3.724ns (75.940%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.559     5.080    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y52         FDSE                                         r  ovd/counter_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDSE (Prop_fdse_C_Q)         0.456     5.536 f  ovd/counter_2_reg[0]/Q
                         net (fo=3, routed)           1.638     7.174    ovd/counter_2[0]
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.150     7.324 f  ovd/counter_2[31]_i_13/O
                         net (fo=1, routed)           0.476     7.800    ovd/counter_2[31]_i_13_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.326     8.126 f  ovd/counter_2[31]_i_12/O
                         net (fo=1, routed)           0.447     8.574    ovd/counter_2[31]_i_12_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I5_O)        0.124     8.698 f  ovd/counter_2[31]_i_6/O
                         net (fo=1, routed)           0.418     9.115    ovd/counter_2[31]_i_6_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.239 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.745     9.984    ovd/counter_2[31]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    14.781    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[23]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.589    ovd/counter_2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y98         FDRE                                         r  bl/c1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  bl/c1/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.736    bl/c1/counter[11]
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    bl/c1/counter1_carry__1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  bl/c1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.932    bl/c1/counter1_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.985 r  bl/c1/counter1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.985    bl/c1/data0[17]
    SLICE_X38Y100        FDRE                                         r  bl/c1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.917     2.045    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  bl/c1/counter_reg[17]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    bl/c1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y98         FDRE                                         r  bl/c1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  bl/c1/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.736    bl/c1/counter[11]
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    bl/c1/counter1_carry__1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  bl/c1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.932    bl/c1/counter1_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.998 r  bl/c1/counter1_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.998    bl/c1/data0[19]
    SLICE_X38Y100        FDRE                                         r  bl/c1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.917     2.045    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  bl/c1/counter_reg[19]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    bl/c1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y98         FDRE                                         r  bl/c1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  bl/c1/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.736    bl/c1/counter[11]
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  bl/c1/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.892    bl/c1/counter1_carry__1_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  bl/c1/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.932    bl/c1/counter1_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.021 r  bl/c1/counter1_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.021    bl/c1/data0[18]
    SLICE_X38Y100        FDRE                                         r  bl/c1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.917     2.045    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  bl/c1/counter_reg[18]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    bl/c1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sd/c200/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/c200/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.653%)  route 0.131ns (41.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.583     1.466    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  sd/c200/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  sd/c200/counter_reg[19]/Q
                         net (fo=3, routed)           0.131     1.738    sd/c200/counter_reg_n_0_[19]
    SLICE_X63Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  sd/c200/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    sd/c200/cout_i_1__0_n_0
    SLICE_X63Y71         FDRE                                         r  sd/c200/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.851     1.979    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sd/c200/cout_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.091     1.571    sd/c200/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  counter_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_1_reg[29]/Q
                         net (fo=4, routed)           0.079     1.691    counter_1[29]
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.815 r  counter_1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.815    counter_1_reg[31]_i_2_n_6
    SLICE_X63Y83         FDRE                                         r  counter_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     1.984    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  counter_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter_1_reg[5]/Q
                         net (fo=4, routed)           0.079     1.686    counter_1[5]
    SLICE_X63Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.810 r  counter_1_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    counter_1_reg[6]_i_1_n_6
    SLICE_X63Y77         FDRE                                         r  counter_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.850     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.105     1.571    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.446    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ovd/counter_2_reg[29]/Q
                         net (fo=4, routed)           0.079     1.666    ovd/counter_2[29]
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  ovd/counter_2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.790    ovd/counter_2_reg[31]_i_2_n_6
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.832     1.960    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  ovd/counter_2_reg[30]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.105     1.551    ovd/counter_2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.564     1.447    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ovd/counter_2_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    ovd/counter_2[7]
    SLICE_X49Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.794 r  ovd/counter_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    ovd/counter_2_reg[8]_i_1_n_4
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.833     1.961    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.105     1.552    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.446    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ovd/counter_2_reg[23]/Q
                         net (fo=4, routed)           0.079     1.666    ovd/counter_2[23]
    SLICE_X49Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.793 r  ovd/counter_2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    ovd/counter_2_reg[24]_i_1_n_4
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.832     1.960    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  ovd/counter_2_reg[24]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.105     1.551    ovd/counter_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.583     1.466    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDSE                                         r  counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDSE (Prop_fdse_C_Q)         0.141     1.607 r  counter_1_reg[9]/Q
                         net (fo=5, routed)           0.090     1.697    counter_1[9]
    SLICE_X63Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.821 r  counter_1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.821    counter_1_reg[11]_i_1_n_6
    SLICE_X63Y78         FDRE                                         r  counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.851     1.979    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  counter_1_reg[10]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.571    counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y79   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y79   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y77   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   clk20k_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y78   ac/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y100  bl/c1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y100  bl/c1/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y100  bl/c1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   counter_1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   counter_1_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   counter_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   counter_1_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   counter_1_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   counter_1_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   counter_1_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   clk20k_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   ac/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y79   ac/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   counter_1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   counter_1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   counter_1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   counter_1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   counter_1_reg[17]/C



