#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 28 03:44:32 2017
# Process ID: 9640
# Current directory: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1
# Command line: vivado.exe -log procTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source procTop.tcl
# Log file: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/procTop.vds
# Journal file: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source procTop.tcl -notrace
Command: synth_design -top procTop -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 395.051 ; gain = 95.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'procTop' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v:3]
INFO: [Synth 8-638] synthesizing module 'nbyn_pe_main' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:3]
INFO: [Synth 8-638] synthesizing module 'myFifo' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/.Xil/Vivado-9640-DESKTOP-9OFN2NK/realtime/myFifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'myFifo' (1#1) [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/.Xil/Vivado-9640-DESKTOP-9OFN2NK/realtime/myFifo_stub.v:6]
WARNING: [Synth 8-689] width (260) of port connection 's_axis_tdata' does not match port width (272) of module 'myFifo' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:90]
WARNING: [Synth 8-689] width (260) of port connection 'm_axis_tdata' does not match port width (272) of module 'myFifo' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:93]
INFO: [Synth 8-638] synthesizing module 'scheduler_noc' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:5]
WARNING: [Synth 8-4767] Trying to implement RAM 'my_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "my_mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'scheduler_noc' (2#1) [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:5]
INFO: [Synth 8-256] done synthesizing module 'nbyn_pe_main' (3#1) [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:3]
INFO: [Synth 8-638] synthesizing module 'nbyn_pe' [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v:3]
INFO: [Synth 8-256] done synthesizing module 'nbyn_pe' (4#1) [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v:3]
INFO: [Synth 8-256] done synthesizing module 'procTop' (5#1) [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/procTop.v:3]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[259]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[258]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[257]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[256]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[3]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[2]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[1]
WARNING: [Synth 8-3331] design nbyn_pe has unconnected port i_data[0]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pci[255]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pci[254]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pci[253]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pci[252]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[3]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[2]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[1]
WARNING: [Synth 8-3331] design scheduler_noc has unconnected port i_data_pe[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 442.141 ; gain = 142.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 442.141 ; gain = 142.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/.Xil/Vivado-9640-DESKTOP-9OFN2NK/dcp3/myFifo_in_context.xdc] for cell 'xs[0].ys[0].instnce.main_pe/fifo'
Finished Parsing XDC File [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/.Xil/Vivado-9640-DESKTOP-9OFN2NK/dcp3/myFifo_in_context.xdc] for cell 'xs[0].ys[0].instnce.main_pe/fifo'
Parsing XDC File [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 831.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 831.551 ; gain = 532.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 831.551 ; gain = 532.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \xs[0].ys[0].instnce.main_pe /fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 831.551 ; gain = 532.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pck_no_reg was removed.  [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:71]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:157]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 831.551 ; gain = 532.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB0 |           1|     42036|
|2     |scheduler_noc__GB1 |           1|      8285|
|3     |nbyn_pe_main__GC0  |           1|       631|
|4     |procTop__GC0       |           1|      7620|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              260 Bit    Registers := 17    
	              257 Bit    Registers := 16    
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   4112 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 34    
	   3 Input    257 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scheduler_noc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              260 Bit    Registers := 1     
	              257 Bit    Registers := 16    
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   4112 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 34    
	   3 Input    257 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module nbyn_pe_main 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__1 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__2 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__3 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__4 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__5 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__6 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__7 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__8 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__9 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__10 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__11 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__12 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__13 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe__14 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module nbyn_pe 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:157]
WARNING: [Synth 8-6014] Unused sequential element pck_no_reg was removed.  [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v:71]
WARNING: [Synth 8-3331] design procTop has unconnected port i_data_pci[255]
WARNING: [Synth 8-3331] design procTop has unconnected port i_data_pci[254]
WARNING: [Synth 8-3331] design procTop has unconnected port i_data_pci[253]
WARNING: [Synth 8-3331] design procTop has unconnected port i_data_pci[252]
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[0].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[1].ys[0].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[0].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[1].ys[0].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[0].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[1].ys[0].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[1].ys[0].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[0].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[2].ys[0].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[0].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[2].ys[0].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[0].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[2].ys[0].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[2].ys[0].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[0].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[3].ys[0].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[0].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[3].ys[0].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[0].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[3].ys[0].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[3].ys[0].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[1].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[0].ys[1].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[1].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[0].ys[1].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[1].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[0].ys[1].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[0].ys[1].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[1].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[1].ys[1].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[1].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[1].ys[1].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[1].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[1].ys[1].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[1].ys[1].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[1].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[2].ys[1].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[1].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[2].ys[1].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[1].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[2].ys[1].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[2].ys[1].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[1].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[3].ys[1].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[1].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[3].ys[1].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[1].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[3].ys[1].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[3].ys[1].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[2].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[0].ys[2].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[2].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[0].ys[2].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[2].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[0].ys[2].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[0].ys[2].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[2].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[1].ys[2].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[2].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[1].ys[2].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[2].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[1].ys[2].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[1].ys[2].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[2].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[2].ys[2].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[2].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[2].ys[2].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[2].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[2].ys[2].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[2].ys[2].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[2].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[3].ys[2].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[2].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[3].ys[2].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[2].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[3].ys[2].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[3].ys[2].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[3].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[0].ys[3].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[3].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[0].ys[3].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[0].ys[3].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[0].ys[3].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[0].ys[3].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[3].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[1].ys[3].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[3].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[1].ys[3].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[1].ys[3].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[1].ys[3].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[1].ys[3].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[3].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[2].ys[3].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[3].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[2].ys[3].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[2].ys[3].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[2].ys[3].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[2].ys[3].instnce.pe/o_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[3].instnce.pe/o_data_reg[0]' (FDE) to 'i_3/xs[3].ys[3].instnce.pe/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[3].instnce.pe/o_data_reg[1]' (FDE) to 'i_3/xs[3].ys[3].instnce.pe/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/xs[3].ys[3].instnce.pe/o_data_reg[2]' (FDE) to 'i_3/xs[3].ys[3].instnce.pe/o_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\xs[3].ys[3].instnce.pe/o_data_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB0 |           1|     22227|
|2     |scheduler_noc__GB1 |           1|      8286|
|3     |nbyn_pe_main__GC0  |           1|       627|
|4     |procTop__GC0       |           1|      7560|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |scheduler_noc__GB0 |           1|     22227|
|2     |scheduler_noc__GB1 |           1|      8286|
|3     |nbyn_pe_main__GC0  |           1|       627|
|4     |procTop__GC0       |           1|      7560|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |myFifo        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |myFifo |     1|
|2     |BUFG   |     1|
|3     |LUT1   |  3722|
|4     |LUT2   |    16|
|5     |LUT3   |    17|
|6     |LUT4   |    51|
|7     |LUT5   |  5796|
|8     |LUT6   |  4427|
|9     |MUXF7  |  1027|
|10    |MUXF8  |   513|
|11    |FDRE   |  8743|
|12    |IBUF   |  4324|
|13    |OBUF   |  4434|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+--------------+------+
|      |Instance                        |Module        |Cells |
+------+--------------------------------+--------------+------+
|1     |top                             |              | 33441|
|2     |  \xs[0].ys[0].instnce.main_pe  |nbyn_pe_main  | 17152|
|3     |    scheduler_inst              |scheduler_noc | 16486|
|4     |  \xs[0].ys[1].instnce.pe       |nbyn_pe       |   502|
|5     |  \xs[0].ys[2].instnce.pe       |nbyn_pe_0     |   502|
|6     |  \xs[0].ys[3].instnce.pe       |nbyn_pe_1     |   502|
|7     |  \xs[1].ys[0].instnce.pe       |nbyn_pe_2     |   502|
|8     |  \xs[1].ys[1].instnce.pe       |nbyn_pe_3     |   502|
|9     |  \xs[1].ys[2].instnce.pe       |nbyn_pe_4     |   502|
|10    |  \xs[1].ys[3].instnce.pe       |nbyn_pe_5     |   502|
|11    |  \xs[2].ys[0].instnce.pe       |nbyn_pe_6     |   502|
|12    |  \xs[2].ys[1].instnce.pe       |nbyn_pe_7     |   502|
|13    |  \xs[2].ys[2].instnce.pe       |nbyn_pe_8     |   502|
|14    |  \xs[2].ys[3].instnce.pe       |nbyn_pe_9     |   502|
|15    |  \xs[3].ys[0].instnce.pe       |nbyn_pe_10    |   502|
|16    |  \xs[3].ys[1].instnce.pe       |nbyn_pe_11    |   502|
|17    |  \xs[3].ys[2].instnce.pe       |nbyn_pe_12    |   502|
|18    |  \xs[3].ys[3].instnce.pe       |nbyn_pe_13    |   502|
+------+--------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1428.254 ; gain = 1128.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:34 . Memory (MB): peak = 1428.254 ; gain = 739.508
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1428.254 ; gain = 1128.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 1428.254 ; gain = 1137.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/App/Vivado/openNoc.runs/synth_1/procTop.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1428.254 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file procTop_utilization_synth.rpt -pb procTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 1428.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 03:46:41 2017...
