# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 6.4e-05 4096 135 1890 112640 180.474 55.5547 1110.58 1670.35 3017.17 3017.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.001024 4096 105 1880 4608 2.72547 31.2653 104.758 138.793 138.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.001024 512 430 1270 16384 0.370048 0.365728 9.99763 13.2308 24.0332 24.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 6.4e-05 4096 400 1960 263680 72.8936 55.6026 2761.41 1675.78 4565.8 4565.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.001024 4096 180 810 14208 2.7336 42.2328 109.218 154.227 154.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 0.000512 2048 190 1460 37312 3.47738 94.0945 104.781 202.397 202.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 3.2e-05 2048 270 1120 543744 100.372 55.9608 1507.38 1675.74 3339.63 3339.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 3.2e-05 4096 260 2460 518144 272.915 132.212 6556.59 3926.79 10888.9 10889.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 0.000128 1024 390 470 113664 14.2135 6.82781 73.5415 209.074 303.813 303.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 360 0.001024 4096 90 1990 7552 2.74592 54.9232 104.687 162.4 162.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 6.4e-05 4096 135 1890 110592 181.79 55.632 1238.48 1670.2 3146.3 3146.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.001024 4096 105 1880 4608 2.71802 35.7569 106.54 145.059 145.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.001024 512 430 1270 16272 0.370688 0.365184 11.9939 13.2974 26.0998 26.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 6.4e-05 4096 400 1960 263520 73.0108 55.7036 2745.4 1676.31 4550.55 4550.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.001024 4096 180 810 14184 2.7345 47.8991 110.775 161.453 161.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 0.000512 2048 190 1460 37296 3.47667 114.854 104.832 223.206 223.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 3.2e-05 2048 270 1120 543744 100.538 56.1764 1714.91 1676.12 3547.91 3548.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 3.2e-05 4096 260 2460 518400 272.653 132.311 7433.79 3924.19 11763.3 11763.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 0.000128 1024 390 470 114048 14.1934 6.8456 82.2628 213.085 316.542 316.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 360 0.001024 4096 90 1990 7560 2.74227 63.2279 104.839 170.851 170.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 6.4e-05 4096 135 1890 112640 181.086 55.6978 1312.27 1677.1 3226.35 3226.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.001024 4096 105 1880 4560 2.71795 37.3706 108.012 148.145 148.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.001024 512 430 1270 16160 0.368128 0.363584 12.5027 13.1844 26.4862 26.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 6.4e-05 4096 400 1960 263680 72.7772 55.6766 2866.51 1677.04 4672.11 4672.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.001024 4096 180 810 14160 2.73347 50.51 104.865 158.153 158.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 0.000512 2048 190 1460 37280 3.47085 119.464 104.812 227.79 227.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 3.2e-05 2048 270 1120 544000 100.209 56.0931 1793.47 1680.31 3630.24 3630.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 3.2e-05 4096 260 2460 518400 272.428 132.252 7769.14 3931.28 12105.4 12105.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 0.000128 1024 390 470 113920 14.2978 6.84432 78.037 209.923 309.259 309.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 360 0.001024 4096 90 1990 7520 2.71562 65.8922 104.669 173.334 173.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 6.4e-05 4096 135 1890 110592 180.339 55.3682 1204.52 1666.44 3106.87 3107.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.001024 4096 105 1880 4512 2.71565 34.0193 105.646 142.424 142.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.001024 512 430 1270 16320 0.368608 0.361408 11.6261 13.2186 25.6473 25.7223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 6.4e-05 4096 400 1960 263424 72.6968 55.588 2671.85 1676.62 4476.86 4476.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.001024 4096 180 810 14112 2.72384 46.467 106.338 155.571 155.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 0.000512 2048 190 1460 37248 3.4712 111.322 104.781 219.619 219.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 3.2e-05 2048 270 1120 542208 100.116 55.9615 1669.5 1674.31 3500.08 3500.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 3.2e-05 4096 260 2460 517632 271.325 131.939 7230.4 3921.32 11555.3 11555.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 0.000128 1024 390 470 113664 14.1143 6.82672 72.6649 208.588 302.349 302.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 360 0.001024 4096 90 1990 7488 2.7224 60.9999 104.599 168.379 168.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 6.4e-05 4096 135 1890 112000 180.494 55.5322 1232.32 1667.33 3135.88 3136.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.001024 4096 105 1880 4500 2.71005 34.5551 106.783 144.093 144.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.001024 512 430 1270 16200 0.371264 0.360992 11.7129 13.2243 25.7411 25.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 6.4e-05 4096 400 1960 263600 73.2008 55.7292 2701.63 1678.4 4509.06 4509.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.001024 4096 180 810 14100 2.72179 47.3647 107.393 157.523 157.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 0.000512 2048 190 1460 37300 3.48144 113.007 104.929 221.462 221.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 3.2e-05 2048 270 1120 544000 100.306 56.1186 1692.02 1678.06 3526.67 3526.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 3.2e-05 4096 260 2460 516800 274.691 132.716 7291.56 3940.79 11640.1 11640.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 0.000128 1024 390 470 113600 14.2292 6.84838 73.6759 214.009 308.924 309.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 360 0.001024 4096 90 1990 7500 2.71904 61.8898 104.675 169.344 169.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 6.4e-05 4096 135 1890 111104 181.676 55.6775 1255.01 1673.46 3166.02 3166.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.001024 4096 105 1880 4480 2.72285 35.4693 106.142 144.377 144.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.001024 512 430 1270 16128 0.366592 0.36192 12.1389 13.1283 26.0654 26.1399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 6.4e-05 4096 400 1960 263424 72.8444 55.6625 2758.38 1675.7 4562.7 4562.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.001024 4096 180 810 14112 2.72141 48.7774 106.222 157.764 157.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 0.000512 2048 190 1460 37296 3.49178 116.091 104.868 224.493 224.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 3.2e-05 2048 270 1120 542976 100.126 56.0316 1729.98 1673.12 3559.43 3559.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 3.2e-05 4096 260 2460 516096 273.743 132.33 7430.05 3925.55 11762 11762.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 0.000128 1024 390 470 114688 14.1672 6.8383 76.5197 209.457 307.139 307.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 360 0.001024 4096 90 1990 7504 2.72531 63.879 104.683 171.344 171.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 6.4e-05 4096 135 1890 111360 181.204 55.6388 1264.56 1669.18 3170.78 3170.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.001024 4096 105 1880 4560 2.72794 36.4548 107.501 146.728 146.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.001024 512 430 1270 16080 0.368288 0.361856 12.1492 13.0895 26.0388 26.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 6.4e-05 4096 400 1960 263520 72.9221 55.7219 2780.72 1675.08 4584.55 4584.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.001024 4096 180 810 14040 2.7136 48.7158 106.639 158.112 158.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 0.000512 2048 190 1460 37200 3.46934 116.43 104.622 224.564 224.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 3.2e-05 2048 270 1120 543360 100.37 56.1276 1741.72 1673.96 3572.34 3572.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 3.2e-05 4096 260 2460 516480 274.448 132.527 7506.87 3931.91 11846.1 11846.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 0.000128 1024 390 470 113280 14.2637 7.45763 75.8409 208.949 306.671 306.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 360 0.001024 4096 90 1990 7440 2.7233 63.5301 104.365 170.676 170.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 6.4e-05 4096 135 1890 110592 181.382 55.5397 1215.85 1671.93 3124.89 3125.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.001024 4096 105 1880 4480 2.70835 33.9321 107.08 143.764 143.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.001024 512 430 1270 16128 0.368096 0.358944 11.7304 13.1072 25.636 25.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 6.4e-05 4096 400 1960 263680 72.7681 55.5976 2693.78 1677.98 4500.24 4500.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.001024 4096 180 810 14080 2.72186 47.2156 108.31 158.292 158.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 0.000512 2048 190 1460 37248 3.47645 112.846 104.854 221.218 221.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 3.2e-05 2048 270 1120 542720 100.275 56.0142 1683.91 1680.69 3521.05 3521.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 3.2e-05 4096 260 2460 518144 272.774 132.166 7278.58 3932.84 11616.7 11617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 0.000128 1024 390 470 112640 14.3107 6.83475 73.113 209.216 303.63 303.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 360 0.001024 4096 90 1990 7424 2.7136 60.6625 104.413 167.851 167.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 6.4e-05 4096 135 1890 104448 181.296 54.938 1159.55 1650.56 3046.56 3046.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 0.001024 4096 105 1880 4416 2.71507 33.4562 104.489 140.708 140.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.001024 512 430 1270 16128 0.366592 0.362496 11.886 13.1517 25.837 25.9114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 6.4e-05 4096 400 1960 262656 72.8169 55.5971 2708.23 1675.06 4511.83 4511.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.001024 4096 180 810 14016 2.7177 47.7262 104.777 155.264 155.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 0.000512 2048 190 1460 37056 3.46525 113.48 104.528 221.519 221.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 3.2e-05 2048 270 1120 540672 100.484 56.027 1688.88 1674.56 3520.13 3520.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 3.2e-05 4096 260 2460 516096 273.89 132.406 7318.43 3929.54 11654.6 11654.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 0.000128 1024 390 470 110592 14.1505 6.79939 72.1972 206.576 299.883 300.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 360 0.001024 4096 90 1990 7296 2.71565 60.6471 104.074 167.497 167.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 6.4e-05 4096 135 1890 108800 179.359 55.0697 1286.57 1648.97 3170.17 3170.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.001024 4096 105 1880 4400 2.71472 36.0272 104.349 143.133 143.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.001024 512 430 1270 16000 0.368736 0.360896 12.7385 13.1402 26.6799 26.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 6.4e-05 4096 400 1960 263200 72.9635 55.6909 2879.41 1674.56 4682.74 4682.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.001024 4096 180 810 14000 2.71987 50.7141 109.427 162.905 162.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 0.000512 2048 190 1460 37200 3.4888 121.826 104.831 230.187 230.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 3.2e-05 2048 270 1120 544000 100.124 56.1077 1808.64 1674.17 3639.21 3639.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 3.2e-05 4096 260 2460 515200 276.34 133.208 7757.03 3935.25 12102.2 12102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 0.000128 1024 390 470 112000 14.0612 6.82394 78.1254 206.478 305.636 305.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 360 0.001024 4096 90 1990 7400 2.71981 64.9828 104.577 172.342 172.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 6.4e-05 4096 135 1890 106496 182.45 55.5703 1477.65 1672.6 3388.47 3388.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 0.001024 4096 105 1880 4352 2.72122 39.8093 107.094 149.667 149.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.001024 512 430 1270 15872 0.369728 0.359392 14.626 13.019 28.4445 28.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 6.4e-05 4096 400 1960 262144 72.659 55.5459 3368.2 1673.2 5169.72 5169.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.001024 4096 180 810 13824 2.70234 58.88 104.453 166.079 166.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 0.000512 2048 190 1460 37120 3.4728 141.683 104.851 250.05 250.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 3.2e-05 2048 270 1120 540672 99.9961 55.8572 2108.5 1671.8 3936.31 3936.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 3.2e-05 4096 260 2460 516096 271.671 131.8 9103.48 3919.06 13426.3 13426.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 0.000128 1024 390 470 110592 14.498 6.82886 90.6218 209.486 321.591 321.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 360 0.001024 4096 90 1990 7168 2.70125 71.1429 103.722 177.624 177.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 6.4e-05 4096 135 1890 112640 181.309 55.6096 2021.02 1675.84 3933.98 3934.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 350 0.001024 4096 105 1890 4576 2.72397 55.7935 107.041 165.6 165.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1550 0.001024 512 430 1275 16320 0.368576 0.36304 10.1069 13.2068 24.1157 24.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1510 6.4e-05 4096 400 1965 263680 72.9354 55.5867 4523.47 1676.27 6328.4 6328.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 760 0.001024 4096 180 810 14240 2.73824 78.2848 109.981 191.049 191.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1950 0.000512 2048 190 1455 37376 3.49594 97.7346 104.852 206.126 206.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 3.2e-05 2048 270 1125 544768 100.649 56.0067 2842.44 1675.71 4674.97 4675.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1150 3.2e-05 4096 260 2460 518656 272.616 132.067 11937.3 3926.89 16269.2 16269.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1180 0.000128 1024 390 480 115200 14.1652 6.83008 126.504 209.708 357.368 357.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 360 0.001024 4096 90 1995 7584 2.73613 53.9123 104.835 161.527 161.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 440 6.4e-05 4096 135 1890 112640 181.769 55.7233 2073.34 1677.15 3988.2 3988.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 350 0.001024 4096 105 1890 4560 2.72518 61.2772 107.196 171.243 171.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.001024 512 430 1275 16320 0.371904 0.378848 10.6428 13.2141 24.6798 24.7544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1510 6.4e-05 4096 400 1965 263520 73.1933 55.7117 2877.83 1677.71 4684.57 4684.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 760 0.001024 4096 180 810 14200 2.72582 40.9589 108.948 152.677 152.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 0.000512 2048 190 1455 37360 3.50192 99.0107 104.915 207.471 207.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1350 3.2e-05 2048 270 1125 544640 100.55 56.1848 1663.48 1676.98 3497.36 3497.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 3.2e-05 4096 260 2460 518400 273.319 132.388 6425.37 3931.12 10762.5 10762.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1180 0.000128 1024 390 480 115200 14.2431 6.86522 132.948 209.886 364.113 364.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 360 0.001024 4096 90 1995 7560 2.73763 54.5403 104.836 162.159 162.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 6.4e-05 4096 135 1890 112128 181.139 55.6679 1082.97 1674.19 2994.17 2994.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 0.001024 4096 105 1890 4560 2.72499 30.5104 104.91 138.187 138.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.001024 512 430 1275 16224 0.36864 0.364576 10.2828 13.1837 24.2702 24.3425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 6.4e-05 4096 400 1965 263616 72.9033 55.6644 2728.09 1677.21 4533.99 4534.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 760 0.001024 4096 180 810 14208 2.73062 40.9121 107.414 151.101 151.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 0.000512 2048 190 1455 37344 3.47914 97.8371 104.883 206.241 206.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 3.2e-05 2048 270 1125 544512 100.267 56.0705 1586.99 1676.18 3419.68 3419.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 3.2e-05 4096 260 2460 518400 272.126 132.173 6416.58 3928.19 10749.4 10749.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1180 0.000128 1024 390 480 114432 14.1883 6.83619 81.1265 209.457 311.76 311.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 360 0.001024 4096 90 1995 7536 2.72509 54.1184 107.075 163.965 164.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 6.4e-05 4096 135 1890 111104 182.228 55.7343 1099.82 1672.9 3010.88 3011.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.001024 4096 105 1890 4536 2.7177 31.2678 104.73 138.759 138.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.001024 512 430 1275 16240 0.368416 0.364544 10.5647 13.1668 24.537 24.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 6.4e-05 4096 400 1965 263424 73.0728 55.7056 2434.14 1675.85 4238.89 4238.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.001024 4096 180 810 14168 2.72035 42.1868 106.034 150.984 151.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 0.000512 2048 190 1455 37352 3.49389 100.557 104.837 208.933 208.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 3.2e-05 2048 270 1125 544768 100.37 56.1166 1527.64 1678.46 3362.75 3362.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 3.2e-05 4096 260 2460 517888 273.994 132.418 6550.53 3922.43 10879.7 10880
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 0.000128 1024 390 480 114688 14.2112 6.84237 77.193 209.362 307.765 307.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 360 0.001024 4096 90 1995 7560 2.74842 55.7178 104.824 163.334 163.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 6.4e-05 4096 135 1890 110592 181.52 55.556 1120.43 1671.8 3029.51 3029.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.001024 4096 105 1890 4544 2.72064 32.2007 105.018 139.982 140.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.001024 512 430 1275 16256 0.369696 0.36448 10.33 13.2397 24.3768 24.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 6.4e-05 4096 400 1965 263424 72.8179 55.6054 2480.97 1677.15 4286.66 4286.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.001024 4096 180 810 14208 2.72998 43.3507 105.65 151.776 151.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 0.000512 2048 190 1455 37312 3.47526 97.6712 104.85 206.042 206.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 3.2e-05 2048 270 1125 544768 100.096 55.9682 1564.21 1677.2 3397.64 3397.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 3.2e-05 4096 260 2460 518144 272.932 132.181 6707.33 3941.42 11054.3 11054.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 0.000128 1024 390 480 114688 14.122 6.82803 69.6971 213.532 304.338 304.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 360 0.001024 4096 90 1995 7552 2.72925 57.0456 104.923 164.758 164.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 6.4e-05 4096 135 1890 110592 181.677 55.6329 1260.91 1669.12 3167.54 3167.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.001024 4096 105 1890 4536 2.72368 36.7227 107.585 147.075 147.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.001024 512 430 1275 16272 0.371104 0.363456 12.423 13.2236 26.4518 26.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 6.4e-05 4096 400 1965 263232 72.9768 55.7049 2783.83 1675.14 4587.77 4587.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.001024 4096 180 810 14184 2.72794 49.43 107.116 159.316 159.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 0.000512 2048 190 1455 37296 3.48205 116.745 104.747 225.02 225.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 3.2e-05 2048 270 1125 543744 100.335 56.0738 1751.86 1674.98 3583.42 3583.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 3.2e-05 4096 260 2460 518400 272.477 132.296 7526.04 3922.11 11853.3 11853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 0.000128 1024 390 480 114048 14.1843 6.84461 78.2933 208.89 308.37 308.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 360 0.001024 4096 90 1995 7488 2.72179 64.2579 104.538 171.579 171.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 6.4e-05 4096 135 1890 112640 181.074 55.7096 1253.02 1676.06 3166.07 3166.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.001024 4096 105 1890 4480 2.71981 35.5332 107.728 146.025 146.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.001024 512 430 1275 16160 0.36864 0.362496 12.089 13.1764 26.067 26.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 6.4e-05 4096 400 1965 263360 72.8265 55.6867 2718.41 1675.91 4522.95 4523.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.001024 4096 180 810 14160 2.72445 48.2535 106.263 157.287 157.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 0.000512 2048 190 1455 37280 3.47546 113.929 104.725 222.174 222.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 3.2e-05 2048 270 1125 544000 100.134 56.0435 1715.15 1675.86 3547.35 3547.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 3.2e-05 4096 260 2460 518400 272.332 132.263 7340.81 3941.88 11687.6 11687.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 0.000128 1024 390 480 115200 14.1505 6.84646 77.3361 218.282 316.778 316.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 360 0.001024 4096 90 1995 7520 2.72522 62.8996 104.75 170.438 170.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 6.4e-05 4096 135 1890 110592 180.355 55.3492 1313.5 1664.91 3214.3 3214.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 0.001024 4096 105 1890 4512 2.72816 38.1132 107.978 148.862 148.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.001024 512 430 1275 16128 0.36928 0.365696 12.804 13.21 26.8197 26.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 6.4e-05 4096 400 1965 263424 72.6575 55.5666 2893.7 1675.76 4697.8 4697.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.001024 4096 180 810 14112 2.72554 51.4048 104.604 158.778 158.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 0.000512 2048 190 1455 37248 3.48499 121.09 104.673 229.29 229.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 3.2e-05 2048 270 1125 543744 99.7017 55.9759 1825.68 1672.79 3654.32 3654.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 3.2e-05 4096 260 2460 517632 271.206 131.91 7806.23 3921.55 12131.2 12131.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 0.000128 1024 390 480 113664 14.0904 6.82368 81.6001 208.458 311.127 311.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 360 0.001024 4096 90 1995 7488 2.71974 66.9532 104.656 174.386 174.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 6.4e-05 4096 135 1890 108800 181.955 55.5472 1281.51 1665.82 3185.02 3185.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.001024 4096 105 1890 4500 2.72461 37.5869 104.831 145.185 145.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.001024 512 430 1275 16200 0.371392 0.364288 12.814 13.2158 26.8359 26.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 6.4e-05 4096 400 1965 263600 73.1548 55.7384 2878.49 1676.38 4683.88 4683.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.001024 4096 180 810 14100 2.72973 50.9479 104.574 158.296 158.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 0.000512 2048 190 1455 37300 3.48096 120.482 104.832 228.839 228.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 3.2e-05 2048 270 1125 544000 100.123 56.0873 1811.62 1677.47 3645.48 3645.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 3.2e-05 4096 260 2460 516800 274.524 132.712 7739.44 3923.74 12070.8 12071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 0.000128 1024 390 480 113600 14.2119 6.85059 80.8635 208.436 310.518 310.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 360 0.001024 4096 90 1995 7500 2.72589 66.5508 104.749 174.085 174.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 6.4e-05 4096 135 1890 111104 181.579 55.6786 1319.81 1674.77 3232.04 3232.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.001024 4096 105 1890 4480 2.72582 37.5625 107.645 147.976 148.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.001024 512 430 1275 16128 0.366592 0.36224 12.8653 13.1417 26.8086 26.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 6.4e-05 4096 400 1965 263424 72.7675 55.6628 2902.18 1677.01 4707.74 4707.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.001024 4096 180 810 14112 2.72112 51.6049 108.056 162.425 162.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 0.000512 2048 190 1455 37296 3.48941 121.469 104.94 229.943 230
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 3.2e-05 2048 270 1125 542976 100.079 56.0796 1826.89 1674.44 3657.67 3657.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 3.2e-05 4096 260 2460 516096 273.666 132.334 7808.28 3928.76 12143.4 12143.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 0.000128 1024 390 480 114688 14.1495 6.85629 82.5371 209.633 313.338 313.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 360 0.001024 4096 90 1995 7504 2.73226 67.4981 104.921 175.215 175.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 6.4e-05 4096 135 1890 111360 181.232 55.6374 1303.61 1669.11 3209.79 3209.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 0.001024 4096 105 1890 4440 2.72179 36.542 106.242 145.548 145.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.001024 512 430 1275 16080 0.366592 0.361344 12.6121 13.0917 26.5025 26.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 6.4e-05 4096 400 1965 263040 72.9739 55.7216 2860.14 1674.11 4663.06 4663.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.001024 4096 180 810 14040 2.71517 50.4667 105.534 158.758 158.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 0.000512 2048 190 1455 37200 3.4775 118.804 104.606 226.929 226.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 3.2e-05 2048 270 1125 543360 100.283 56.0481 1798.23 1673.8 3628.54 3628.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 3.2e-05 4096 260 2460 516480 274.393 132.521 7702.7 3938.81 12048.8 12049.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 0.000128 1024 390 480 113280 14.2652 6.84864 79.9692 208.944 310.188 310.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 360 0.001024 4096 90 1995 7440 2.7201 65.488 104.523 172.788 172.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 6.4e-05 4096 135 1890 110592 181.469 55.5613 1240.6 1670.53 3148.35 3148.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.001024 4096 105 1890 4480 2.73008 35.3191 107.502 145.596 145.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.001024 512 430 1275 15872 0.36848 0.35936 11.9569 13.0929 25.8534 25.9259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 6.4e-05 4096 400 1965 263168 72.81 55.5924 2743.59 1676.52 4548.63 4548.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.001024 4096 180 810 14080 2.7207 48.3444 105.908 157.019 157.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 0.000512 2048 190 1455 37248 3.47872 113.992 104.753 222.268 222.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 3.2e-05 2048 270 1125 544768 99.8891 56.1869 1725.03 1675.64 3556.91 3557.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 3.2e-05 4096 260 2460 518144 272.686 132.19 7402.17 3929.81 11737.2 11737.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 0.000128 1024 390 480 114688 14.1138 6.83254 77.6891 209.037 307.833 307.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 360 0.001024 4096 90 1995 7424 2.71565 62.7924 104.474 170.044 170.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 6.4e-05 4096 135 1890 104448 181.191 54.9374 1360.71 1648.91 3245.93 3246.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 0.001024 4096 105 1890 4416 2.72042 40.0712 104.819 147.655 147.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.001024 512 430 1275 15744 0.368128 0.362144 13.8602 13.1363 27.7973 27.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 6.4e-05 4096 400 1965 262656 72.7701 55.5891 3166.57 1673.45 4968.49 4968.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.001024 4096 180 810 14016 2.72266 56.2714 106.32 165.36 165.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 0.000512 2048 190 1455 37056 3.46515 132.681 104.406 240.598 240.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 3.2e-05 2048 270 1125 543744 99.8134 55.9534 2000.33 1677.1 3833.36 3833.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 3.2e-05 4096 260 2460 516096 273.664 132.408 8522.7 3930.26 12859.4 12859.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 0.000128 1024 390 480 110592 14.1459 6.80403 87.6629 206.458 315.23 315.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 360 0.001024 4096 90 1995 7296 2.71114 71.1637 108.273 182.209 182.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 6.4e-05 4096 135 1890 102400 182.346 55.0446 1341.31 1649.18 3228.08 3228.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 0.001024 4096 105 1890 4400 2.71706 40.2036 104.794 147.757 147.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.001024 512 430 1275 16000 0.370304 0.362176 14.2561 13.1532 28.2151 28.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 6.4e-05 4096 400 1965 263200 72.9599 55.7122 3191.61 1674.76 4995.17 4995.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.001024 4096 180 810 14000 2.72522 56.2114 105.412 164.391 164.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 0.000512 2048 190 1455 37200 3.48083 134.004 104.835 242.364 242.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 3.2e-05 2048 270 1125 544000 100.121 56.0662 2001.69 1677.78 3835.83 3835.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 3.2e-05 4096 260 2460 515200 276.171 133.206 8556.1 3940.09 12905.9 12906.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 0.000128 1024 390 480 112000 14.078 6.81469 88.7573 206.49 316.295 316.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 360 0.001024 4096 90 1995 7400 2.73123 71.9947 104.75 179.535 179.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 6.4e-05 4096 135 1890 106496 182.515 55.5595 1278.52 1671.42 3188.22 3188.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 0.001024 4096 105 1890 4352 2.72794 35.902 106.385 145.059 145.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.001024 512 430 1275 15360 0.364864 0.358976 12.3157 13.0113 26.1239 26.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 6.4e-05 4096 400 1965 262144 72.662 55.55 2914.69 1671.26 4714.28 4714.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.001024 4096 180 810 13824 2.70582 51.0327 104.376 158.158 158.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 0.000512 2048 190 1455 37120 3.48182 121.809 104.766 230.103 230.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 3.2e-05 2048 270 1125 540672 100.017 55.8467 1825.52 1674.21 3655.75 3655.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 3.2e-05 4096 260 2460 516096 271.702 131.786 7876.03 3914.03 12193.9 12194.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 0.000128 1024 390 480 114688 14.124 6.82803 83.4132 209.259 313.78 313.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 360 0.001024 4096 90 1995 7168 2.70326 61.9379 103.802 168.503 168.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 6.4e-05 4096 135 1900 112640 181.137 55.5977 1910.2 1677.1 3824.24 3824.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 350 0.001024 4096 105 1880 4640 2.72794 55.4824 108.253 166.506 166.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.001024 512 430 1280 16320 0.36896 0.37136 10.1105 13.2209 24.1452 24.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1510 6.4e-05 4096 400 1960 263552 72.9293 55.5925 4416.48 1677.64 6222.77 6222.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 760 0.001024 4096 180 820 14144 2.73408 39.3134 108.182 150.271 150.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1950 0.000512 2048 190 1460 37376 3.51232 92.5676 104.948 201.074 201.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1350 3.2e-05 2048 270 1120 543232 100.489 56.0689 1559.01 1681.74 3397.49 3397.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1150 3.2e-05 4096 260 2460 517632 273.676 132.304 11217.3 3928.59 15552.2 15552.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1180 0.000128 1024 390 480 114176 14.2816 6.83312 118.602 209.793 349.668 349.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 360 0.001024 4096 90 2000 7552 2.73027 50.8723 104.917 158.564 158.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 6.4e-05 4096 135 1900 112640 181.621 55.722 2135.63 1676.97 4050.16 4050.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 0.001024 4096 105 1880 4640 2.7263 33.2511 105.063 141.087 141.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.001024 512 430 1280 16320 0.370528 0.364064 11.0638 13.2118 25.08 25.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1510 6.4e-05 4096 400 1960 263360 73.072 55.7129 3002.65 1676.83 4808.37 4808.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 760 0.001024 4096 180 820 14160 2.73203 43.9439 109.646 156.365 156.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 0.000512 2048 190 1460 37360 3.4879 104.772 104.929 213.234 213.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 3.2e-05 2048 270 1120 543360 100.646 56.1152 1677.38 1676.74 3511.05 3511.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 3.2e-05 4096 260 2460 517120 275.083 132.787 6765.9 3933.08 11107.2 11107.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1180 0.000128 1024 390 480 114560 14.265 6.84774 86.112 209.789 317.177 317.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 360 0.001024 4096 90 2000 7520 2.7321 57.2518 104.776 164.805 164.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 6.4e-05 4096 135 1900 112128 181.084 55.6925 1067.19 1673.14 2977.31 2977.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 0.001024 4096 105 1880 4608 2.71731 30.2711 106.535 139.568 139.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.001024 512 430 1280 16224 0.368352 0.362496 10.1799 13.1734 24.1567 24.2299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 6.4e-05 4096 400 1960 263424 72.9051 55.6545 2638.66 1676.8 4444.13 4444.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 0.001024 4096 180 820 14112 2.7279 40.7479 106.773 150.294 150.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 0.000512 2048 190 1460 37344 3.47955 97.3359 104.827 205.686 205.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 3.2e-05 2048 270 1120 542976 100.524 56.0735 1456.3 1675.05 3288.11 3288.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 3.2e-05 4096 260 2460 516864 274.333 132.539 6273.56 3938.27 10619 10619.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 0.000128 1024 390 480 113664 14.2786 6.84285 71.9612 218.57 311.816 311.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 360 0.001024 4096 90 2000 7536 2.75072 53.5813 104.83 161.207 161.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 6.4e-05 4096 135 1900 111104 182.104 55.7319 1083.9 1674.31 2996.23 2996.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.001024 4096 105 1880 4592 2.71565 31.3679 106.49 140.616 140.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.001024 512 430 1280 16240 0.368704 0.362496 10.3933 13.1749 24.3712 24.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 6.4e-05 4096 400 1960 263424 73.0121 55.7071 2377.27 1676.57 4182.66 4182.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.001024 4096 180 820 14112 2.72982 42.1583 107.62 152.552 152.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 0.000512 2048 190 1460 37352 3.48525 99.0125 104.939 207.478 207.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 3.2e-05 2048 270 1120 542976 100.699 56.1275 1483.59 1676.44 3317.02 3317.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 3.2e-05 4096 260 2460 516992 275.18 132.778 6415.16 3932.66 10756.1 10756.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 0.000128 1024 390 480 113792 14.3027 6.8423 74.7389 216.355 312.395 312.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 360 0.001024 4096 90 2000 7504 2.74666 54.7901 104.771 162.35 162.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 6.4e-05 4096 135 1900 110592 181.387 55.5597 1089.91 1670.12 2997.17 2997.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.001024 4096 105 1880 4608 2.71974 31.5249 106.423 140.709 140.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.001024 512 430 1280 16256 0.36864 0.362784 9.9752 13.2243 24.0027 24.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 6.4e-05 4096 400 1960 263424 72.8096 55.5827 2400.68 1675.33 4204.51 4204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.001024 4096 180 820 14080 2.72608 42.5152 107.338 152.623 152.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 0.000512 2048 190 1460 37312 3.46938 94.2787 104.754 202.548 202.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 3.2e-05 2048 270 1120 542720 100.38 55.9759 1504.38 1678.45 3339.35 3339.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 3.2e-05 4096 260 2460 517120 274.113 132.519 6505.43 3929.58 10842 10842.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 0.000128 1024 390 480 113664 14.2053 6.83126 66.9889 208.927 297.109 297.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 360 0.001024 4096 90 2000 7488 2.72384 55.1156 104.625 162.523 162.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 6.4e-05 4096 135 1900 110592 181.694 55.6462 1328.3 1669.08 3234.92 3235.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.001024 4096 105 1880 4608 2.72566 39.1764 108.306 150.25 150.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.001024 512 430 1280 16272 0.370112 0.364384 13.1256 13.2401 27.1712 27.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 6.4e-05 4096 400 1960 263232 72.9537 55.7036 2910.29 1675.09 4714.15 4714.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.001024 4096 180 820 14112 2.72794 52.5319 109.889 165.192 165.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 0.000512 2048 190 1460 37296 3.47418 123.025 104.757 231.3 231.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 3.2e-05 2048 270 1120 542592 100.454 56.2279 1826.21 1675.06 3658.13 3658.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 3.2e-05 4096 260 2460 517248 274.115 132.626 7870.27 3927.52 12204.9 12205.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 0.000128 1024 390 480 112896 14.3038 6.84262 81.7067 208.822 311.829 311.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 360 0.001024 4096 90 2000 7488 2.72589 67.621 104.694 175.1 175.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 6.4e-05 4096 135 1900 105984 181.694 55.2182 886.154 1656.51 2779.78 2779.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 0.001024 4096 105 1880 4464 2.70992 26.1845 105.782 134.72 134.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.001024 512 430 1280 16128 0.368256 0.362496 9.1511 13.1689 23.1248 23.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 6.4e-05 4096 400 1960 263232 72.7691 55.6577 2021.4 1675.71 3825.65 3825.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.001024 4096 180 820 13968 2.7177 36.2751 104.348 143.383 143.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 0.000512 2048 190 1460 37152 3.46928 85.5099 104.529 193.551 193.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 3.2e-05 2048 270 1120 541440 100.482 56.1272 1266.41 1677.46 3100.65 3100.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 3.2e-05 4096 260 2460 516096 275.072 132.87 5449.01 3933 9790.28 9790.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 0.000128 1024 390 480 110592 14.2763 6.82394 67.8298 211.834 300.926 301.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 360 0.001024 4096 90 2000 7344 2.73238 46.4721 104.27 153.52 153.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 6.4e-05 4096 135 1900 112640 181.048 55.6872 1302.41 1676.94 3216.28 3216.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 0.001024 4096 105 1880 4560 2.71974 36.8599 108.736 148.358 148.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.001024 512 430 1280 16160 0.366208 0.361856 12.5272 13.1801 26.5048 26.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 6.4e-05 4096 400 1960 263360 72.7709 55.7036 2816.64 1677.47 4622.7 4622.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.001024 4096 180 820 14080 2.72998 50.7953 104.817 158.386 158.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 0.000512 2048 190 1460 37280 3.47834 118.021 104.8 226.343 226.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 3.2e-05 2048 270 1120 542720 100.257 56.0763 1765.59 1678.36 3600.45 3600.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 3.2e-05 4096 260 2460 517120 274.153 132.663 7637.83 3937.62 11982.6 11982.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 0.000128 1024 390 480 113920 14.2927 6.84646 79.4539 209.865 310.618 310.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 360 0.001024 4096 90 2000 7440 2.71926 64.8213 104.541 172.144 172.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 6.4e-05 4096 135 1900 112640 180.695 55.595 911.007 1676.2 2823.68 2823.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 0.001024 4096 105 1880 4480 2.71264 25.1964 106.549 134.499 134.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.001024 512 430 1280 16000 0.367424 0.360448 8.76074 13.1157 22.6755 22.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 6.4e-05 4096 400 1960 263040 72.7476 55.5893 1963.47 1676.12 3768.04 3768.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.001024 4096 180 820 13920 2.71504 35.1516 106.224 144.133 144.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 0.000512 2048 190 1460 37120 3.46794 82.5948 104.51 190.616 190.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 3.2e-05 2048 270 1120 542720 100.06 55.9939 1231.48 1675.62 3063.31 3063.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 3.2e-05 4096 260 2460 517120 273.541 132.545 5315.84 3935.42 9657.67 9657.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 0.000128 1024 390 480 110080 14.1684 6.79952 54.3251 206.426 281.876 282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 360 0.001024 4096 90 2000 7360 2.71747 45.2352 104.466 152.477 152.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 6.4e-05 4096 135 1900 110592 180.341 55.3763 1205.22 1666.47 3107.6 3107.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 0.001024 4096 105 1880 4512 2.7208 34.5332 106.696 143.992 144.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.001024 512 430 1280 16128 0.36864 0.36256 11.7403 13.2224 25.7646 25.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 6.4e-05 4096 400 1960 263040 72.6924 55.5895 2644.93 1676.63 4449.96 4450.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.001024 4096 180 820 14016 2.71571 47.1593 106.811 156.727 156.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 0.000512 2048 190 1460 37248 3.46966 110.725 104.778 219.016 219.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 3.2e-05 2048 270 1120 542208 99.9142 55.9206 1657.41 1674.56 3487.97 3488.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 3.2e-05 4096 260 2460 516096 273.32 132.389 7165.68 3928.73 11500.4 11500.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 0.000128 1024 390 480 112128 14.2473 6.82291 73.594 212.878 307.703 307.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 360 0.001024 4096 90 2000 7488 2.72589 61.3808 104.907 169.073 169.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 6.4e-05 4096 135 1900 104448 181.169 54.9555 812.76 1650.48 2699.56 2699.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 0.001024 4096 105 1880 4416 2.70746 23.496 104.498 130.746 130.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.001024 512 430 1280 15744 0.36688 0.360384 8.2536 13.15 22.2017 22.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 6.4e-05 4096 400 1960 262656 72.7599 55.5909 1875.72 1675.81 3680 3680.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.001024 4096 180 820 13824 2.70746 33.6189 103.962 140.333 140.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 0.000512 2048 190 1460 37056 3.45853 79.0428 104.526 187.071 187.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 3.2e-05 2048 270 1120 540672 100.395 56.0881 1176.2 1677.83 3010.68 3010.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 3.2e-05 4096 260 2460 516096 273.62 132.409 5075.29 3927.5 9409.15 9409.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 0.000128 1024 390 480 110592 14.1586 6.79936 52.2014 212.462 285.775 285.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 360 0.001024 4096 90 2000 7296 2.71773 42.8974 104.398 150.072 150.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 6.4e-05 4096 135 1900 108800 181.981 55.554 1233.95 1665.5 3137.19 3137.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.001024 4096 105 1880 4500 2.71616 36.101 105.437 144.298 144.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.001024 512 430 1280 16200 0.37088 0.362656 12.3101 13.2607 26.3757 26.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 6.4e-05 4096 400 1960 263200 73.2322 55.7404 2753.14 1676.72 4558.94 4559.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.001024 4096 180 820 14100 2.73814 49.7606 104.839 157.383 157.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 0.000512 2048 190 1460 37300 3.49171 116.012 104.827 224.374 224.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 3.2e-05 2048 270 1120 542400 100.561 56.2995 1726.55 1676.97 3560.54 3560.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 3.2e-05 4096 260 2460 516800 274.439 132.716 7449.66 3929.74 11786.9 11787.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 0.000128 1024 390 480 113600 14.2151 6.84691 77.8387 208.4 307.459 307.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 360 0.001024 4096 90 2000 7400 2.7224 63.2525 104.351 170.386 170.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 6.4e-05 4096 135 1900 102400 182.34 55.0674 818.582 1650.14 2706.33 2706.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 0.001024 4096 105 1880 4400 2.71494 24.9691 104.423 132.149 132.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.001024 512 430 1280 16000 0.369472 0.362496 8.67046 13.1543 22.6247 22.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 6.4e-05 4096 400 1960 262400 73.0931 55.7032 1927.67 1675.75 3732.33 3732.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.001024 4096 180 820 14000 2.73315 35.1437 104.919 142.837 142.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 0.000512 2048 190 1460 37200 3.48979 81.6602 104.905 190.098 190.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 3.2e-05 2048 270 1120 540800 100.752 56.1952 1210 1675.22 3042.34 3042.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 3.2e-05 4096 260 2460 515200 276.281 133.221 5208.3 3944.78 9562.91 9563.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 0.000128 1024 390 480 112000 14.0666 6.81914 54.582 214.947 290.567 290.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 360 0.001024 4096 90 2000 7200 2.70746 43.0918 103.897 149.755 149.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 6.4e-05 4096 135 1900 111104 181.536 55.6628 1605.44 1674.24 3517.07 3517.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 0.001024 4096 105 1880 4480 2.71398 45.5274 104.372 152.658 152.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.001024 512 430 1280 16128 0.366848 0.360864 15.6473 13.1316 29.5793 29.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 6.4e-05 4096 400 1960 263424 72.7586 55.6728 3498.72 1676.48 5303.73 5303.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.001024 4096 180 820 14000 2.71805 62.5092 104.438 169.709 169.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 0.000512 2048 190 1460 37296 3.49181 147.477 104.923 255.936 255.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 3.2e-05 2048 270 1120 541184 100.244 56.0087 2185.7 1678.19 4020.31 4020.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 3.2e-05 4096 260 2460 516096 273.56 132.365 9419.48 3927.93 13753.7 13753.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 0.000128 1024 390 480 112896 14.3253 6.83206 98.1133 211.695 331.119 331.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 360 0.001024 4096 90 2000 7392 2.71664 80.3352 104.444 187.556 187.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 6.4e-05 4096 135 1900 107520 180.285 55.0579 1018.75 1654.77 2909.05 2909.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 0.001024 4096 105 1880 4256 2.69549 26.8964 103.85 133.485 133.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.001024 512 430 1280 16128 0.369088 0.362496 10.3382 13.2084 24.3492 24.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 6.4e-05 4096 400 1960 262528 72.6851 55.595 2298.49 1673.83 4100.71 4100.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.001024 4096 180 820 13888 2.71712 40.797 104.388 147.944 148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 0.000512 2048 190 1460 37184 3.49136 96.8479 104.862 205.244 205.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 3.2e-05 2048 270 1120 541184 100.101 56.2613 1436.25 1673.25 3266.02 3266.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 3.2e-05 4096 260 2460 516096 273.032 132.222 6234.06 3933.09 10572.7 10573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 0.000128 1024 390 480 111104 14.1682 6.8137 63.7221 207.136 291.994 292.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 360 0.001024 4096 90 2000 7168 2.70486 49.6634 103.791 156.216 156.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 6.4e-05 4096 135 1900 111360 181.089 55.6402 1545.04 1670.31 3452.28 3452.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 0.001024 4096 105 1880 4560 2.71722 43.694 106.222 152.676 152.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.001024 512 430 1280 16080 0.367264 0.360448 14.9773 13.0991 28.8753 28.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 6.4e-05 4096 400 1960 263040 72.9565 55.7029 3365.17 1675.36 5169.29 5169.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.001024 4096 180 820 14040 2.72413 60.2314 106.573 169.573 169.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 0.000512 2048 190 1460 37200 3.46976 141.107 104.692 249.312 249.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 3.2e-05 2048 270 1120 541440 100.567 56.094 2097.69 1679.24 3933.76 3933.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 3.2e-05 4096 260 2460 516480 274.268 132.529 9105.62 3929.87 13442.6 13442.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 0.000128 1024 390 480 113280 14.2572 6.84675 94.5819 209.131 324.976 325.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 360 0.001024 4096 90 2000 7440 2.72794 76.6239 104.758 184.167 184.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 6.4e-05 4096 135 1900 107520 179.772 55.0217 1011.96 1650.58 2897.53 2897.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 0.001024 4096 105 1880 4320 2.70726 27.216 104.215 134.18 134.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.001024 512 430 1280 15840 0.367584 0.360896 10.0463 13.1789 24.0281 24.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 6.4e-05 4096 400 1960 263040 72.7614 55.6564 2277.59 1676.02 4082.14 4082.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.001024 4096 180 820 13920 2.72106 41.1612 106.617 150.542 150.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 0.000512 2048 190 1460 36960 3.45702 95.2893 104.37 203.162 203.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 3.2e-05 2048 270 1120 537600 100.64 56.0177 1411.68 1670.23 3238.72 3238.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 3.2e-05 4096 260 2460 514560 273.51 132.228 6124.06 3921.01 10451.1 10451.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 0.000128 1024 390 480 111360 14.0997 6.83059 63.3834 206.601 291.07 291.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 360 0.001024 4096 90 2000 7200 2.7136 50.4566 104.118 157.347 157.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 6.4e-05 4096 135 1900 110592 181.413 55.5418 1494.94 1671.72 3403.82 3403.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.001024 4096 105 1880 4480 2.71757 41.4792 105.996 150.237 150.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.001024 512 430 1280 15872 0.366592 0.362432 14.4618 13.1045 28.3682 28.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 6.4e-05 4096 400 1960 263168 72.8095 55.6008 3279.8 1677.85 5086.18 5086.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.001024 4096 180 820 13952 2.7135 58.3619 106.264 167.383 167.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 0.000512 2048 190 1460 37248 3.47437 137.382 104.841 245.742 245.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 3.2e-05 2048 270 1120 542720 100.157 56.0681 2046.81 1676.75 3879.95 3880.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 3.2e-05 4096 260 2460 516096 275.07 132.83 8845.76 3936.97 13191 13191.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 0.000128 1024 390 480 112640 14.2997 6.8329 91.5405 209.249 322.081 322.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 360 0.001024 4096 90 2000 7424 2.72349 74.1132 104.719 181.616 181.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 6.4e-05 4096 135 1900 106496 182.437 55.5778 970.315 1672.81 2881.33 2881.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 0.001024 4096 105 1880 4352 2.71008 27.1708 106.013 135.937 135.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.001024 512 430 1280 15360 0.36368 0.357568 9.40947 13.0238 23.2214 23.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 6.4e-05 4096 400 1960 262144 72.6413 55.5484 2194.06 1672.66 3995.01 3995.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.001024 4096 180 820 13824 2.71715 38.9177 104.303 145.979 146.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 0.000512 2048 190 1460 37120 3.47757 92.3566 104.874 200.751 200.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 3.2e-05 2048 270 1120 540672 100.008 55.9001 1367.07 1672.15 3195.3 3195.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 3.2e-05 4096 260 2460 512000 275.773 132.831 5893.52 3945.32 10247.8 10248.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 0.000128 1024 390 480 110592 14.5083 6.83645 60.7532 209.455 291.714 291.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 360 0.001024 4096 90 2000 7168 2.70336 47.911 104.05 154.725 154.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 6.4e-05 4096 135 1900 104448 181.198 54.9456 1232.54 1648.69 3117.57 3117.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 0.001024 4096 105 1880 4416 2.71523 35.3918 104.379 142.53 142.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.001024 512 430 1280 15744 0.366752 0.360544 12.4729 13.1359 26.4072 26.4786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 6.4e-05 4096 400 1960 262656 72.7879 55.6032 2865.38 1673.22 4667.1 4667.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.001024 4096 180 820 13824 2.70333 50.39 103.847 156.983 157.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 0.000512 2048 190 1460 37056 3.46442 119.339 104.411 227.257 227.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 3.2e-05 2048 270 1120 540672 100.339 55.9174 1780.52 1672.73 3609.67 3609.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 3.2e-05 4096 260 2460 516096 273.574 132.42 7745.72 3929.77 12081.8 12082.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 0.000128 1024 390 480 110592 14.1547 6.79542 78.3749 206.622 306.107 306.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 360 0.001024 4096 90 2000 7296 2.71494 62.3337 104.278 169.385 169.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 6.4e-05 4096 135 1900 98304 183.417 54.9737 812.119 1650.32 2701.02 2701.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 0.001024 4096 105 1880 4224 2.7065 24.5125 104.415 131.676 131.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.001024 512 430 1280 14592 0.359424 0.350432 7.97027 12.7541 21.5046 21.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 6.4e-05 4096 400 1960 262656 72.7626 55.5883 1992.76 1674.75 3795.98 3796.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.001024 4096 180 820 13440 2.67731 34.9594 102.844 140.524 140.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 0.000512 2048 190 1460 36864 3.45795 83.9175 104.629 192.047 192.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 3.2e-05 2048 270 1120 534528 100.558 55.6749 1235.8 1665.54 3057.74 3057.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 3.2e-05 4096 260 2460 509952 275.917 132.911 5329.01 3939.87 9678.04 9678.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 0.000128 1024 390 480 110592 14.1835 6.82682 55.9492 206.756 283.866 283.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 360 0.001024 4096 90 2000 6912 2.68739 42.608 103.279 148.636 148.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 6.4e-05 4096 135 1900 102400 182.419 55.0525 1245.39 1650.53 3133.6 3133.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 0.001024 4096 105 1880 4400 2.7177 38.0726 104.451 145.286 145.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.001024 512 430 1280 16000 0.36864 0.362496 13.3408 13.1527 27.2958 27.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 6.4e-05 4096 400 1960 262400 73.0792 55.7051 2930.98 1676.15 4736.04 4736.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.001024 4096 180 820 14000 2.73613 53.1892 104.946 160.913 160.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 0.000512 2048 190 1460 37200 3.4857 124.852 104.93 233.31 233.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 3.2e-05 2048 270 1120 540800 100.783 56.1055 1837.13 1687.22 3681.41 3681.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 3.2e-05 4096 260 2460 515200 276.297 133.186 7928.42 3962.01 12300.2 12300.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 0.000128 1024 390 480 112000 14.0619 6.8137 82.648 214.06 317.742 317.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 360 0.001024 4096 90 2000 7200 2.7089 65.5073 103.919 172.195 172.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 6.4e-05 4096 135 1900 102400 181.98 55.0434 888.316 1651.19 2776.73 2776.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 0.001024 4096 105 1880 4000 2.6968 24.1469 103.36 130.246 130.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.001024 512 430 1280 15200 0.360384 0.349888 8.84128 12.751 22.371 22.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 6.4e-05 4096 400 1960 262400 72.936 55.6646 2088.85 1676.81 3894.37 3894.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.001024 4096 180 820 13600 2.70586 37.1178 103.849 143.715 143.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 0.000512 2048 190 1460 36800 3.46256 89.2928 104.453 197.25 197.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 3.2e-05 2048 270 1120 537600 100.062 55.7834 1300.39 1667.17 3123.57 3123.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 3.2e-05 4096 260 2460 512000 274.73 132.648 5615.62 3935.43 9958.75 9959.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 0.000128 1024 390 480 108800 14.3396 6.81053 57.1844 206.864 285.354 285.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 360 0.001024 4096 90 2000 6800 2.67667 44.6019 102.822 150.16 150.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 6.4e-05 4096 135 1896 108544 182.43 55.6128 1776.73 1675.24 3690.21 3690.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 350 0.001024 4096 105 1896 4512 2.72525 53.0719 107.06 162.9 162.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.001024 512 430 1272 16320 0.370432 0.374784 10.0151 13.2059 24.0395 24.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1510 6.4e-05 4096 400 1968 263424 72.9457 55.5948 4286.41 1675.77 6090.85 6090.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 760 0.001024 4096 180 816 14176 2.7289 38.3836 108.826 149.982 150.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1950 0.000512 2048 190 1464 37376 3.50413 91.8938 104.853 200.296 200.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1350 3.2e-05 2048 270 1128 542720 100.499 56.0162 1552.38 1680.35 3389.41 3389.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1150 3.2e-05 4096 260 2472 518656 271.921 132.053 6046.2 3943.52 10394.1 10394.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1180 0.000128 1024 390 480 114688 14.2215 6.83418 116.385 209.563 347.163 347.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 360 0.001024 4096 90 1992 7584 2.73338 50.6102 104.71 158.096 158.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 6.4e-05 4096 135 1896 108800 183.032 55.7248 1828.9 1676.73 3744.59 3744.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 0.001024 4096 105 1896 4520 2.72867 30.3118 107.215 140.297 140.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.001024 512 430 1272 16320 0.369376 0.364544 10.1902 13.2076 24.2036 24.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1510 6.4e-05 4096 400 1968 263360 73.1997 55.7138 2742.42 1676.58 4548.03 4548.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 760 0.001024 4096 180 816 14160 2.73299 40.7511 119.229 162.759 162.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 0.000512 2048 190 1464 37360 3.49299 97.7557 104.915 206.21 206.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 3.2e-05 2048 270 1128 542720 100.894 56.1213 1563.8 1676.51 3397.49 3397.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 3.2e-05 4096 260 2472 518400 273.193 132.364 6284.99 3930.36 10621.2 10621.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1180 0.000128 1024 390 480 114560 14.2709 6.84643 77.5822 209.845 308.701 308.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 360 0.001024 4096 90 1992 7600 2.74227 53.5737 104.929 161.291 161.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 6.4e-05 4096 135 1896 107520 182.563 55.6636 1007.53 1672.79 2918.74 2918.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 0.001024 4096 105 1896 4512 2.72589 29.9108 104.809 137.491 137.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.001024 512 430 1272 16224 0.36864 0.362272 10.0393 13.1768 24.0172 24.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 6.4e-05 4096 400 1968 263424 72.881 55.6478 2628.52 1675.72 4432.89 4432.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.001024 4096 180 816 14160 2.72566 40.6057 105.446 148.821 148.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 0.000512 2048 190 1464 37344 3.49005 96.2295 104.819 204.582 204.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 3.2e-05 2048 270 1128 542208 100.512 56.0458 1441.89 1674.58 3273.2 3273.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 3.2e-05 4096 260 2472 518400 272.082 132.151 6190.08 3918.17 10512.8 10513.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 0.000128 1024 390 480 114432 14.1825 6.84032 71.591 209.264 302.037 302.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 360 0.001024 4096 90 1992 7584 2.75261 53.0813 104.806 160.683 160.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 6.4e-05 4096 135 1896 104448 182.855 55.3654 1749.13 1664.76 3652.32 3652.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 0.001024 4096 105 1896 4416 2.7177 19.0339 104.551 126.344 126.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.001024 512 430 1272 16128 0.3704 0.362688 6.56842 13.2009 20.5727 20.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1510 6.4e-05 4096 400 1968 263040 72.7504 55.5903 2104.78 1674.9 3908.14 3908.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 760 0.001024 4096 180 816 14112 2.724 26.1353 105.666 134.57 134.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 0.000512 2048 190 1464 37248 3.47546 61.9916 104.686 170.197 170.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 3.2e-05 2048 270 1128 540672 100.392 56.0505 1072.01 1672.61 2901.24 2901.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1150 3.2e-05 4096 260 2472 517632 271.297 131.95 3995.25 3935.74 8334.58 8334.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1180 0.000128 1024 390 480 113664 14.1069 6.90605 60.0104 215.906 304.019 304.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 360 0.001024 4096 90 1992 7488 2.71974 33.8572 104.543 141.164 141.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 6.4e-05 4096 135 1896 107520 182.914 55.7179 1176.31 1674.5 3089.63 3089.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.001024 4096 105 1896 4480 2.7257 34.7709 104.786 142.325 142.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.001024 512 430 1272 16240 0.369728 0.362496 11.8271 13.1798 25.8091 25.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 6.4e-05 4096 400 1968 263200 72.9893 55.6995 2663.8 1676.74 4469.34 4469.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.001024 4096 180 816 14168 2.73091 47.4187 104.935 155.128 155.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 0.000512 2048 190 1464 37352 3.48819 111.934 104.969 220.435 220.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 3.2e-05 2048 270 1128 542080 100.674 56.1684 1671.15 1676.77 3504.93 3505.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 3.2e-05 4096 260 2472 517888 273.55 132.476 7185.54 3928.17 11520.1 11520.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 0.000128 1024 390 480 114688 14.185 6.8409 82.7957 209.545 313.523 313.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 360 0.001024 4096 90 1992 7560 2.74173 61.4994 106.482 170.767 170.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 6.4e-05 4096 135 1896 107520 182.428 55.6668 746.307 1674.73 2659.33 2659.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 0.001024 4096 105 1896 4368 2.71226 21.5163 104.475 128.747 128.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.001024 512 430 1272 16128 0.366592 0.360256 7.43002 13.1398 21.3675 21.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 6.4e-05 4096 400 1968 262976 72.8708 55.6503 2260.46 1676.86 4065.96 4066.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 760 0.001024 4096 180 816 14112 2.72998 30.0482 104.925 137.746 137.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 0.000512 2048 190 1464 37296 3.49203 70.3877 104.953 178.876 178.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 3.2e-05 2048 270 1128 541184 100.308 55.9899 1060.74 1674.26 2891.47 2891.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 3.2e-05 4096 260 2472 516096 273.622 132.301 4541.63 3937.01 8884.88 8885.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1180 0.000128 1024 390 480 114688 14.1534 6.83827 71.0586 209.539 301.743 301.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 360 0.001024 4096 90 1992 7504 2.72211 38.7347 104.816 146.316 146.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 6.4e-05 4096 135 1896 106496 182.487 55.5464 1129 1671.38 3038.62 3038.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.001024 4096 105 1896 4480 2.72714 33.9012 106.421 143.093 143.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.001024 512 430 1272 16256 0.370656 0.36304 10.8813 13.2326 24.9209 24.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 6.4e-05 4096 400 1968 263168 72.8088 55.5986 2581.48 1676.72 4386.72 4386.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.001024 4096 180 816 14144 2.72627 46.0253 107.311 156.107 156.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 0.000512 2048 190 1464 37312 3.47382 101.518 104.859 209.895 209.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 3.2e-05 2048 270 1128 542720 100.242 56.0912 1631.78 1676.73 3465.03 3465.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 3.2e-05 4096 260 2472 518144 272.541 132.163 6984.97 3925.15 11315.2 11315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 0.000128 1024 390 480 113664 14.1824 6.83405 71.8092 209.101 302.085 302.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 360 0.001024 4096 90 1992 7552 2.72589 59.9052 104.798 167.494 167.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 6.4e-05 4096 135 1896 106496 182.466 55.5602 753.645 1672.13 2664 2664.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 0.001024 4096 105 1896 4352 2.70541 21.6883 104.487 128.923 128.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.001024 512 430 1272 15872 0.367744 0.35984 6.90634 13.1077 20.8104 20.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 6.4e-05 4096 400 1968 263168 72.8087 55.5962 1716.04 1677.48 3522.04 3522.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.001024 4096 180 816 14080 2.72547 30.8135 105.259 138.841 138.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 0.000512 2048 190 1464 37248 3.48282 65.2893 104.882 173.695 173.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 3.2e-05 2048 270 1128 542720 100.12 56.0338 1082.04 1677.46 2915.81 2915.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 3.2e-05 4096 260 2472 518144 272.583 132.182 4632.74 3952.79 8990.62 8990.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 0.000128 1024 390 480 112640 14.2852 6.82288 57.9853 209.249 288.497 288.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 360 0.001024 4096 90 1992 7424 2.80154 38.8676 104.481 146.194 146.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 6.4e-05 4096 135 1896 105984 182.948 55.6339 1222.52 1670.01 3131.31 3131.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.001024 4096 105 1896 4464 2.72794 36.7108 104.763 144.246 144.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.001024 512 430 1272 16272 0.370304 0.363104 12.5165 13.2276 26.5512 26.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 6.4e-05 4096 400 1968 263232 72.9525 55.7015 2811.55 1676.13 4616.44 4616.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.001024 4096 180 816 14112 2.71862 50.0553 104.7 157.516 157.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 0.000512 2048 190 1464 37296 3.47686 118.216 104.839 226.575 226.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 3.2e-05 2048 270 1128 542592 100.519 56.2831 1772.07 1675.95 3604.99 3605.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 3.2e-05 4096 260 2472 518400 272.492 132.32 7613.45 3952.92 11971.5 11971.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 0.000128 1024 390 480 114048 14.1893 6.84262 79.3452 208.948 309.483 309.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 360 0.001024 4096 90 1992 7560 2.73632 66.0682 104.89 173.751 173.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 6.4e-05 4096 135 1896 101376 183.424 55.21 818.461 1658.47 2715.77 2715.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 0.001024 4096 105 1896 4320 2.7047 24.3734 104.758 131.88 131.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.001024 512 430 1272 16128 0.367616 0.360448 8.72835 13.1839 22.7144 22.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 6.4e-05 4096 400 1968 263232 72.7995 55.6398 1965.51 1692.45 3786.51 3786.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.001024 4096 180 816 13968 2.71155 34.9838 106.318 144.058 144.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 0.000512 2048 190 1464 37152 3.46957 83.0361 104.741 191.292 191.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 3.2e-05 2048 270 1128 541440 100.511 56.0192 1235.92 1677.33 3069.94 3070.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 3.2e-05 4096 260 2472 518400 271.829 132.196 5309.96 3922.86 9637.17 9637.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 0.000128 1024 390 480 112896 14.0654 6.81722 55.1133 207.623 283.775 283.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 360 0.001024 4096 90 1992 7488 2.72998 45.5101 104.911 153.21 153.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 6.4e-05 4096 135 1896 107520 182.653 55.6927 1175.8 1683.71 3098.06 3098.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.001024 4096 105 1896 4480 2.72602 34.9452 104.806 142.522 142.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.001024 512 430 1272 16160 0.368384 0.362496 11.781 13.169 25.7523 25.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 6.4e-05 4096 400 1968 263360 72.8033 55.6689 2675.97 1675.39 4479.95 4480.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.001024 4096 180 816 14080 2.72432 47.6736 104.475 154.918 154.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 0.000512 2048 190 1464 37280 3.48058 111.664 104.727 219.915 219.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 3.2e-05 2048 270 1128 542720 100.269 56.0435 1685.8 1678.8 3521.08 3521.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 3.2e-05 4096 260 2472 518400 272.241 132.275 7233.35 3925.25 11563.5 11563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 0.000128 1024 390 480 113920 14.2896 6.83827 74.3008 213.907 309.49 309.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 360 0.001024 4096 90 1992 7520 2.71974 61.8636 104.626 169.267 169.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 6.4e-05 4096 135 1896 107520 182.274 55.6035 841.067 1675.95 2755.09 2755.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 0.001024 4096 105 1896 4320 2.71421 23.7543 107.404 133.915 133.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.001024 512 430 1272 16000 0.36848 0.3608 8.4071 13.1153 22.323 22.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 6.4e-05 4096 400 1968 263040 72.7593 55.587 1902.88 1675.78 3707.12 3707.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 0.001024 4096 180 816 13920 2.71434 34.0247 105.12 141.9 141.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 0.000512 2048 190 1464 37120 3.46733 80.1084 104.513 188.132 188.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 3.2e-05 2048 270 1128 542720 100.052 55.9596 1203.57 1675.39 3035.13 3035.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 3.2e-05 4096 260 2472 517120 273.513 132.549 5132.46 3931.27 9470.12 9470.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 0.000128 1024 390 480 110080 14.1733 6.79968 52.0259 206.396 279.55 279.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 360 0.001024 4096 90 1992 7360 2.70934 43.4413 104.193 150.404 150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 6.4e-05 4096 135 1896 104448 182.584 55.355 1462.59 1664.86 3365.59 3365.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 0.001024 4096 105 1896 4416 2.71206 43.7877 104.554 151.098 151.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.001024 512 430 1272 16128 0.36864 0.364032 15.0856 13.2128 29.1036 29.1744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 6.4e-05 4096 400 1968 263040 72.6686 55.5822 3395.38 1675.04 5198.78 5198.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.001024 4096 180 816 14112 2.72867 60.6304 104.751 168.154 168.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 0.000512 2048 190 1464 37248 3.48365 143.011 104.697 251.235 251.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 3.2e-05 2048 270 1128 540672 100.191 56.062 2139.87 1672.8 3969.09 3969.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 3.2e-05 4096 260 2472 517632 270.998 131.925 9158.04 3921.52 13482.8 13483.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 0.000128 1024 390 480 113664 14.1002 6.81962 95.3728 208.387 324.842 324.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 360 0.001024 4096 90 1992 7488 2.72339 78.7046 104.551 186.04 186.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 6.4e-05 4096 135 1896 98304 183.39 54.9494 885.852 1650.5 2774.89 2775.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 0.001024 4096 105 1896 4224 2.70352 25.9335 104.146 132.824 132.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.001024 512 430 1272 15744 0.368096 0.36016 9.62419 13.1481 23.5708 23.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 6.4e-05 4096 400 1968 262656 72.7796 55.5986 2201.02 1675.09 4004.6 4004.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.001024 4096 180 816 14016 2.72419 39.0615 105.593 147.423 147.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 0.000512 2048 190 1464 37056 3.46675 91.6954 104.536 199.744 199.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 3.2e-05 2048 270 1128 540672 100.355 55.9309 1379.93 1674.6 3210.99 3211.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 3.2e-05 4096 260 2472 516096 273.625 132.405 5949.54 3929.46 10285.4 10285.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 0.000128 1024 390 480 110592 14.1563 7.03494 60.163 206.88 288.405 288.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 360 0.001024 4096 90 1992 7296 2.71322 47.5771 104.144 154.492 154.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 6.4e-05 4096 135 1896 105600 182.873 55.546 1456.1 1665.83 3360.54 3360.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.001024 4096 105 1896 4400 2.72419 42.868 107.71 153.343 153.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.001024 512 430 1272 16200 0.368864 0.365952 15.1263 13.2184 29.151 29.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 6.4e-05 4096 400 1968 263200 73.1874 55.7303 3358.69 1677.23 5164.94 5165.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.001024 4096 180 816 14100 2.72106 59.6384 111.064 173.465 173.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 0.000512 2048 190 1464 37300 3.49302 141.232 104.86 249.63 249.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 3.2e-05 2048 270 1128 540800 100.809 56.1587 2108.33 1674.21 3939.67 3939.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 3.2e-05 4096 260 2472 516800 274.43 132.701 9045.51 3926.21 13379.2 13379.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 0.000128 1024 390 480 113600 14.2207 6.85789 94.0386 208.525 323.802 323.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 360 0.001024 4096 90 1992 7500 2.72486 77.7359 104.659 185.178 185.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 6.4e-05 4096 135 1896 102400 182.378 55.0519 959.42 1650.34 2847.4 2847.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 0.001024 4096 105 1896 4200 2.69712 27.0576 104.048 133.845 133.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.001024 512 430 1272 16000 0.36864 0.362496 10.0945 13.1537 24.0517 24.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 6.4e-05 4096 400 1968 262400 73.0576 55.7079 2269.93 1676.46 4075.26 4075.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.001024 4096 180 816 14000 2.72771 40.9722 106.704 150.446 150.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 0.000512 2048 190 1464 37200 3.49098 95.6807 104.942 204.158 204.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 3.2e-05 2048 270 1128 540800 100.748 56.0955 1429.11 1675.43 3261.55 3261.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 3.2e-05 4096 260 2472 515200 276.28 133.185 6113.46 3936.11 10459.4 10459.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 0.000128 1024 390 480 112000 14.0555 6.81354 63.2908 206.644 290.961 291.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 360 0.001024 4096 90 1992 7400 2.7177 51.7073 104.726 159.21 159.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 6.4e-05 4096 135 1896 107520 182.447 55.6954 1457.03 1674.61 3369.98 3370.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 0.001024 4096 105 1896 4368 2.71683 41.4729 106.228 150.459 150.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.001024 512 430 1272 16128 0.368288 0.362176 14.7021 13.1393 28.6405 28.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 6.4e-05 4096 400 1968 262976 72.8414 55.6521 3296.08 1695.33 5120.01 5120.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.001024 4096 180 816 14112 2.73078 58.9781 105.857 167.609 167.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 0.000512 2048 190 1464 37296 3.48774 138.788 105.036 247.355 247.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 3.2e-05 2048 270 1128 541184 100.238 56.1254 2076.1 1674.24 3906.87 3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 3.2e-05 4096 260 2472 516096 273.573 132.348 8862.24 3926.25 13194.7 13195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 0.000128 1024 390 480 114688 14.154 6.83645 93.0159 209.598 323.76 323.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 360 0.001024 4096 90 1992 7504 2.72163 76.5232 104.811 184.113 184.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 6.4e-05 4096 135 1896 100352 183.144 55.0636 898.971 1654.21 2791.57 2791.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 0.001024 4096 105 1896 4256 2.70909 27.308 105.54 135.601 135.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.001024 512 430 1272 16128 0.369856 0.362752 9.80726 13.2056 23.8154 23.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 6.4e-05 4096 400 1968 262528 72.6733 55.6067 2167.9 1673.26 3969.55 3969.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.001024 4096 180 816 13888 2.71754 37.8691 104.212 144.841 144.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1950 0.000512 2048 190 1464 37184 3.49533 91.5702 104.843 199.952 200.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 3.2e-05 2048 270 1128 541184 100.109 55.9637 1368.95 1673.07 3198.25 3198.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 3.2e-05 4096 260 2472 516096 273.099 132.208 5843.89 3923.32 10172.8 10173.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 0.000128 1024 390 480 111104 14.1788 6.81574 59.9543 207.062 288.17 288.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 360 0.001024 4096 90 1992 7392 2.72422 49.7601 104.707 157.25 157.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 6.4e-05 4096 135 1896 107520 182.567 55.6376 1407.37 1670.31 3316.08 3316.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 0.001024 4096 105 1896 4440 2.72522 40.7743 106.292 149.832 149.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.001024 512 430 1272 16080 0.368128 0.359584 14.2193 13.0976 28.1169 28.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 6.4e-05 4096 400 1968 263040 72.9302 55.7016 3179.48 1675.35 4983.58 4983.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.001024 4096 180 816 14040 2.72042 56.5078 104.571 163.842 163.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 0.000512 2048 190 1464 37200 3.47555 133.56 104.703 241.782 241.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 3.2e-05 2048 270 1128 541440 100.569 56.105 2005.59 1675.13 3837.55 3837.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 3.2e-05 4096 260 2472 516480 274.209 132.545 8550.4 3930.21 12887.7 12888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 0.000128 1024 390 480 113280 14.2639 6.84022 89.1771 209.087 319.518 319.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 360 0.001024 4096 90 1992 7440 2.71722 72.8351 104.497 180.107 180.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 6.4e-05 4096 135 1896 99840 183.193 55.0306 843.463 1650.55 2732.44 2732.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 0.001024 4096 105 1896 4320 2.71414 25.9066 104.903 133.566 133.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.001024 512 430 1272 15840 0.36736 0.362496 9.09734 13.1789 23.079 23.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 6.4e-05 4096 400 1968 263040 72.779 55.6655 2048.65 1676.75 3853.97 3854.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.001024 4096 180 816 13920 2.7191 36.1331 104.581 143.479 143.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 0.000512 2048 190 1464 36960 3.46208 86.0456 104.393 193.947 194.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 3.2e-05 2048 270 1128 537600 100.603 55.9309 1284.6 1672.75 3114.05 3114.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 3.2e-05 4096 260 2472 514560 273.475 132.207 5491.83 3922.56 9820.4 9820.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 0.000128 1024 390 480 111360 14.1016 6.81062 56.914 213.419 291.398 291.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 360 0.001024 4096 90 1992 7200 2.70138 45.7225 103.868 152.352 152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 6.4e-05 4096 135 1896 106496 182.52 55.5559 1333.53 1671.94 3243.75 3243.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.001024 4096 105 1896 4352 2.71661 39.0669 108.105 149.931 149.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.001024 512 430 1272 15872 0.36784 0.362848 13.3553 13.1048 27.2604 27.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 6.4e-05 4096 400 1968 263168 72.8152 55.5906 3043.82 1677.29 4849.62 4849.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.001024 4096 180 816 14080 2.71946 54.0755 107.876 164.716 164.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 0.000512 2048 190 1464 37248 3.48035 128.17 104.866 236.56 236.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 3.2e-05 2048 270 1128 542720 100.161 56.1753 1923.16 1676.97 3756.63 3756.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 3.2e-05 4096 260 2472 518144 272.54 132.191 8206.9 3926.4 12538.4 12538.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 0.000128 1024 390 480 112640 14.2965 6.83008 84.7321 209.215 315.228 315.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 360 0.001024 4096 90 1992 7424 2.71805 69.4272 104.468 176.674 176.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 6.4e-05 4096 135 1896 106496 182.445 55.5486 901.048 1672.63 2811.86 2812.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 0.001024 4096 105 1896 4096 2.69568 24.1111 106.355 133.206 133.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.001024 512 430 1272 15360 0.366592 0.3584 8.71203 13.0172 22.5235 22.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 6.4e-05 4096 400 1968 262144 72.6692 55.5509 2058.8 1672.48 3859.61 3859.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.001024 4096 180 816 13824 2.71565 36.5159 106.769 146.043 146.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 0.000512 2048 190 1464 37120 3.47843 86.5156 104.868 194.906 194.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 3.2e-05 2048 270 1128 540672 99.994 55.9142 1294.29 1671.8 3122.17 3122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 3.2e-05 4096 260 2472 516096 271.654 131.79 5565.29 3925.31 9894.37 9894.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 0.000128 1024 390 480 110592 14.5076 6.8257 57.1266 209.463 288.08 288.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 360 0.001024 4096 90 1992 7168 2.70288 45.0761 103.778 151.618 151.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 6.4e-05 4096 135 1900 109568 182.092 55.6005 2040.54 1676.68 3955.11 3955.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 350 0.001024 4096 105 1900 4480 2.72973 62.4143 106.914 172.103 172.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.001024 512 430 1275 16256 0.370688 0.370208 11.2956 13.2143 25.3222 25.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1510 6.4e-05 4096 400 1975 263424 72.8435 55.5848 4904.66 1677.21 6710.43 6710.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 760 0.001024 4096 180 825 14112 2.72765 44.4416 107.222 154.436 154.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1950 0.000512 2048 190 1475 37344 3.50749 104.994 104.885 213.43 213.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1350 3.2e-05 2048 270 1125 542208 100.452 56.0099 1736.03 1676.44 3569.09 3569.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1150 3.2e-05 4096 260 2475 517632 272.932 132.31 6817.05 3928.77 11151.4 11151.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1180 0.000128 1024 390 475 115200 14.17 6.83053 131.171 209.799 362.127 362.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 360 0.001024 4096 90 2000 7552 2.72998 57.3981 104.886 165.057 165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 6.4e-05 4096 135 1900 108800 183.168 55.7156 1746.37 1677.1 3662.55 3662.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 0.001024 4096 105 1900 4480 2.72768 29.0452 108.171 139.988 140.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.001024 512 430 1275 16240 0.371584 0.364544 9.87981 13.2135 23.9009 23.9721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1510 6.4e-05 4096 400 1975 263360 73.1392 55.7036 2649.72 1677.06 4455.73 4455.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 760 0.001024 4096 180 825 14120 2.72742 39.3298 109.205 151.306 151.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 0.000512 2048 190 1475 37360 3.48589 94.7057 104.972 203.208 203.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 3.2e-05 2048 270 1125 542080 100.934 56.2182 1492.99 1681.32 3331.63 3331.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 3.2e-05 4096 260 2475 517120 275.006 132.753 6060.28 3934.35 10402.7 10403.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1180 0.000128 1024 390 475 115200 14.2104 6.84166 75.1775 209.808 306.195 306.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 360 0.001024 4096 90 2000 7520 2.72614 51.498 104.781 159.047 159.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 6.4e-05 4096 135 1900 107520 183.059 55.6941 1683.55 1677.1 3599.61 3599.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 350 0.001024 4096 105 1900 4400 2.72016 52.0929 104.63 159.489 159.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.001024 512 430 1275 16160 0.370688 0.371808 6.66534 13.1819 20.6602 20.7364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1510 6.4e-05 4096 400 1975 263360 73.0705 55.6631 4224.1 1677.54 6030.51 6030.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 760 0.001024 4096 180 825 14080 2.72717 25.8216 108.387 136.982 137.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1950 0.000512 2048 190 1475 37280 3.49798 60.8727 104.844 169.261 169.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1350 3.2e-05 2048 270 1125 541440 100.833 56.0886 1099.94 1676.75 2933.78 2933.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1150 3.2e-05 4096 260 2475 517120 274.369 132.643 3905.99 3930.99 8244.36 8244.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1180 0.000128 1024 390 475 115200 14.2033 6.84982 111.087 209.813 342.113 342.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 360 0.001024 4096 90 2000 7440 2.71571 32.9129 104.544 140.216 140.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 6.4e-05 4096 135 1900 109056 182.424 55.6756 1061.01 1672.92 2972.23 2972.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 0.001024 4096 105 1900 4464 2.72998 30.677 104.724 138.175 138.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.001024 512 430 1275 16224 0.366816 0.36224 10.5075 13.1698 24.4783 24.5514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 6.4e-05 4096 400 1975 263424 72.9234 55.6521 2726.94 1676.49 4532.13 4532.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.001024 4096 180 825 14112 2.7272 42.1464 105.736 150.654 150.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 0.000512 2048 190 1475 37344 3.48979 100.025 104.856 208.414 208.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 3.2e-05 2048 270 1125 542208 100.537 56.0918 1490.81 1674.72 3322.32 3322.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 3.2e-05 4096 260 2475 516864 274.106 132.542 6451.15 3947.34 10805.5 10805.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 0.000128 1024 390 475 114432 14.1895 6.83827 73.8517 216.952 311.992 312.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 360 0.001024 4096 90 2000 7536 2.75046 54.9142 104.816 162.525 162.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 6.4e-05 4096 135 1900 107520 181.804 55.3522 1802.43 1666.08 3705.87 3706.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 0.001024 4096 105 1900 4416 2.72886 19.7232 104.896 127.392 127.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.001024 512 430 1275 16128 0.369536 0.362496 6.82854 13.2122 20.8452 20.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1510 6.4e-05 4096 400 1975 263040 72.7301 55.5807 2148.61 1676.23 3953.26 3953.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 760 0.001024 4096 180 825 14016 2.72301 27.1178 105.632 135.512 135.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 0.000512 2048 190 1475 37248 3.47443 64.6245 104.8 172.942 172.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 3.2e-05 2048 270 1125 540672 100.393 55.9144 1099.34 1673.94 2929.76 2929.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 3.2e-05 4096 260 2475 516096 273.42 132.395 4161.04 3932.48 8499.74 8500.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1180 0.000128 1024 390 475 113664 14.1174 6.82221 61.6033 208.456 291.161 291.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 360 0.001024 4096 90 2000 7488 2.72998 35.2283 104.888 142.891 142.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 6.4e-05 4096 135 1900 109312 182.625 55.7302 1149.22 1674.3 3062.08 3062.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 0.001024 4096 105 1900 4480 2.73389 33.3558 105.72 141.854 141.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.001024 512 430 1275 16128 0.368544 0.364544 11.3169 13.174 25.296 25.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 6.4e-05 4096 400 1975 263200 72.9836 55.7051 2571.56 1676.54 4376.91 4377.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.001024 4096 180 825 14112 2.73613 45.7359 106.135 154.649 154.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 0.000512 2048 190 1475 37296 3.4776 107.423 104.837 215.783 215.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 3.2e-05 2048 270 1125 542080 100.636 56.1255 1593.94 1676.58 3427.45 3427.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 3.2e-05 4096 260 2475 516992 274.78 132.789 6919.67 3936.64 11264.2 11264.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 0.000128 1024 390 475 114688 14.1865 6.84653 71.6898 209.54 302.422 302.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 360 0.001024 4096 90 2000 7504 2.74022 59.3933 104.771 166.965 167.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 6.4e-05 4096 135 1900 107520 182.401 55.6781 719.162 1674.45 2631.89 2632.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 0.001024 4096 105 1900 4368 2.7095 20.6513 104.633 128.037 128.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.001024 512 430 1275 15904 0.368416 0.360992 7.08803 13.1345 21.0219 21.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 6.4e-05 4096 400 1975 262976 72.8494 55.6544 2181.88 1676.71 3987.22 3987.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 760 0.001024 4096 180 825 14000 2.72387 29.0856 104.626 136.477 136.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1950 0.000512 2048 190 1475 37184 3.47094 68.0019 104.676 176.192 176.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 3.2e-05 2048 270 1125 541184 100.293 56.1196 1015.66 1674.02 2846.26 2846.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 3.2e-05 4096 260 2475 516096 273.559 132.341 4397.39 3946.04 8749.67 8749.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1180 0.000128 1024 390 475 114688 14.1675 6.83971 62.8625 217.265 301.314 301.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 360 0.001024 4096 90 2000 7392 2.72077 36.8191 104.462 144.042 144.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 6.4e-05 4096 135 1900 108544 182.104 55.5588 1179.8 1671.96 3089.62 3089.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.001024 4096 105 1900 4416 2.72029 34.5194 105.12 142.404 142.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.001024 512 430 1275 16256 0.368832 0.362496 11.4395 13.238 25.4793 25.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 6.4e-05 4096 400 1975 263168 72.8245 55.6088 2659.45 1677.12 4465.13 4465.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.001024 4096 180 825 14080 2.72589 47.5054 104.821 155.093 155.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 0.000512 2048 190 1475 37312 3.4816 108.151 104.909 216.587 216.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 3.2e-05 2048 270 1125 541696 100.45 55.9953 1662.14 1677.09 3495.85 3495.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 3.2e-05 4096 260 2475 517120 273.992 132.526 7181.64 3933.93 11522.4 11522.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 0.000128 1024 390 475 114688 14.109 6.82598 74.8929 209.152 305.138 305.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 360 0.001024 4096 90 2000 7488 2.73395 61.397 104.737 168.929 168.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 6.4e-05 4096 135 1900 106496 182.456 55.5616 774.087 1672.11 2684.41 2684.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 0.001024 4096 105 1900 4352 2.71306 22.2751 104.651 129.68 129.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.001024 512 430 1275 15872 0.366688 0.35888 7.20147 13.1089 21.1079 21.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 6.4e-05 4096 400 1975 263168 72.8238 55.5987 1766.87 1677.45 3572.85 3572.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.001024 4096 180 825 13952 2.71946 31.5807 104.476 138.817 138.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 0.000512 2048 190 1475 37248 3.4816 68.1595 104.909 176.594 176.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 3.2e-05 2048 270 1125 540672 100.601 56.0591 1103.19 1677.24 2937.26 2937.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 3.2e-05 4096 260 2475 516096 275.095 132.85 4769.04 3937.8 9115.12 9115.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 0.000128 1024 390 475 114688 14.1273 7.30627 60.5675 209.24 291.394 291.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 360 0.001024 4096 90 2000 7424 2.73894 40.5972 104.736 148.115 148.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 6.4e-05 4096 135 1900 108288 182.456 55.6389 1244.37 1669.12 3151.78 3151.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 0.001024 4096 105 1900 4464 2.73613 36.6859 106.271 145.736 145.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.001024 512 430 1275 16272 0.370656 0.364768 12.604 13.222 26.6327 26.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 6.4e-05 4096 400 1975 263232 72.9567 55.7076 2820.96 1675.14 4624.88 4624.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.001024 4096 180 825 14040 2.72701 50.0857 104.563 157.416 157.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 0.000512 2048 190 1475 37296 3.47955 118.663 104.811 226.995 227.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 3.2e-05 2048 270 1125 541440 100.737 56.1492 1755.52 1675.08 3587.65 3587.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 3.2e-05 4096 260 2475 517248 274.131 132.609 7605.87 3937.51 11950.4 11950.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 0.000128 1024 390 475 114048 14.1751 6.84979 78.4006 208.915 308.503 308.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 360 0.001024 4096 90 2000 7488 2.72518 64.7844 104.696 172.267 172.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 6.4e-05 4096 135 1900 105984 181.632 55.2127 875.377 1656.91 2769.33 2769.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 0.001024 4096 105 1900 4320 2.71565 24.9758 104.464 132.199 132.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.001024 512 430 1275 16128 0.36864 0.360672 9.02355 13.1687 22.9911 23.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 6.4e-05 4096 400 1975 263232 72.7749 55.6522 2014.49 1675.48 3818.51 3818.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.001024 4096 180 825 13968 2.72179 36.2398 105.477 144.481 144.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 0.000512 2048 190 1475 37152 3.4735 85.7104 104.595 193.823 193.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 3.2e-05 2048 270 1125 541440 100.5 56.146 1256.55 1677.55 3090.9 3091.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 3.2e-05 4096 260 2475 516096 275.049 132.86 5420.24 3931.66 9760.14 9760.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 0.000128 1024 390 475 112896 14.0574 7.36806 56.4099 207.442 285.437 285.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 360 0.001024 4096 90 2000 7344 2.7175 46.0697 104.296 153.141 153.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 6.4e-05 4096 135 1900 107520 182.59 55.6951 1199.55 1677.38 3115.41 3115.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 0.001024 4096 105 1900 4400 2.72211 35.1836 106.641 144.591 144.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.001024 512 430 1275 16160 0.36864 0.3608 12.1575 13.1781 26.1373 26.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 6.4e-05 4096 400 1975 263360 72.7854 55.6728 2737.42 1677.94 4543.93 4544.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.001024 4096 180 825 14080 2.73101 49.154 106.182 158.109 158.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 0.000512 2048 190 1475 37280 3.4816 115.821 116.731 236.076 236.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 3.2e-05 2048 270 1125 541440 100.607 56.0591 1707.55 1696.36 3560.74 3560.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 3.2e-05 4096 260 2475 517120 274.17 132.655 7380.68 3947.74 11735.6 11735.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 0.000128 1024 390 475 115200 14.1566 6.84403 77.1896 214.378 312.723 312.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 360 0.001024 4096 90 2000 7440 2.71408 62.9272 104.569 170.272 170.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 6.4e-05 4096 135 1900 107520 182.285 55.6134 843.307 1675.83 2757.23 2757.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 0.001024 4096 105 1900 4320 2.71216 24.3466 104.526 131.629 131.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.001024 512 430 1275 16000 0.366592 0.360448 8.52698 13.1132 22.4385 22.5119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 6.4e-05 4096 400 1975 263040 72.771 55.5971 1917.53 1675.66 3721.68 3721.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.001024 4096 180 825 13920 2.7151 34.4783 104.35 141.588 141.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 0.000512 2048 190 1475 37120 3.4696 81.2978 104.622 189.434 189.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 3.2e-05 2048 270 1125 540160 100.769 56.0822 1196.49 1675.25 3028.76 3028.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 3.2e-05 4096 260 2475 517120 273.644 132.536 5175.65 3928.02 9510.18 9510.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 0.000128 1024 390 475 112640 13.9833 6.80198 53.3668 206.283 280.591 280.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 360 0.001024 4096 90 2000 7360 2.71565 43.9852 104.443 151.204 151.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 6.4e-05 4096 135 1900 107520 181.551 55.3647 1463.06 1666.27 3366.45 3366.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 0.001024 4096 105 1900 4416 2.73203 42.8104 104.813 150.396 150.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.001024 512 430 1275 16128 0.367488 0.364544 14.9215 13.2157 28.942 29.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 6.4e-05 4096 400 1975 263040 72.6648 55.5858 3326.91 1676.48 5131.76 5131.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.001024 4096 180 825 14016 2.72061 59.2302 106.541 168.535 168.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 0.000512 2048 190 1475 37248 3.47955 140.184 104.812 248.52 248.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 3.2e-05 2048 270 1125 540672 100.215 55.9372 2070.66 1674.12 3901.1 3901.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 3.2e-05 4096 260 2475 516096 273.24 132.376 8946.25 3928.55 13280.7 13281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 0.000128 1024 390 475 113664 14.0963 6.8247 92.6911 208.487 322.259 322.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 360 0.001024 4096 90 2000 7488 2.72838 77.1726 104.897 184.86 184.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 6.4e-05 4096 135 1900 104448 181.214 54.9499 955.499 1648.64 2840.51 2840.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 0.001024 4096 105 1900 4224 2.70394 26.141 104.193 133.082 133.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.001024 512 430 1275 15744 0.3672 0.360448 9.72189 13.1376 23.6578 23.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 6.4e-05 4096 400 1975 262656 72.7748 55.5873 2233.06 1673.18 4034.72 4034.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.001024 4096 180 825 13824 2.7136 39.9224 104.015 146.696 146.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 0.000512 2048 190 1475 37056 3.46742 93.8932 104.459 201.865 201.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 3.2e-05 2048 270 1125 540672 100.366 55.978 1393.28 1672.73 3222.53 3222.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 3.2e-05 4096 260 2475 516096 273.637 132.39 6029.84 3934.12 10370.3 10370.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 0.000128 1024 390 475 110592 14.1476 6.80346 61.0131 206.344 288.466 288.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 360 0.001024 4096 90 2000 7296 2.71555 48.6048 104.28 155.659 155.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 6.4e-05 4096 135 1900 105600 182.907 55.5452 1442.9 1665.47 3347.03 3347.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 0.001024 4096 105 1900 4400 2.71997 42.1908 104.651 149.605 149.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.001024 512 430 1275 16200 0.370816 0.364672 15.0892 13.2093 29.1035 29.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 6.4e-05 4096 400 1975 263200 73.1764 55.7322 3352.41 1676.1 5157.54 5157.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.001024 4096 180 825 14000 2.72758 0 106.502 109.24 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 6.4e-05 4096 135 1900 102400 182.329 55.0646 943.188 1650.25 2831.04 2831.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 0.001024 4096 105 1900 4200 2.70336 26.9476 104.208 133.902 133.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.001024 512 430 1275 16000 0.368704 0.362336 10.0376 13.1534 23.9925 24.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 6.4e-05 4096 400 1975 262400 73.0764 55.7029 2239.25 1676.58 4044.73 4044.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.001024 4096 180 825 13800 2.71165 39.8479 104.034 146.639 146.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 0.000512 2048 190 1475 37200 3.49043 94.3045 104.975 202.816 202.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 3.2e-05 2048 270 1125 540800 100.765 56.0834 1389.35 1677.86 3224.22 3224.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 3.2e-05 4096 260 2475 515200 276.224 133.192 6029.52 3936.09 10375.4 10375.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 0.000128 1024 390 475 112000 14.0756 6.81606 61.5934 206.632 289.276 289.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 360 0.001024 4096 90 2000 7200 2.7089 49.7568 103.915 156.44 156.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 6.4e-05 4096 135 1900 107520 182.478 55.6708 1421.98 1674.75 3335.08 3335.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 0.001024 4096 105 1900 4368 2.72221 40.7163 105.353 148.835 148.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.001024 512 430 1275 15904 0.36608 0.36224 14.3133 13.1357 28.2502 28.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 6.4e-05 4096 400 1975 262976 72.8499 55.6565 3224.84 1676.99 5030.46 5030.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.001024 4096 180 825 14000 2.72589 57.854 104.643 165.266 165.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 0.000512 2048 190 1475 37184 3.48042 136.252 104.694 244.472 244.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 3.2e-05 2048 270 1125 541184 100.246 55.9944 2016.83 1674.32 3847.55 3847.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 3.2e-05 4096 260 2475 516096 273.559 132.343 8668.74 3927.4 13002.4 13002.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 0.000128 1024 390 475 114688 14.155 6.8345 90.6492 209.554 321.346 321.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 360 0.001024 4096 90 2000 7392 2.71974 73.4331 104.475 180.687 180.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 6.4e-05 4096 135 1900 100352 183.106 55.0646 871.262 1655.98 2765.61 2765.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 0.001024 4096 105 1900 4256 2.7136 27.0274 104.64 134.422 134.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.001024 512 430 1275 15680 0.368864 0.362496 9.3344 13.2132 23.3525 23.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 6.4e-05 4096 400 1975 262528 72.6814 55.5991 2106.13 1675.08 3909.6 3909.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.001024 4096 180 825 13888 2.72746 38.0637 104.638 145.471 145.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 0.000512 2048 190 1475 36960 3.46371 88.9052 104.385 196.797 196.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 3.2e-05 2048 270 1125 541184 100.114 55.9992 1317.99 1674.49 3148.75 3148.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 3.2e-05 4096 260 2475 516096 273.05 132.209 5670.81 3932.21 10008.6 10008.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 0.000128 1024 390 475 111104 14.1826 6.81318 57.9765 207.314 286.439 286.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 360 0.001024 4096 90 2000 7168 2.69994 46.8692 103.868 153.498 153.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 6.4e-05 4096 135 1900 107520 182.616 55.6414 1373.73 1670.71 3282.9 3283.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 0.001024 4096 105 1900 4320 2.71264 39.7085 104.792 147.256 147.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.001024 512 430 1275 15840 0.366592 0.361664 13.7616 13.1032 27.6636 27.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 6.4e-05 4096 400 1975 263040 72.9578 55.7097 3117.25 1675.8 4921.83 4921.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.001024 4096 180 825 14040 2.72192 55.7491 104.903 163.418 163.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 0.000512 2048 190 1475 37200 3.47952 131.945 104.761 240.23 240.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 3.2e-05 2048 270 1125 541440 100.528 56.1115 1948.68 1675.52 3781.01 3781.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 3.2e-05 4096 260 2475 516480 274.26 132.53 8387.19 3928.81 12723.1 12723.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 0.000128 1024 390 475 113280 14.2695 6.85216 86.8618 209.058 317.196 317.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 360 0.001024 4096 90 2000 7440 2.72432 71.2356 104.782 178.802 178.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 6.4e-05 4096 135 1900 99840 183.157 55.0082 848.102 1649.21 2735.68 2735.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 0.001024 4096 105 1900 4080 2.69667 24.5439 103.692 130.975 131.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.001024 512 430 1275 15840 0.36848 0.361984 9.12362 13.1703 23.0938 23.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 6.4e-05 4096 400 1975 263040 72.7812 55.672 2079.24 1674.78 3882.58 3882.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.001024 4096 180 825 13920 2.73043 37.3309 104.802 144.907 144.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 0.000512 2048 190 1475 36960 3.46438 87.3085 104.344 195.16 195.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 3.2e-05 2048 270 1125 537600 100.621 55.8929 1290.06 1672.49 3119.24 3119.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 3.2e-05 4096 260 2475 514560 273.506 132.231 5584.16 3918.01 9908.24 9908.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 0.000128 1024 390 475 111360 14.0968 6.80755 57.1503 213.371 291.58 291.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 360 0.001024 4096 90 2000 7200 2.7095 45.7623 104.038 152.568 152.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 6.4e-05 4096 135 1900 106496 182.523 55.5449 1306.27 1670.5 3215.04 3215.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 0.001024 4096 105 1900 4352 2.72416 38.6007 104.55 145.92 145.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.001024 512 430 1275 15872 0.368064 0.360448 13.206 13.0938 27.0993 27.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 6.4e-05 4096 400 1975 263168 72.815 55.5928 2991.52 1676.02 4796.06 4796.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.001024 4096 180 825 13952 2.71574 52.8077 104.368 159.938 159.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 0.000512 2048 190 1475 37248 3.48445 125.883 104.809 234.22 234.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 3.2e-05 2048 270 1125 540672 100.59 56.0394 1856.63 1679.2 3692.62 3692.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 3.2e-05 4096 260 2475 516096 275.089 132.853 8056.79 3940.82 12405.9 12406.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 0.000128 1024 390 475 114688 14.1069 6.83094 84.2453 209.119 314.459 314.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 360 0.001024 4096 90 2000 7424 2.71811 68.2624 104.637 175.677 175.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 6.4e-05 4096 135 1900 106496 182.492 55.554 926.149 1672.44 2836.83 2836.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 0.001024 4096 105 1900 4096 2.69718 24.0928 104.41 131.245 131.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.001024 512 430 1275 15360 0.366592 0.356352 8.88288 13.0206 22.6975 22.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 6.4e-05 4096 400 1975 262144 72.6537 55.5489 2131.67 1672.46 3932.44 3932.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.001024 4096 180 825 13824 2.71565 37.7405 104.449 144.949 145.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 0.000512 2048 190 1475 37120 3.48323 89.3454 104.891 197.763 197.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 3.2e-05 2048 270 1125 536576 100.963 55.9337 1310.55 1671.7 3139.32 3139.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 3.2e-05 4096 260 2475 512000 275.795 132.807 5709.67 3940.34 10058.9 10059.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 0.000128 1024 390 475 114688 14.1237 6.83219 59.9685 209.423 290.51 290.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 360 0.001024 4096 90 2000 7168 2.71171 44.6746 104.025 151.475 151.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 6.4e-05 4096 135 1888 111616 181.477 55.6056 1744.77 1675.75 3657.81 3657.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 350 0.001024 4096 105 1888 4576 2.7273 51.7018 104.751 159.225 159.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.001024 512 430 1280 16320 0.370688 0.370688 9.99734 13.2113 24.0211 24.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1510 6.4e-05 4096 400 1984 263424 72.928 55.5745 4098.5 1677.22 5904.35 5904.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 760 0.001024 4096 180 832 14080 2.7304 39.1817 109.128 151.085 151.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1950 0.000512 2048 190 1472 37344 3.50106 91.7628 104.825 200.133 200.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1350 3.2e-05 2048 270 1120 541696 100.817 55.9634 1511.31 1675.54 3343.8 3343.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1150 3.2e-05 4096 260 2464 515584 275.38 132.915 5932.88 3943.22 10284.7 10285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1180 0.000128 1024 390 480 110592 14.5802 6.83008 104.131 209.713 335.417 335.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 360 0.001024 4096 90 2016 7456 2.732 49.72 104.828 157.326 157.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 6.4e-05 4096 135 1888 110592 181.897 55.5618 1773.56 1670.21 3681.44 3681.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 350 0.001024 4096 105 1888 4544 2.72794 51.5195 105.338 159.629 159.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1550 0.001024 512 430 1280 16256 0.371552 0.374944 6.4967 13.2283 20.5467 20.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1510 6.4e-05 4096 400 1984 263168 73.1085 55.5909 4103.93 1675.55 5908.3 5908.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 760 0.001024 4096 180 832 14016 2.72403 67.3772 106.86 177.004 177.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1950 0.000512 2048 190 1472 37312 3.48774 59.2669 104.811 167.609 167.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 3.2e-05 2048 270 1120 541696 101.537 55.9718 2482.66 1688.1 4328.45 4328.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1150 3.2e-05 4096 260 2464 515072 276.96 133.121 10611.1 3947.94 14969.5 14969.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1180 0.000128 1024 390 480 109568 14.6116 6.82803 106.805 217.57 345.978 346.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 360 0.001024 4096 90 2016 7424 2.72954 32.3768 104.816 139.965 140.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 6.4e-05 4096 135 1888 111360 182.152 55.7081 1017.39 1675.7 2931.14 2931.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 0.001024 4096 105 1888 4560 2.72141 29.1328 106.833 138.73 138.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.001024 512 430 1280 16320 0.372672 0.364544 9.9111 13.1989 23.9226 23.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1510 6.4e-05 4096 400 1984 263360 73.1581 55.729 2658.12 1691.46 4478.58 4478.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 760 0.001024 4096 180 832 14080 2.72794 39.5414 108.816 151.127 151.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 0.000512 2048 190 1472 37360 3.49414 94.0916 104.868 202.501 202.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 3.2e-05 2048 270 1120 542080 101.004 56.1295 1493.11 1675.32 3325.73 3325.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 3.2e-05 4096 260 2464 515200 276.822 133.342 6005.39 3937.93 10353.8 10354.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1180 0.000128 1024 390 480 110720 14.6139 6.83955 74.2667 209.706 305.584 305.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 360 0.001024 4096 90 2016 7440 2.7367 51.3371 104.768 158.884 158.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 440 6.4e-05 4096 135 1888 110080 182.376 55.6891 1731.76 1675.77 3645.79 3645.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 350 0.001024 4096 105 1888 4480 2.7177 52.6807 107.63 163.071 163.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.001024 512 430 1280 16160 0.369952 0.368224 6.68214 13.1727 20.6624 20.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1510 6.4e-05 4096 400 1984 263360 72.9217 55.6788 2015.38 1675.62 3819.72 3819.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 760 0.001024 4096 180 832 14000 2.71952 25.5203 109.476 137.76 137.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 0.000512 2048 190 1472 37280 3.49424 60.4151 104.76 168.715 168.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1350 3.2e-05 2048 270 1120 541440 100.795 56.0454 1100.14 1675.43 2932.57 2932.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1150 3.2e-05 4096 260 2464 514560 276.435 133.43 3858.18 3955.18 8223.55 8223.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1180 0.000128 1024 390 480 110080 14.6398 6.86845 111.668 209.73 343.063 343.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 360 0.001024 4096 90 2016 7360 2.72416 32.8666 104.55 140.185 140.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 6.4e-05 4096 135 1888 110592 181.758 55.6708 1090.44 1674.26 3002.32 3002.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 0.001024 4096 105 1888 4560 2.73203 31.8991 107.875 142.548 142.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.001024 512 430 1280 16224 0.369312 0.364 10.7579 13.1841 24.7451 24.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 6.4e-05 4096 400 1984 263424 72.8762 55.6626 2807.21 1677.2 4613.06 4613.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.001024 4096 180 832 14064 2.73706 43.0592 108.786 154.625 154.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 0.000512 2048 190 1472 37344 3.49738 101.967 104.937 210.442 210.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 3.2e-05 2048 270 1120 541440 100.617 56.0261 1513.81 1676.12 3346.73 3346.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 3.2e-05 4096 260 2464 515328 275.455 133.009 6490.8 3946.35 10845.9 10846.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 0.000128 1024 390 480 110592 14.5243 6.83587 75.035 209.541 306.094 306.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 360 0.001024 4096 90 2016 7440 2.7583 55.7629 104.904 163.467 163.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 6.4e-05 4096 135 1888 107520 181.643 55.3607 679.077 1666.28 2582.55 2582.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 0.001024 4096 105 1888 4512 2.71706 20.216 104.824 127.799 127.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.001024 512 430 1280 16128 0.370208 0.360832 6.98128 13.2153 20.9943 21.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1510 6.4e-05 4096 400 1984 263040 72.6759 55.5848 2215.5 1676.42 4020.29 4020.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 760 0.001024 4096 180 832 14016 2.72752 27.8469 107.186 137.804 137.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1950 0.000512 2048 190 1472 37248 3.47763 65.262 104.805 173.587 173.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 3.2e-05 2048 270 1120 540672 100.334 55.9304 1112.8 1674.12 2943.34 2943.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 3.2e-05 4096 260 2464 514560 274.99 132.79 4126.65 3937.45 8472.2 8472.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1180 0.000128 1024 390 480 109056 14.5224 6.82394 63.4161 208.48 293.395 293.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 360 0.001024 4096 90 2016 7392 2.7279 35.7359 104.896 143.403 143.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 6.4e-05 4096 135 1888 111104 182.017 55.7319 1081.56 1674.33 2993.84 2993.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 0.001024 4096 105 1888 4536 2.71805 31.5541 107.682 141.998 142.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.001024 512 430 1280 16240 0.36912 0.362496 10.5774 13.1752 24.5557 24.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 6.4e-05 4096 400 1984 263200 72.9514 55.7033 2382.73 1676.58 4188.07 4188.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.001024 4096 180 832 14056 2.72998 42.6332 107.045 152.449 152.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 0.000512 2048 190 1472 37296 3.47866 99.9526 104.827 208.298 208.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 3.2e-05 2048 270 1120 541184 100.929 56.0747 1488.29 1676.44 3321.9 3322.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 3.2e-05 4096 260 2464 515200 276.712 133.278 6365.02 3950.21 10725.5 10725.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 0.000128 1024 390 480 110208 14.5797 6.84442 65.6622 209.462 296.703 296.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 360 0.001024 4096 90 2016 7392 2.7225 54.6747 104.688 162.143 162.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 6.4e-05 4096 135 1888 111104 181.506 55.6995 699.629 1674.81 2611.84 2611.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 0.001024 4096 105 1888 4480 2.70864 19.9635 105.408 128.123 128.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.001024 512 430 1280 16128 0.36864 0.360448 6.75715 13.1369 20.6965 20.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 6.4e-05 4096 400 1984 262976 72.9485 55.6667 1967.69 1677.07 3773.48 3773.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.001024 4096 180 832 14000 2.73354 27.6664 105.259 135.701 135.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 0.000512 2048 190 1472 37184 3.4712 63.8751 104.689 172.079 172.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 3.2e-05 2048 270 1120 539392 100.769 56.0171 958.514 1674.38 2789.84 2789.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 3.2e-05 4096 260 2464 514304 275.664 132.911 4113.19 3942.8 8464.89 8465.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 0.000128 1024 390 480 109312 14.6381 6.83418 53.031 209.556 284.215 284.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 360 0.001024 4096 90 2016 7280 2.73334 34.8804 104.396 142.053 142.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 6.4e-05 4096 135 1888 107520 182.717 55.743 563.403 1673.09 2475.14 2475.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 0.001024 4096 105 1888 4368 2.7104 16.2048 104.331 123.29 123.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.001024 512 430 1280 15792 0.36864 0.359296 5.56538 13.0877 19.4524 19.5277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1510 6.4e-05 4096 400 1984 262752 73.0898 55.7159 1885.36 1673.57 3687.85 3687.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 760 0.001024 4096 180 832 13944 2.72742 22.9186 107.782 133.472 133.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1950 0.000512 2048 190 1472 37128 3.48093 52.5153 104.566 160.604 160.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 3.2e-05 2048 270 1120 540288 100.755 56.0441 934.525 1674.19 2765.68 2765.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 3.2e-05 4096 260 2464 513408 277.225 133.581 3387.73 3943.38 7742.24 7742.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1180 0.000128 1024 390 480 110208 14.6122 6.83827 55.9002 209.474 286.982 287.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 360 0.001024 4096 90 2016 7224 2.71638 28.0492 104.27 135.08 135.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 6.4e-05 4096 135 1888 110592 181.413 55.5479 1095.34 1670.48 3002.98 3003.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.001024 4096 105 1888 4544 2.72384 31.9754 106.588 141.329 141.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.001024 512 430 1280 16256 0.371488 0.365952 10.338 13.2278 24.3725 24.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 6.4e-05 4096 400 1984 263168 72.8296 55.5971 2429.05 1675.81 4233.39 4233.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.001024 4096 180 832 14016 2.72099 43.3794 107.058 153.202 153.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 0.000512 2048 190 1472 37312 3.48768 96.535 104.824 204.889 204.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 3.2e-05 2048 270 1120 541696 100.478 56.0208 1521.47 1675.77 3353.91 3354.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 3.2e-05 4096 260 2464 515072 275.899 133.117 6512.68 3941.52 10863.6 10863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 0.000128 1024 390 480 109568 14.5491 6.82621 66.3958 209.089 297.018 297.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 360 0.001024 4096 90 2016 7424 2.72774 55.4905 104.829 163.106 163.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 6.4e-05 4096 135 1888 110592 181.34 55.5534 746.817 1670.83 2654.74 2654.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 0.001024 4096 105 1888 4480 2.71974 21.3586 105.172 129.294 129.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.001024 512 430 1280 15872 0.367776 0.359232 6.59219 13.0951 20.4841 20.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 6.4e-05 4096 400 1984 263168 72.8084 55.6099 1647.39 1676.18 3452.09 3452.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.001024 4096 180 832 13952 2.71635 29.5648 106.614 138.939 138.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 0.000512 2048 190 1472 37248 3.48211 62.0356 104.823 170.384 170.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 3.2e-05 2048 270 1120 540672 100.577 56.1414 1024.76 1675.84 2857.47 2857.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 3.2e-05 4096 260 2464 514048 276.665 133.393 4419.58 3961.15 8791.11 8791.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 0.000128 1024 390 480 108544 14.6407 6.82765 45.0675 209.168 275.864 275.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 360 0.001024 4096 90 2016 7296 2.71754 36.7698 104.483 144.031 144.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 6.4e-05 4096 135 1888 104448 181.213 54.953 585.502 1649.37 2471.24 2471.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 0.001024 4096 105 1888 4416 2.71718 17.4879 104.758 125.007 125.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.001024 512 430 1280 15744 0.36864 0.3608 5.55821 13.1388 19.4967 19.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 6.4e-05 4096 400 1984 262656 72.8427 55.6009 1764.36 1673.73 3566.65 3566.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 760 0.001024 4096 180 832 13824 2.7177 24.7436 105.48 132.983 133.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 0.000512 2048 190 1472 37056 3.46467 51.7953 104.476 159.779 159.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 3.2e-05 2048 270 1120 540672 100.361 55.9293 851.219 1673.24 2680.91 2681.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 3.2e-05 4096 260 2464 513024 276.52 133.282 3636.45 3940.91 7987.48 7987.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 0.000128 1024 390 480 107520 14.4209 6.80141 46.8537 206.411 274.652 274.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 360 0.001024 4096 90 2016 7296 2.74662 31.2221 104.825 138.838 138.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 6.4e-05 4096 135 1888 110592 181.627 55.6388 1546.58 1668.74 3452.78 3452.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 0.001024 4096 105 1888 4536 2.72826 45.0736 106.285 154.129 154.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.001024 512 430 1280 16272 0.37024 0.367232 15.338 13.2159 29.3654 29.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 6.4e-05 4096 400 1984 263232 72.9454 55.736 3416.38 1674.61 5219.79 5219.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.001024 4096 180 832 14040 2.72589 61.5341 104.768 169.072 169.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 0.000512 2048 190 1472 37296 3.47546 144.51 104.763 252.793 252.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 3.2e-05 2048 270 1120 541440 100.713 56.1193 2138.56 1678.12 3973.67 3973.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 3.2e-05 4096 260 2464 514944 276.39 133.324 9119.9 3936.21 13466.2 13466.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 0.000128 1024 390 480 109440 14.5923 6.84432 93.2984 208.754 323.652 323.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 360 0.001024 4096 90 2016 7416 2.72771 78.7889 104.792 186.37 186.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 6.4e-05 4096 135 1888 105984 181.641 55.1992 947.403 1657.03 2841.47 2841.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 0.001024 4096 105 1888 4464 2.71731 27.0565 104.736 134.553 134.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.001024 512 430 1280 16128 0.368224 0.362496 9.94118 13.1679 23.9087 23.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 6.4e-05 4096 400 1984 263232 72.7609 55.6462 2195.17 1675.27 3998.96 3999.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.001024 4096 180 832 13968 2.72755 39.5145 105.722 148.005 148.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 0.000512 2048 190 1472 37152 3.4696 91.734 104.592 199.84 199.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 3.2e-05 2048 270 1120 541440 100.486 56.0374 1358.8 1678.61 3194.09 3194.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 3.2e-05 4096 260 2464 513792 276.626 133.517 5880.7 3945.76 10236.9 10237.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 0.000128 1024 390 480 108288 14.4698 6.8137 59.6142 207.34 288.395 288.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 360 0.001024 4096 90 2016 7344 2.72998 49.2359 104.806 156.83 156.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 6.4e-05 4096 135 1888 110592 181.79 55.6585 809.954 1688.01 2735.61 2735.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 0.001024 4096 105 1888 4320 2.71539 22.5856 104.689 130.033 130.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.001024 512 430 1280 15552 0.365568 0.359072 7.97114 13.0268 21.7941 21.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 6.4e-05 4096 400 1984 262656 72.9971 55.7097 1795.86 1674.89 3599.57 3599.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.001024 4096 180 832 13824 2.72147 32.2523 104.396 139.413 139.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 0.000512 2048 190 1472 37152 3.48077 76.0771 104.776 184.376 184.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 3.2e-05 2048 270 1120 539136 100.388 55.9402 1116.97 1668.78 2942.24 2942.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 3.2e-05 4096 260 2464 511488 277.542 133.312 4795.98 3931.86 9139.04 9139.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 0.000128 1024 390 480 107136 14.7719 6.85005 65.3912 208.967 296.137 296.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 360 0.001024 4096 90 2016 7128 2.73571 39.4172 104.038 146.232 146.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 6.4e-05 4096 135 1888 110080 181.991 55.6868 1445.29 1675.82 3358.99 3359.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 0.001024 4096 105 1888 4480 2.71565 41.0686 106.463 150.292 150.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.001024 512 430 1280 16160 0.369344 0.362656 14.4353 13.1669 28.4062 28.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 6.4e-05 4096 400 1984 263360 72.7981 55.6749 3213.4 1675.71 5017.69 5017.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 0.001024 4096 180 832 14000 2.72179 57.5672 104.619 164.95 165.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 0.000512 2048 190 1472 37280 3.4761 135.01 104.765 243.295 243.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 3.2e-05 2048 270 1120 541440 100.533 56.1353 2000.07 1679.85 3836.75 3836.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 3.2e-05 4096 260 2464 514560 276.167 133.454 8585.71 3942.67 12938.3 12938.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 0.000128 1024 390 480 110080 14.5911 6.84349 88.3115 209.73 319.635 319.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 360 0.001024 4096 90 2016 7360 2.72381 73.6727 104.555 181.01 181.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 6.4e-05 4096 135 1888 107520 182.291 55.6092 952.727 1677.64 2868.47 2868.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 0.001024 4096 105 1888 4320 2.70102 26.8079 104.137 133.687 133.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.001024 512 430 1280 16000 0.36688 0.362496 9.59526 13.1276 23.5233 23.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 6.4e-05 4096 400 1984 263040 72.743 55.5843 2165.07 1677.48 3970.99 3971.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 0.001024 4096 180 832 13920 2.72093 38.7685 107.785 149.318 149.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 0.000512 2048 190 1472 37120 3.47136 90.1345 104.634 198.284 198.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 3.2e-05 2048 270 1120 540160 100.882 56.2475 1336.48 1684.83 3178.66 3178.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 3.2e-05 4096 260 2464 514560 275.687 133.304 5770.71 3955.56 10135.6 10135.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 0.000128 1024 390 480 107520 14.3839 6.80141 57.9128 206.596 285.848 285.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 360 0.001024 4096 90 2016 7200 2.71267 48.5066 104.215 155.49 155.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 6.4e-05 4096 135 1888 99840 183.22 55.0184 741.547 1650.55 2630.54 2630.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 0.001024 4096 105 1888 4320 2.70778 21.9574 104.565 129.272 129.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.001024 512 430 1280 15840 0.369888 0.359776 8.04662 13.1822 22.0295 22.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 6.4e-05 4096 400 1984 263040 72.752 55.6687 1816.34 1676.17 3621.04 3621.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.001024 4096 180 832 13680 2.70461 31.9211 103.845 138.513 138.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 0.000512 2048 190 1472 36960 3.45814 75.3526 104.42 183.272 183.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 3.2e-05 2048 270 1120 537600 100.642 55.9452 1116.85 1670.38 2943.99 2944.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 3.2e-05 4096 260 2464 510720 277.214 133.363 4829.22 3939.94 9180.09 9180.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 0.000128 1024 390 480 107520 14.4414 6.81056 48.7785 206.619 276.805 276.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 360 0.001024 4096 90 2016 7200 2.72157 39.0819 104.639 146.504 146.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 6.4e-05 4096 135 1888 107520 181.611 55.3567 1330.36 1665.9 3233.43 3233.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 0.001024 4096 105 1888 4512 2.72899 39.5388 104.799 147.108 147.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.001024 512 430 1280 16128 0.370208 0.362496 13.6238 13.2115 27.6366 27.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 6.4e-05 4096 400 1984 263040 72.6538 55.5986 3027.8 1676.54 4832.7 4832.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.001024 4096 180 832 14016 2.73286 54.4133 104.852 162.041 162.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 0.000512 2048 190 1472 37248 3.47782 127.797 104.858 236.177 236.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 3.2e-05 2048 270 1120 540672 100.238 56.0084 1895.22 1673.8 3725.44 3725.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 3.2e-05 4096 260 2464 514560 274.913 132.792 8082.45 3933.4 12423.9 12424.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 0.000128 1024 390 480 109056 14.511 6.86694 83.0129 208.507 313.05 313.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 360 0.001024 4096 90 2016 7392 2.73091 69.8317 104.876 177.498 177.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 6.4e-05 4096 135 1888 104448 181.232 54.9458 841.254 1650.29 2727.92 2728.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 0.001024 4096 105 1888 4416 2.7183 24.8787 104.821 132.46 132.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.001024 512 430 1280 15744 0.366784 0.360448 8.75043 13.1559 22.7042 22.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 6.4e-05 4096 400 1984 262656 72.7865 55.5972 1969.48 1674.88 3772.86 3772.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.001024 4096 180 832 13824 2.71565 35.4339 104.361 142.552 142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 0.000512 2048 190 1472 37056 3.46522 83.1986 104.634 191.341 191.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 3.2e-05 2048 270 1120 540672 100.38 56.0228 1232.83 1674.38 3063.78 3063.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 3.2e-05 4096 260 2464 513024 276.458 133.286 5269.85 3943.85 9623.77 9624.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 0.000128 1024 390 480 107520 14.4198 6.79936 53.9091 206.637 281.922 282.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 360 0.001024 4096 90 2016 7296 2.72794 45.183 104.902 152.871 152.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 6.4e-05 4096 135 1888 101376 180.662 54.6468 712.127 1634.26 2581.9 2582.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 0.001024 4096 105 1888 4320 2.71917 22.655 104.81 130.227 130.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.001024 512 430 1280 15552 0.36704 0.36112 7.43322 13.0819 21.3147 21.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 6.4e-05 4096 400 1984 262656 72.7839 55.595 1705.62 1677.26 3511.37 3511.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.001024 4096 180 832 13824 2.73139 31.2275 106.893 140.896 140.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 0.000512 2048 190 1472 36864 3.45318 71.6028 104.28 179.382 179.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 3.2e-05 2048 270 1120 539136 100.067 56.0715 1065.24 1670.33 2891.88 2892.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 3.2e-05 4096 260 2464 511488 276.368 133.115 4529.9 3938.35 8878.06 8878.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 0.000128 1024 390 480 105984 14.3223 6.77946 46.3453 204.596 272.201 272.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 360 0.001024 4096 90 2016 7200 2.72522 39.1148 104.888 146.789 146.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 6.4e-05 4096 135 1888 108800 181.977 55.5579 1330.56 1667.02 3235.31 3235.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 0.001024 4096 105 1888 4500 2.72445 39.5666 104.82 147.156 147.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.001024 512 430 1280 16200 0.37264 0.36352 13.464 13.2218 27.4928 27.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 6.4e-05 4096 400 1984 263200 73.2123 55.7466 2988.95 1677.76 4795.78 4795.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 0.001024 4096 180 832 14000 2.72938 53.6185 104.879 161.271 161.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 0.000512 2048 190 1472 37300 3.48957 125.791 104.962 234.285 234.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 3.2e-05 2048 270 1120 540800 100.793 56.086 1859.46 1675.39 3691.89 3692.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 3.2e-05 4096 260 2464 513600 277.521 133.694 7953.62 3966.22 12331.4 12331.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 0.000128 1024 390 480 108800 14.6043 6.84797 80.9116 208.583 311.105 311.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 360 0.001024 4096 90 2016 7400 2.73475 68.5477 104.968 176.311 176.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 6.4e-05 4096 135 1888 102400 182.283 55.0546 873.986 1648.66 2760.19 2760.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 0.001024 4096 105 1888 4400 2.7177 26.5399 104.669 133.97 134.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.001024 512 430 1280 16000 0.368512 0.361536 9.3688 13.1409 23.3127 23.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 6.4e-05 4096 400 1984 262400 73.0909 55.7097 2099.43 1674.56 3902.92 3903.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 0.001024 4096 180 832 13800 2.71565 37.4293 105.035 145.224 145.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 0.000512 2048 190 1472 37200 3.48598 88.5412 104.934 197.006 197.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 3.2e-05 2048 270 1120 540800 100.776 56.1771 1302.11 1676.95 3136.19 3136.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 3.2e-05 4096 260 2464 512000 278.263 134.184 5600.47 3951.99 9965.25 9965.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 0.000128 1024 390 480 105600 14.6085 6.81366 55.3411 206.35 283.271 283.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 360 0.001024 4096 90 2016 7200 2.7177 45.9858 104.32 153.083 153.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 6.4e-05 4096 135 1888 105600 181.48 55.1094 750.107 1650.88 2637.78 2637.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 0.001024 4096 105 1888 4200 2.71088 21.8002 104.241 128.794 128.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.001024 512 430 1280 15600 0.371616 0.362496 7.62915 13.224 21.658 21.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 6.4e-05 4096 400 1984 262800 73.1407 55.7697 1732.49 1676.49 3538 3538.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.001024 4096 180 832 13800 2.72102 31.186 106.718 140.668 140.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 0.000512 2048 190 1472 36900 3.46 72.7094 104.416 180.629 180.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 3.2e-05 2048 270 1120 537600 101.436 56.1267 1074.09 1675.7 2907.52 2907.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 3.2e-05 4096 260 2464 513600 278.033 134.134 4639.76 3956.56 9008.82 9009.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 0.000128 1024 390 480 105600 14.6495 6.82192 46.2747 206.696 274.599 274.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 360 0.001024 4096 90 2016 7200 2.72992 39.561 104.963 147.314 147.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 6.4e-05 4096 135 1888 111104 181.553 55.6812 1325.82 1673.45 3236.71 3236.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 0.001024 4096 105 1888 4480 2.71565 37.1468 108.51 148.416 148.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.001024 512 430 1280 16128 0.366592 0.36224 13.0681 13.1262 26.9941 27.0679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 6.4e-05 4096 400 1984 262976 72.8311 55.6503 2925.94 1675.5 4730.03 4730.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.001024 4096 180 832 14000 2.73133 52.2545 105.727 160.757 160.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 0.000512 2048 190 1472 37184 3.47536 122.692 104.593 230.805 230.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 3.2e-05 2048 270 1120 539392 100.715 56.0538 1816.73 1672.92 3646.59 3646.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 3.2e-05 4096 260 2464 514304 275.492 132.876 7810.48 3940.43 12159.6 12159.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 0.000128 1024 390 480 109312 14.6128 7.18589 79.8958 209.367 311.222 311.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 360 0.001024 4096 90 2016 7280 2.71616 65.3046 104.298 172.382 172.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 6.4e-05 4096 135 1888 107520 180.332 55.1001 892.938 1656.01 2784.58 2784.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 0.001024 4096 105 1888 4256 2.70131 24.5883 104.123 131.458 131.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.001024 512 430 1280 16128 0.36864 0.363008 9.04435 13.2098 23.0604 23.1301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 6.4e-05 4096 400 1984 262528 72.6711 55.5827 2038.57 1674.91 3841.85 3841.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.001024 4096 180 832 13888 2.72986 36.5277 104.863 144.165 144.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 0.000512 2048 190 1472 36960 3.46026 85.0924 104.369 192.965 193.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 3.2e-05 2048 270 1120 537600 100.905 56.0992 1265.99 1674.33 3097.49 3097.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 3.2e-05 4096 260 2464 512512 276.42 133.254 5442.9 3959.2 9812.09 9812.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 0.000128 1024 390 480 107520 14.4832 6.81072 55.4489 207.265 284.169 284.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 360 0.001024 4096 90 2016 7168 2.71715 44.118 104.371 151.265 151.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 6.4e-05 4096 135 1888 107520 182.499 55.6677 738.366 1675.82 2652.55 2652.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 0.001024 4096 105 1888 4032 2.68902 20.3321 103.532 126.595 126.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.001024 512 430 1280 15456 0.366784 0.35488 7.43776 12.9896 21.221 21.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 6.4e-05 4096 400 1984 262080 72.8678 55.6601 1667.93 1675.84 3472.42 3472.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.001024 4096 180 832 13776 2.7343 30.0155 104.879 137.672 137.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 0.000512 2048 190 1472 36960 3.48096 70.3173 104.673 178.513 178.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 3.2e-05 2048 270 1120 537600 101.126 56.0538 1037.74 1674.77 2869.87 2870.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 3.2e-05 4096 260 2464 510720 278.377 134.634 4450.74 3964.84 8828.92 8829.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 0.000128 1024 390 480 107520 14.8081 6.83722 45.717 209.841 277.361 277.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 360 0.001024 4096 90 2016 7056 2.71565 37.3842 104.386 144.545 144.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 6.4e-05 4096 135 1888 107520 182.6 55.6302 1267.05 1670.71 3176.18 3176.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 0.001024 4096 105 1888 4440 2.7177 36.8573 104.577 144.196 144.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.001024 512 430 1280 16080 0.368224 0.360384 12.7297 13.1012 26.6304 26.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 6.4e-05 4096 400 1984 263040 72.953 55.7076 2884.28 1675.76 4688.82 4688.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.001024 4096 180 832 13920 2.72179 51.4109 104.579 158.755 158.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 0.000512 2048 190 1472 37200 3.47725 120.172 104.76 228.452 228.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 3.2e-05 2048 270 1120 541440 100.542 56.0497 1784.34 1675.6 3616.7 3616.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 3.2e-05 4096 260 2464 514560 276.458 133.098 7734.1 3941.46 12085.5 12085.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 0.000128 1024 390 480 109440 14.6014 6.84406 78.2038 209.158 308.956 309.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 360 0.001024 4096 90 2016 7320 2.72304 64.2674 104.655 171.706 171.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 6.4e-05 4096 135 1888 99840 183.23 55.0485 834.516 1650.78 2723.78 2723.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 0.001024 4096 105 1888 4320 2.71101 25.7167 104.583 133.056 133.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.001024 512 430 1280 15840 0.36848 0.36064 8.98736 13.1811 22.9699 23.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 6.4e-05 4096 400 1984 263040 72.7807 55.6626 2037.18 1677.1 3842.83 3842.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.001024 4096 180 832 13680 2.70336 35.8892 103.859 142.494 142.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 0.000512 2048 190 1472 36960 3.46522 85.8052 104.437 193.752 193.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 3.2e-05 2048 270 1120 537600 100.651 55.8865 1265.87 1672.7 3095.28 3095.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 3.2e-05 4096 260 2464 510720 277.151 133.366 5397.18 3943.87 9751.9 9752.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 0.000128 1024 390 480 107520 14.4322 6.80541 55.3231 211.671 288.39 288.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 360 0.001024 4096 90 2016 7200 2.72138 45.5679 104.655 153.004 153.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 6.4e-05 4096 135 1888 103680 184.107 55.6814 722.537 1670.59 2633.11 2633.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 0.001024 4096 105 1888 3960 2.68224 19.9646 103.204 125.892 125.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.001024 512 430 1280 15120 0.366592 0.354304 7.08074 12.9305 20.8045 20.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 6.4e-05 4096 400 1984 262080 72.8543 55.6569 1697.22 1670.43 3496.28 3496.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.001024 4096 180 832 13680 2.72179 30.487 106.986 140.237 140.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 0.000512 2048 190 1472 36720 3.45091 70.9897 104.02 178.504 178.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 3.2e-05 2048 270 1120 535680 101.225 56.0517 1046.38 1669.48 2873.3 2873.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 3.2e-05 4096 260 2464 512640 276.227 133.179 4563.4 3932.52 8905.65 8905.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 0.000128 1024 390 480 109440 14.6342 6.84851 47.537 209.308 278.484 278.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 360 0.001024 4096 90 2016 6840 2.69229 36.309 103.277 142.334 142.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 6.4e-05 4096 135 1888 110592 181.41 55.5397 1296.98 1671.92 3206.05 3206.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 0.001024 4096 105 1888 4480 2.72173 37.6111 104.823 145.2 145.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.001024 512 430 1280 15872 0.366816 0.361984 12.6005 13.1061 26.5102 26.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 6.4e-05 4096 400 1984 263168 72.8186 55.588 2866.41 1677.27 4672.2 4672.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.001024 4096 180 832 13952 2.71696 51.3731 104.706 158.836 158.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 0.000512 2048 190 1472 37248 3.48534 120.76 104.89 229.181 229.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 3.2e-05 2048 270 1120 540672 100.592 55.9963 1788.86 1677.07 3622.69 3622.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 3.2e-05 4096 260 2464 514048 276.711 133.395 7655.73 3950.61 12016.8 12017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 0.000128 1024 390 480 108544 14.632 6.83437 78.5192 209.212 309.361 309.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 360 0.001024 4096 90 2016 7296 2.72605 65.1245 104.551 172.463 172.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 6.4e-05 4096 135 1888 106496 182.452 55.5962 846.364 1672.64 2757.25 2757.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 0.001024 4096 105 1888 4352 2.71597 24.7317 104.819 132.311 132.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.001024 512 430 1280 15360 0.365024 0.3584 8.29722 13.0196 22.1117 22.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 6.4e-05 4096 400 1984 262144 72.66 55.5581 1938.63 1672.48 3739.45 3739.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.001024 4096 180 832 13824 2.72182 34.6488 105.212 142.627 142.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 0.000512 2048 190 1472 37120 3.47747 81.9956 104.89 190.408 190.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 3.2e-05 2048 270 1120 536576 100.949 55.9047 1203.34 1674.62 3034.97 3035.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 3.2e-05 4096 260 2464 512000 275.781 132.818 5165.38 3941.55 9515.86 9516.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 0.000128 1024 390 480 106496 14.8081 6.82531 52.7632 209.477 284.028 284.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 360 0.001024 4096 90 2016 7168 2.71581 42.8088 104.555 150.138 150.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 6.4e-05 4096 135 1888 98304 183.418 54.978 715.139 1649.97 2603.7 2603.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 0.001024 4096 105 1888 4224 2.71725 21.4163 104.739 128.916 128.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.001024 512 430 1280 14592 0.360448 0.350208 7.12413 12.7535 20.6579 20.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 6.4e-05 4096 400 1984 262656 72.7913 55.5829 1778.63 1674.51 3581.64 3581.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.001024 4096 180 832 13440 2.68835 31.6618 105.128 139.521 139.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 0.000512 2048 190 1472 36864 3.46515 74.1412 104.46 182.11 182.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 3.2e-05 2048 270 1120 534528 100.562 55.7118 1090.53 1665.27 2912.24 2912.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 3.2e-05 4096 260 2464 509952 275.992 132.97 4733.91 3925.9 9069.12 9069.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 0.000128 1024 390 480 104448 14.6839 6.80659 46.8172 206.721 275.187 275.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 360 0.001024 4096 90 2016 6912 2.70934 37.6338 103.788 144.193 144.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 6.4e-05 4096 135 1920 104448 183.952 55.6114 1712.41 1675.77 3627.96 3628.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 350 0.001024 4096 105 1880 4640 2.72794 53.9996 105.878 162.649 162.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.001024 512 430 1280 16320 0.371712 0.370912 10.1847 13.2108 24.2098 24.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1510 6.4e-05 4096 400 1960 263168 72.9944 55.5757 4206.2 1676.4 6011.3 6011.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 760 0.001024 4096 180 840 14016 2.72605 40.0288 108.638 151.437 151.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1950 0.000512 2048 190 1480 37344 3.51638 93.8355 104.908 202.305 202.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1350 3.2e-05 2048 270 1120 539136 101.275 56.1028 1525.55 1675.82 3358.92 3359.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 3.2e-05 4096 260 2480 517120 273.702 132.478 6083.06 3930.58 10420.2 10420.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1180 0.000128 1024 390 480 112128 14.4331 6.83008 111.399 212.856 345.679 345.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 360 0.001024 4096 90 2000 7552 2.72838 51.2209 104.829 158.822 158.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 6.4e-05 4096 135 1920 102400 184.572 55.5474 1635.96 1670.47 3546.76 3546.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 350 0.001024 4096 105 1880 4608 2.73622 52.8743 106.365 162.019 162.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.001024 512 430 1280 16256 0.372288 0.364704 6.38493 13.3011 20.492 20.5649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1510 6.4e-05 4096 400 1960 262912 73.0829 55.6 4204.43 1675.87 6009.12 6009.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 760 0.001024 4096 180 840 13952 2.72742 26.1995 109.398 138.368 138.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1950 0.000512 2048 190 1480 37312 3.51318 60.2423 104.846 168.646 168.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1350 3.2e-05 2048 270 1120 538624 101.264 56.0115 1095.35 1675.96 2928.76 2928.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1150 3.2e-05 4096 260 2480 517120 274.836 132.504 11037.1 3935.61 15380.4 15380.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1180 0.000128 1024 390 480 111616 14.4219 6.82938 110.971 208.99 341.371 341.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 360 0.001024 4096 90 2000 7488 2.72595 33.2539 104.657 140.681 140.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 6.4e-05 4096 135 1920 103680 184.645 55.7248 1093.88 1675.57 3010.02 3010.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 0.001024 4096 105 1880 4640 2.73008 34.1979 108.874 145.846 145.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.001024 512 430 1280 16320 0.370496 0.364544 11.2797 13.1995 25.2844 25.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1510 6.4e-05 4096 400 1960 263040 73.0797 55.7082 3006.12 1675.4 4810.41 4810.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 760 0.001024 4096 180 840 14000 2.72586 46.0967 108.825 157.691 157.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1950 0.000512 2048 190 1480 37320 3.4816 107.877 104.78 216.183 216.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 3.2e-05 2048 270 1120 539520 101.352 56.1416 1668.11 1679.46 3505.23 3505.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 3.2e-05 4096 260 2480 517120 274.664 132.772 6859.98 3927.6 11195.3 11195.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1180 0.000128 1024 390 480 112000 14.4433 6.84173 85.3751 209.692 316.508 316.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 360 0.001024 4096 90 2000 7520 2.72534 58.7305 104.681 166.18 166.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 6.4e-05 4096 135 1920 102400 184.961 55.6872 1858.31 1677.02 3776.16 3776.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 0.001024 4096 105 1880 4560 2.72192 21.5686 107.684 132.017 132.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.001024 512 430 1280 16160 0.369088 0.36336 7.27683 13.181 21.2612 21.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1510 6.4e-05 4096 400 1960 263040 72.8721 55.6759 2272.23 1676.96 4077.83 4077.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 760 0.001024 4096 180 840 13920 2.7177 29.0889 106.975 138.825 138.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1950 0.000512 2048 190 1480 37280 3.47325 68.0571 104.866 176.441 176.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 3.2e-05 2048 270 1120 538880 101.156 56.1132 1136.86 1676.67 2970.96 2971.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1150 3.2e-05 4096 260 2480 517120 274.09 132.642 4340.95 3931.1 8679.11 8679.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1180 0.000128 1024 390 480 111360 14.4981 6.84227 66.2369 209.825 297.553 297.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 360 0.001024 4096 90 2000 7440 2.72179 37.0377 104.543 144.346 144.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 6.4e-05 4096 135 1920 99840 185.818 55.6274 1748.48 1669.14 3659.26 3659.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 350 0.001024 4096 105 1880 4560 2.72384 59.8541 106.178 168.799 168.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.001024 512 430 1280 16080 0.369216 0.368832 6.10368 13.0963 20.0108 20.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1510 6.4e-05 4096 400 1960 262560 73.1667 55.7055 4806.39 1674.14 6609.53 6609.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 760 0.001024 4096 180 840 13920 2.72502 23.8613 107.38 134.01 134.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1950 0.000512 2048 190 1480 37200 3.50141 55.8646 104.674 164.084 164.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1350 3.2e-05 2048 270 1120 537600 101.537 56.0813 1034.6 1677.85 2870.22 2870.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1150 3.2e-05 4096 260 2480 516480 274.232 132.525 3547.69 3933.76 7888.54 7888.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1180 0.000128 1024 390 480 111360 14.4572 6.84374 126.198 208.972 356.629 356.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 360 0.001024 4096 90 2000 7440 2.72589 30.3422 104.681 137.793 137.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 6.4e-05 4096 135 1920 102912 184.385 55.6699 992.047 1674.24 2906.54 2906.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 0.001024 4096 105 1880 4608 2.72218 31.0555 107.595 141.416 141.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.001024 512 430 1280 16224 0.367904 0.36288 10.2625 13.1842 24.2495 24.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 6.4e-05 4096 400 1960 263040 72.8861 55.6585 2320.8 1677.19 4126.65 4126.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.001024 4096 180 840 14016 2.72541 42.3217 107.44 152.527 152.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 0.000512 2048 190 1480 37344 3.48906 98.3122 104.957 206.801 206.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 3.2e-05 2048 270 1120 539136 101.228 56.0551 1442.11 1676.24 3275.79 3275.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 3.2e-05 4096 260 2480 516864 273.979 132.57 6283.49 3930.41 10620.8 10621.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 0.000128 1024 390 480 112128 14.3749 6.83398 72.3726 209.525 303.268 303.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 360 0.001024 4096 90 2000 7536 2.74653 54.0773 104.899 161.767 161.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 6.4e-05 4096 135 1920 101376 183.809 55.3745 639.534 1665.14 2544.05 2544.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 0.001024 4096 105 1880 4512 2.70701 19.9885 105.426 128.165 128.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.001024 512 430 1280 16128 0.36864 0.362592 6.78666 13.2068 20.797 20.8688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 6.4e-05 4096 400 1960 262656 72.8467 55.5948 1919.48 1675.27 3723.29 3723.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 760 0.001024 4096 180 840 13920 2.72262 27.5823 104.941 135.289 135.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1950 0.000512 2048 190 1480 37248 3.4775 64.5659 104.755 172.843 172.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 3.2e-05 2048 270 1120 537600 100.875 55.9946 938 1672.96 2767.99 2768.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 3.2e-05 4096 260 2480 516096 273.325 132.389 4087.21 3923.42 8416.68 8416.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1180 0.000128 1024 390 480 110592 14.3732 7.55939 55.6068 208.404 286.098 286.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 360 0.001024 4096 90 2000 7488 2.72816 35.455 104.826 143.054 143.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 6.4e-05 4096 135 1920 96768 185.482 55.2448 1509.12 1658.07 3408.12 3408.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 0.001024 4096 105 1880 4464 2.71187 16.1488 104.915 123.82 123.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.001024 512 430 1280 16128 0.368384 0.362496 5.62368 13.1866 19.6133 19.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1510 6.4e-05 4096 400 1960 262656 72.9611 55.6533 1839.14 1676.46 3644.32 3644.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 760 0.001024 4096 180 840 13824 2.71325 22.671 108.438 133.866 133.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1950 0.000512 2048 190 1480 37152 3.46784 53.1456 104.689 161.35 161.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 3.2e-05 2048 270 1120 539136 101.117 56.1582 907.601 1676.09 2741.14 2741.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 3.2e-05 4096 260 2480 516096 275.09 132.868 3364.37 3945.21 7717.89 7718.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1180 0.000128 1024 390 480 110592 14.2889 6.82397 55.0141 207.549 283.835 283.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 360 0.001024 4096 90 2000 7344 2.71776 28.1762 104.367 135.306 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 6.4e-05 4096 135 1920 103936 184.276 55.7252 1432.72 1672.74 3345.66 3345.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.001024 4096 105 1880 4592 2.71565 43.8337 104.601 151.194 151.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.001024 512 430 1280 16240 0.36864 0.36224 14.6093 13.1644 28.5756 28.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 6.4e-05 4096 400 1960 262976 73.0051 55.7145 3308.69 1674.99 5112.51 5112.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.001024 4096 180 840 14000 2.72589 60.4437 105.613 168.823 168.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 0.000512 2048 190 1480 37296 3.47955 141.006 104.755 249.284 249.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 3.2e-05 2048 270 1120 539392 101.316 56.107 2075.47 1674.87 3907.93 3908.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 3.2e-05 4096 260 2480 516992 274.607 132.768 8961.44 3934.21 13303.4 13303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 0.000128 1024 390 480 112000 14.426 6.84064 94.9332 209.259 325.617 325.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 360 0.001024 4096 90 2000 7504 2.72384 76.6112 104.673 184.069 184.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 6.4e-05 4096 135 1920 103936 183.926 55.6856 906.116 1674.42 2820.35 2820.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 0.001024 4096 105 1880 4480 2.71632 27.1024 104.389 134.253 134.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.001024 512 430 1280 16128 0.367488 0.360064 9.4231 13.1359 23.3619 23.4336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 6.4e-05 4096 400 1960 262976 72.8454 55.6501 2082.11 1676.68 3887.4 3887.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.001024 4096 180 840 13888 2.7184 38.1893 106.658 147.61 147.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 0.000512 2048 190 1480 37184 3.4775 88.6315 104.691 196.844 196.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 3.2e-05 2048 270 1120 537600 101.122 56.0398 1297.04 1673.99 3128.36 3128.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 3.2e-05 4096 260 2480 516096 273.592 132.371 5628.79 3935.75 9970.85 9971.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 0.000128 1024 390 480 111104 14.485 6.83402 76.1454 209.514 307.141 307.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 360 0.001024 4096 90 2000 7392 2.74083 47.8536 104.457 155.099 155.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 6.4e-05 4096 135 1920 102144 185.159 55.7449 726.931 1675.15 2643.18 2643.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 0.001024 4096 105 1880 4368 2.70531 20.934 104.112 127.793 127.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.001024 512 430 1280 15792 0.369664 0.360448 7.54074 13.1024 21.4414 21.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 6.4e-05 4096 400 1960 262080 73.1228 55.7356 2424.57 1675.05 4228.6 4228.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 760 0.001024 4096 180 840 13776 2.7151 31.103 104.267 138.126 138.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1950 0.000512 2048 190 1480 37128 3.47482 72.5832 104.767 180.87 180.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 3.2e-05 2048 270 1120 537600 101.293 56.1128 1058.23 1674.69 2890.49 2890.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 3.2e-05 4096 260 2480 516096 274.721 132.783 4598.28 3927.44 8933.54 8933.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 0.000128 1024 390 480 110208 14.5897 6.84442 67.6859 209.698 298.974 299.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 360 0.001024 4096 90 2000 7392 2.74432 38.8207 104.783 146.392 146.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 6.4e-05 4096 135 1920 102400 184.19 55.5459 1313.18 1681 3234.13 3234.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.001024 4096 105 1880 4608 2.72778 41.152 106.359 150.281 150.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.001024 512 430 1280 16256 0.368832 0.364352 13.8452 13.2349 27.8864 27.9592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 6.4e-05 4096 400 1960 262912 72.8158 55.5956 3066.47 1677.15 4872.14 4872.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.001024 4096 180 840 13952 2.71741 55.9071 105.589 164.256 164.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 0.000512 2048 190 1480 37312 3.48925 129.632 104.928 238.092 238.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 3.2e-05 2048 270 1120 538624 100.983 55.9863 1918.57 1677 3752.7 3752.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 3.2e-05 4096 260 2480 517120 273.808 132.504 8313.81 3933.5 12653.9 12654.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 0.000128 1024 390 480 111616 14.3719 6.82979 88.0813 209.233 318.672 318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 360 0.001024 4096 90 2000 7488 2.72426 71.4566 104.738 178.979 179.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 6.4e-05 4096 135 1920 102400 184.184 55.5686 844.336 1670.8 2755.09 2755.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.001024 4096 105 1880 4480 2.71008 25.8519 104.409 133.015 133.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.001024 512 430 1280 15872 0.366624 0.358848 8.46291 13.0968 22.3548 22.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 6.4e-05 4096 400 1960 262656 72.8678 55.5848 1970.75 1676.15 3775.47 3775.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.001024 4096 180 840 13824 2.71152 35.8713 104.223 142.847 142.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 0.000512 2048 190 1480 37248 3.49293 79.0596 104.846 187.443 187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 3.2e-05 2048 270 1120 538624 100.983 55.98 1230.23 1675.83 3063.19 3063.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 3.2e-05 4096 260 2480 516096 275.084 132.825 5353.27 3945.39 9706.9 9707.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 0.000128 1024 390 480 110592 14.4752 6.83162 55.619 217.228 294.31 294.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 360 0.001024 4096 90 2000 7424 2.72013 44.906 104.659 152.34 152.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 6.4e-05 4096 135 1920 98304 183.325 54.9474 657.999 1649.19 2545.65 2545.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 0.001024 4096 105 1880 4416 2.70886 20.2647 104.411 127.427 127.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.001024 512 430 1280 15744 0.368128 0.362496 6.88333 13.1382 20.8216 20.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 6.4e-05 4096 400 1960 261888 72.89 55.5902 1589.96 1673.82 3392.37 3392.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.001024 4096 180 840 13824 2.72365 29.6771 104.568 137.012 137.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 0.000512 2048 190 1480 37056 3.47517 65.4529 104.503 173.476 173.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 3.2e-05 2048 270 1120 537600 101.017 55.9304 994 1675.1 2826.21 2826.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 3.2e-05 4096 260 2480 516096 273.564 132.409 4340.14 3924.45 8670.89 8671.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 0.000128 1024 390 480 107520 14.4291 6.79731 59.0672 206.41 286.863 286.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 360 0.001024 4096 90 2000 7296 2.73232 35.6545 104.308 142.738 142.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 6.4e-05 4096 135 1920 101376 184.889 55.6254 1328.34 1668.64 3237.69 3237.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.001024 4096 105 1880 4608 2.71338 42.1743 104.764 149.695 149.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.001024 512 430 1280 16272 0.370592 0.364672 14.3226 13.2175 28.3443 28.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 6.4e-05 4096 400 1960 262944 72.9583 55.6992 3143.91 1674.91 4947.6 4947.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.001024 4096 180 840 13968 2.72432 57.1758 105.521 165.466 165.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 0.000512 2048 190 1480 37296 3.48371 134.605 104.787 242.921 242.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 3.2e-05 2048 270 1120 539136 101.336 56.1469 1963.59 1674.82 3796.06 3796.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 3.2e-05 4096 260 2480 517248 274.021 132.615 8523.61 3930.73 12861.3 12861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 0.000128 1024 390 480 111744 14.3938 6.844 89.6697 208.84 319.905 320.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 360 0.001024 4096 90 2000 7488 2.72589 73.2017 104.666 180.652 180.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 6.4e-05 4096 135 1920 96768 185.137 55.2337 828.395 1656.9 2725.86 2726.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 0.001024 4096 105 1880 4464 2.70582 27.1803 104.393 134.322 134.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.001024 512 430 1280 16128 0.368736 0.361024 9.19664 13.1689 23.1693 23.2441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 6.4e-05 4096 400 1960 262656 72.8728 55.6443 2038.37 1675.34 3842.34 3842.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.001024 4096 180 840 13824 2.71555 37.0876 105.24 145.086 145.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 0.000512 2048 190 1480 37152 3.47296 87.1911 104.614 195.322 195.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 3.2e-05 2048 270 1120 539136 101.082 56.0312 1273.38 1675.01 3105.67 3105.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 3.2e-05 4096 260 2480 516096 274.998 132.843 5514.55 3935.93 9858.65 9858.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 0.000128 1024 390 480 110592 14.2836 6.8208 57.7911 207.348 286.405 286.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 360 0.001024 4096 90 2000 7344 2.71309 46.9708 104.293 154.035 154.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 6.4e-05 4096 135 1920 96768 187.575 55.6643 730.87 1670.69 2645 2645.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 0.001024 4096 105 1880 4320 2.70371 22.6877 104.428 129.861 129.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.001024 512 430 1280 15552 0.3672 0.359904 7.83546 13.0337 21.6677 21.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 6.4e-05 4096 400 1960 262656 73.0014 55.7117 1801.33 1675.27 3605.43 3605.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.001024 4096 180 840 13824 2.72563 32.7741 104.747 140.292 140.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 0.000512 2048 190 1480 37152 3.48778 77.1437 104.87 185.555 185.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 3.2e-05 2048 270 1120 535680 101.178 56.0415 1116.92 1669.98 2944.28 2944.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 3.2e-05 4096 260 2480 514944 273.905 132.344 4871.8 3916.14 9194.51 9194.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 0.000128 1024 390 480 110592 14.5025 6.84134 50.9799 209.114 281.598 281.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 360 0.001024 4096 90 2000 7344 2.72582 41.0624 104.75 148.596 148.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 6.4e-05 4096 135 1920 92160 184.465 54.6345 623.419 1632.84 2495.55 2495.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 0.001024 4096 105 1880 4320 2.71197 21.0891 104.399 128.243 128.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.001024 512 430 1280 15552 0.366592 0.359776 7.11824 13.0727 20.9866 21.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 6.4e-05 4096 400 1960 262656 72.7936 55.6102 1609.87 1676.46 3414.85 3414.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.001024 4096 180 840 13536 2.69882 29.1308 104.64 136.513 136.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 0.000512 2048 190 1480 36864 3.46397 68.2099 104.219 175.936 175.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 3.2e-05 2048 270 1120 534528 100.931 55.8766 995.649 1671 2823.62 2823.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 3.2e-05 4096 260 2480 511488 276.39 133.139 4333.4 3938.66 8681.92 8682.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 0.000128 1024 390 480 105984 14.3228 6.77885 58.2042 204.436 283.9 284.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 360 0.001024 4096 90 2000 7200 2.73405 36.6444 104.292 143.711 143.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 6.4e-05 4096 135 1920 102400 184.852 55.6898 1265.1 1675.76 3181.61 3181.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 0.001024 4096 105 1880 4560 2.71696 39.5679 105.509 147.838 147.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.001024 512 430 1280 16160 0.368448 0.360672 13.3592 13.1714 27.3292 27.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 6.4e-05 4096 400 1960 263040 72.876 55.6697 2955.52 1675.62 4759.83 4759.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.001024 4096 180 840 13920 2.72422 53.468 104.467 160.703 160.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 0.000512 2048 190 1480 37280 3.4841 125.894 104.784 234.209 234.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 3.2e-05 2048 270 1120 538880 101.093 56.1812 1836.95 1675.53 3669.92 3670.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 3.2e-05 4096 260 2480 517120 274.065 132.663 7997.57 3928.08 12332.7 12333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 0.000128 1024 390 480 111360 14.4857 6.84541 83.319 209.661 314.916 315.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 360 0.001024 4096 90 2000 7440 2.71395 68.2334 104.466 175.475 175.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 6.4e-05 4096 135 1920 102400 184.598 55.6157 858.89 1676.25 2775.54 2775.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 0.001024 4096 105 1880 4480 2.71168 26.2804 104.572 133.608 133.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.001024 512 430 1280 16000 0.36672 0.358496 9.16694 13.1188 23.0868 23.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 6.4e-05 4096 400 1960 263040 72.7404 55.595 2022.4 1676.58 3827.42 3827.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.001024 4096 180 840 13760 2.70931 36.4524 104.037 143.243 143.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 0.000512 2048 190 1480 37120 3.46957 85.6738 104.575 193.76 193.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 3.2e-05 2048 270 1120 537600 101 56.0309 1253.14 1677.76 3088.1 3088.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 3.2e-05 4096 260 2480 517120 273.508 132.557 5487.85 3929.02 9823.26 9823.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 0.000128 1024 390 480 107520 14.3753 6.79936 55.521 206.404 283.253 283.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 360 0.001024 4096 90 2000 7360 2.72013 45.4034 104.468 152.65 152.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 6.4e-05 4096 135 1920 92160 186.523 55.016 651.024 1649.2 2541.96 2542.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 0.001024 4096 105 1880 4320 2.70442 21.6888 104.139 128.577 128.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.001024 512 430 1280 15840 0.368864 0.361696 7.67341 13.1674 21.6437 21.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 6.4e-05 4096 400 1960 262080 72.9248 55.6769 1683.82 1674.95 3487.48 3487.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.001024 4096 180 840 13680 2.71318 30.6156 104.041 137.412 137.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 0.000512 2048 190 1480 36960 3.46714 71.68 104.358 179.548 179.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 3.2e-05 2048 270 1120 533760 101.251 56.05 1041.99 1668.99 2868.44 2868.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 3.2e-05 4096 260 2480 514560 273.481 132.219 4577.56 3921.42 8905 8905.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 0.000128 1024 390 480 107520 14.4307 6.80749 46.9447 206.439 274.779 274.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 360 0.001024 4096 90 2000 7200 2.71014 38.5582 104.043 145.371 145.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 6.4e-05 4096 135 1920 92160 186.494 54.9745 653.8 1649.24 2544.7 2544.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 0.001024 4096 105 1880 4160 2.69843 19.9286 103.683 126.35 126.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.001024 512 430 1280 16000 0.369664 0.362496 7.30317 13.222 21.329 21.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 6.4e-05 4096 400 1960 261120 72.7697 55.5478 1676.39 1669.68 3474.5 3474.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.001024 4096 180 840 13440 2.69107 30.0818 104.688 137.504 137.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 0.000512 2048 190 1480 36800 3.45702 71.3435 104.123 178.965 179.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 3.2e-05 2048 270 1120 537600 101.122 56.0679 1039.42 1675.68 2872.45 2872.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 3.2e-05 4096 260 2480 517120 274.19 133.009 4641.14 3932.29 8980.95 8981.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 0.000128 1024 390 480 107520 14.434 6.79834 46.2393 206.506 274.133 274.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 360 0.001024 4096 90 2000 7040 2.69811 36.8401 103.584 143.18 143.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 6.4e-05 4096 135 1920 101376 183.875 55.3696 1189.45 1665.14 3094.02 3094.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 0.001024 4096 105 1880 4512 2.71859 36.6715 106.524 145.959 146.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.001024 512 430 1280 16128 0.369152 0.364544 12.5535 13.2054 26.5656 26.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 6.4e-05 4096 400 1960 262656 72.7225 55.5909 2811.8 1675.27 4615.49 4615.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.001024 4096 180 840 13920 2.71946 50.7476 105.427 158.936 158.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 0.000512 2048 190 1480 37248 3.4808 118.368 104.758 226.649 226.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 3.2e-05 2048 270 1120 537600 100.941 55.9977 1732.23 1673.08 3562.42 3562.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 3.2e-05 4096 260 2480 516096 273.212 132.368 7618.34 3925.61 11949.9 11950.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 0.000128 1024 390 480 110592 14.3687 6.82144 77.7836 208.347 307.477 307.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 360 0.001024 4096 90 2000 7488 2.72451 65.0563 104.827 172.668 172.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 6.4e-05 4096 135 1920 98304 183.379 54.9683 816.76 1649.13 2704.43 2704.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 0.001024 4096 105 1880 4416 2.71155 24.8791 105.126 132.761 132.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.001024 512 430 1280 15744 0.366592 0.362496 8.74259 13.1398 22.6814 22.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 6.4e-05 4096 400 1960 261888 72.8834 55.591 1980.09 1673.69 3782.36 3782.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.001024 4096 180 840 13824 2.72083 36.68 107.415 146.858 146.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1950 0.000512 2048 190 1480 37056 3.46941 84.3236 104.496 192.331 192.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 3.2e-05 2048 270 1120 537600 101.017 56.0947 1234.67 1673.3 3065.24 3065.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 3.2e-05 4096 260 2480 516096 273.592 132.406 5385.5 3924.27 9716.1 9716.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 0.000128 1024 390 480 107520 14.4141 6.79082 55.0805 206.402 282.842 282.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 360 0.001024 4096 90 2000 7296 2.71638 44.0727 104.307 151.155 151.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 6.4e-05 4096 135 1920 92160 184.468 54.6394 632.421 1633.2 2504.93 2505.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 0.001024 4096 105 1880 4320 2.7113 21.3634 104.417 128.535 128.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.001024 512 430 1280 15552 0.365056 0.358432 7.15386 13.0776 21.0268 21.1005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 6.4e-05 4096 400 1960 262656 72.7793 55.5911 1635.15 1676.84 3440.47 3440.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.001024 4096 180 840 13536 2.70333 29.6413 106.625 139.015 139.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1950 0.000512 2048 190 1480 36864 3.46515 69.3023 104.249 177.061 177.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 3.2e-05 2048 270 1120 534528 100.953 55.8387 1012.34 1671.55 2840.84 2840.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 3.2e-05 4096 260 2480 511488 276.403 133.114 4403.03 3936.98 8749.87 8750.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 0.000128 1024 390 480 105984 14.3178 6.77504 44.9118 204.478 270.638 270.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 360 0.001024 4096 90 2000 7200 2.71827 37.376 104.312 144.465 144.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 6.4e-05 4096 135 1920 98304 183.439 54.9663 634.082 1649.85 2522.54 2522.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 0.001024 4096 105 1880 4224 2.70851 19.7784 104.398 126.926 126.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.001024 512 430 1280 14592 0.362208 0.348672 6.22438 12.7516 19.7592 19.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 6.4e-05 4096 400 1960 261120 72.9369 55.5848 1519.65 1674.4 3322.68 3322.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.001024 4096 180 840 13440 2.69718 27.2056 105.396 135.341 135.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 0.000512 2048 190 1480 36864 3.4735 65.3751 104.482 173.373 173.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 3.2e-05 2048 270 1120 534528 100.548 55.728 948.475 1665.16 2770.06 2770.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 3.2e-05 4096 260 2480 509952 275.963 132.919 4090.13 3925.62 8424.96 8425.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 0.000128 1024 390 480 104448 14.6757 6.8096 41.0311 206.623 269.296 269.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 360 0.001024 4096 90 2000 6912 2.68986 34.0689 103.259 140.08 140.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 6.4e-05 4096 135 1920 102400 195.575 55.5429 1236.62 1666.7 3154.64 3154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.001024 4096 105 1880 4500 2.7199 38.3947 104.523 145.681 145.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.001024 512 430 1280 16200 0.371136 0.362784 13.164 13.2202 27.1911 27.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 6.4e-05 4096 400 1960 262800 73.263 55.7359 2891.44 1677.3 4697.85 4697.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.001024 4096 180 840 13900 2.71155 52.2404 104.538 159.532 159.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 0.000512 2048 190 1480 37200 3.47712 123.036 104.697 231.252 231.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 3.2e-05 2048 270 1120 537600 101.349 56.1062 1798.87 1678.29 3634.79 3634.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 3.2e-05 4096 260 2480 516800 274.405 132.715 7854.1 3932.67 12194.2 12194.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 0.000128 1024 390 480 110400 14.4852 6.84861 81.5568 208.544 311.592 311.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 360 0.001024 4096 90 2000 7400 2.72045 67.016 104.43 174.229 174.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 6.4e-05 4096 135 1920 96000 184.993 55.0666 789.61 1650.52 2680.38 2680.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 0.001024 4096 105 1880 4400 2.71395 26.0157 104.453 133.225 133.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.001024 512 430 1280 16000 0.370688 0.362176 8.88432 13.154 22.8409 22.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 6.4e-05 4096 400 1960 262400 73.09 55.7425 1960.49 1676.15 3765.58 3765.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.001024 4096 180 840 13800 2.71974 36.2512 105.423 144.436 144.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 0.000512 2048 190 1480 37000 3.46384 83.3763 104.456 191.339 191.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 3.2e-05 2048 270 1120 537600 101.366 56.1101 1222.65 1675.68 3055.96 3056.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 3.2e-05 4096 260 2480 515200 276.28 133.18 5310.67 3939.04 9659.5 9659.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 0.000128 1024 390 480 108800 14.337 7.08006 54.2452 206.673 282.498 282.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 360 0.001024 4096 90 2000 7200 2.70746 44.4682 103.928 151.161 151.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 6.4e-05 4096 135 1920 96000 185.129 55.1067 698.999 1651.09 2590.52 2590.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 0.001024 4096 105 1880 4200 2.70336 21.1128 103.928 127.786 127.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.001024 512 430 1280 15600 0.372192 0.362496 7.53408 13.2244 21.5606 21.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 6.4e-05 4096 400 1960 261600 73.2804 55.7605 1748.36 1676.7 3554.21 3554.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.001024 4096 180 840 13500 2.69824 30.2881 105.419 138.447 138.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 0.000512 2048 190 1480 36900 3.46493 72.7263 104.453 180.688 180.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 3.2e-05 2048 270 1120 537600 101.392 56.1885 1066.46 1676.03 2900.22 2900.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 3.2e-05 4096 260 2480 513600 278.054 134.092 4758.81 3946.49 9117.78 9118.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 0.000128 1024 390 480 105600 14.6509 6.81779 46.9254 206.789 275.334 275.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 360 0.001024 4096 90 2000 7200 2.7225 39.0373 104.462 146.28 146.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 6.4e-05 4096 135 1920 89600 187.988 55.0359 592.187 1650.04 2485.45 2485.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 0.001024 4096 105 1880 4000 2.68534 18.9129 103.289 124.93 124.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.001024 512 430 1280 15200 0.361856 0.350208 6.66179 12.7413 20.1829 20.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 6.4e-05 4096 400 1960 262400 72.9431 55.6872 1563.01 1676.1 3367.84 3367.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.001024 4096 180 840 13600 2.71651 29.2679 106.451 138.479 138.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 0.000512 2048 190 1480 36800 3.46112 67.1948 104.356 175.055 175.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 3.2e-05 2048 270 1120 531200 101.273 55.894 964.916 1667.79 2790.03 2790.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 3.2e-05 4096 260 2480 512000 274.772 132.685 4215.63 3917.76 8541.17 8541.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 0.000128 1024 390 480 108800 14.3496 6.8096 44.1268 206.668 272.105 272.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 360 0.001024 4096 90 2000 6800 2.67434 34.45 102.752 139.935 139.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 6.4e-05 4096 135 1920 101376 185.137 55.6084 1908.24 1676.94 3826.12 3826.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 350 0.001024 4096 105 1920 4352 2.7327 60.5921 108.239 171.606 171.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.001024 512 430 1296 16320 0.370304 0.368768 11.0534 13.2193 25.0831 25.1555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1510 6.4e-05 4096 400 1968 262912 72.831 55.585 2958.04 1677.46 4764.05 4764.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 760 0.001024 4096 180 816 14176 2.72394 42.8504 107.459 153.076 153.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1950 0.000512 2048 190 1488 37344 3.50592 102.414 104.938 210.903 210.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1350 3.2e-05 2048 270 1152 538112 101.041 56.0873 1711.97 1680.85 3550.11 3550.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1150 3.2e-05 4096 260 2496 514560 275.727 133.199 6568.65 3944.57 10922.5 10922.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1180 0.000128 1024 390 480 109568 14.6368 6.90253 119.488 209.778 350.968 351.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 360 0.001024 4096 90 2016 7456 2.73837 55.3984 104.901 163.079 163.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 6.4e-05 4096 135 1920 100352 185.247 55.552 1836.54 1671.61 3749.15 3749.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 350 0.001024 4096 105 1920 4288 2.72419 60.0338 104.8 167.6 167.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.001024 512 430 1296 16256 0.371584 0.3664 7.11242 13.2369 21.1593 21.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1510 6.4e-05 4096 400 1968 262656 73.0245 55.6037 4866.7 1676.95 6672.41 6672.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 760 0.001024 4096 180 816 14144 2.7256 27.9491 105.036 135.754 135.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1950 0.000512 2048 190 1488 37312 3.51158 65.7572 104.941 174.254 174.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1350 3.2e-05 2048 270 1152 537600 101.129 56.0845 1218.3 1677.21 3052.9 3053.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1150 3.2e-05 4096 260 2496 514048 277.055 133.383 12020.9 3950.07 16381.7 16382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1180 0.000128 1024 390 480 108544 14.6616 6.83008 117.585 209.129 348.364 348.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 360 0.001024 4096 90 2016 7424 2.74099 35.8098 104.898 143.491 143.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 6.4e-05 4096 135 1920 98304 185.466 55.3702 1885.8 1664.97 3791.82 3791.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 350 0.001024 4096 105 1920 4224 2.72179 58.7779 104.659 166.202 166.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1550 0.001024 512 430 1296 16128 0.37056 0.365568 5.89587 13.2022 19.9073 19.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1510 6.4e-05 4096 400 1968 262656 72.8687 55.5889 4874.83 1675.48 6678.9 6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 760 0.001024 4096 180 816 14112 2.72909 84.0487 104.799 191.622 191.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1950 0.000512 2048 190 1488 37248 3.47341 54.2556 104.759 162.533 162.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 3.2e-05 2048 270 1152 536064 101.529 55.9636 2792.27 1672.64 4622.58 4622.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1150 3.2e-05 4096 260 2496 513024 276.498 133.226 12705 3946.91 17062 17062.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1180 0.000128 1024 390 480 107520 14.6603 6.81981 116.96 208.408 347.01 347.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 360 0.001024 4096 90 2016 7392 2.7272 29.5179 104.803 137.092 137.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 6.4e-05 4096 135 1920 101120 185.901 55.7091 977.23 1676.97 2896.01 2896.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 0.001024 4096 105 1920 4320 2.72835 29.7124 104.844 137.329 137.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.001024 512 430 1296 16240 0.370432 0.36448 10.412 13.2123 24.4311 24.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 6.4e-05 4096 400 1968 262720 73.2345 55.7097 2625.62 1676.81 4431.48 4431.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 760 0.001024 4096 180 816 14160 2.72896 41.1225 104.8 148.695 148.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1950 0.000512 2048 190 1488 37320 3.4775 98.6972 104.904 207.122 207.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 3.2e-05 2048 270 1152 538240 101.523 56.1603 1581.7 1676.84 3416.41 3416.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 3.2e-05 4096 260 2496 514560 277.102 133.48 6297.76 3951.4 10660.1 10660.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1180 0.000128 1024 390 480 109440 14.6853 6.84416 76.174 217.262 315.123 315.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 360 0.001024 4096 90 2016 7440 2.7319 53.2819 104.857 160.917 160.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 6.4e-05 4096 135 1920 99840 186.367 55.707 1575.97 1676.06 3494.29 3494.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 0.001024 4096 105 1920 4240 2.72554 19.5161 104.562 126.846 126.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.001024 512 430 1296 16160 0.368256 0.363584 6.90685 13.1712 20.8812 20.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1510 6.4e-05 4096 400 1968 262720 72.9994 55.6728 2072.07 1676.55 3877.39 3877.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 760 0.001024 4096 180 816 14080 2.72371 26.977 106.356 136.098 136.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1950 0.000512 2048 190 1488 37280 3.47546 64.8054 104.823 173.146 173.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 3.2e-05 2048 270 1152 537600 101.196 56.117 1105.31 1675.71 2938.5 2938.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 3.2e-05 4096 260 2496 514560 276.234 133.423 4106.02 3943.38 8459.38 8459.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1180 0.000128 1024 390 480 108800 14.6953 6.85446 59.6698 215.145 296.525 296.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 360 0.001024 4096 90 2016 7360 2.72832 34.7872 104.571 142.128 142.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 440 6.4e-05 4096 135 1920 99840 186.126 55.6374 1559.51 1669.58 3471.05 3471.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 350 0.001024 4096 105 1920 4200 2.72125 49.0947 104.561 156.421 156.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.001024 512 430 1296 15840 0.371072 0.364928 5.85549 13.0959 19.7591 19.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1510 6.4e-05 4096 400 1968 262080 73.2004 55.704 1846.93 1674.38 3650.34 3650.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 760 0.001024 4096 180 816 14040 2.72589 22.468 105.746 130.982 131.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1950 0.000512 2048 190 1488 37200 3.4983 53.1821 104.721 161.444 161.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1350 3.2e-05 2048 270 1152 537600 101.533 56.0524 999.347 1674.08 2831.2 2831.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1150 3.2e-05 4096 260 2496 512640 277.836 133.652 3366.35 3950.83 7728.99 7729.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1180 0.000128 1024 390 480 107520 14.778 6.83949 109.037 208.996 339.81 339.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 360 0.001024 4096 90 2016 7320 2.72557 28.1641 104.567 135.499 135.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 6.4e-05 4096 135 1920 99840 185.743 55.6682 1332.08 1673 3246.69 3246.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 0.001024 4096 105 1920 4320 2.71779 40.5735 105.467 148.802 148.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.001024 512 430 1296 16224 0.367424 0.361824 14.3091 13.1697 28.2793 28.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 6.4e-05 4096 400 1968 262848 72.8911 55.6597 3213.37 1675.76 5017.8 5017.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.001024 4096 180 816 14160 2.72714 56.9577 105.689 165.416 165.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 0.000512 2048 190 1488 37296 3.4712 137.695 104.766 245.976 246.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 3.2e-05 2048 270 1152 537600 101.138 56.0384 2073.1 1674.76 3905.2 3905.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 3.2e-05 4096 260 2496 514560 275.819 133.259 8703.51 3945.7 13058.6 13058.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 0.000128 1024 390 480 109056 14.633 6.84442 100.729 209.277 331.641 331.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 360 0.001024 4096 90 2016 7440 2.74998 74.0229 104.81 181.627 181.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 6.4e-05 4096 135 1920 98304 185.181 55.3626 827.69 1666.21 2734.65 2734.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 0.001024 4096 105 1920 4224 2.7095 24.9347 104.62 132.305 132.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.001024 512 430 1296 16128 0.370688 0.361664 9.27043 13.2147 23.2858 23.3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 6.4e-05 4096 400 1968 262656 72.7439 55.5956 2667.66 1676.25 4472.37 4472.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 0.001024 4096 180 816 14112 2.72589 36.1363 104.825 143.733 143.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1950 0.000512 2048 190 1488 37248 3.47136 86.5956 104.843 194.956 195.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 3.2e-05 2048 270 1152 536064 101.007 55.9514 1298.41 1674.04 3129.58 3129.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 3.2e-05 4096 260 2496 513024 276.011 133.252 5471.75 3950.58 9831.95 9832.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 0.000128 1024 390 480 107520 14.6359 6.82435 71.2882 208.466 301.376 301.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 360 0.001024 4096 90 2016 7392 2.74672 46.8398 104.892 154.524 154.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 6.4e-05 4096 135 1920 96768 185.171 55.2079 661.467 1656.91 2558.96 2559.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 350 0.001024 4096 105 1920 4176 2.72099 20.6191 104.544 127.925 127.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.001024 512 430 1296 16128 0.368 0.362496 7.52058 13.1707 21.4932 21.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1510 6.4e-05 4096 400 1968 262656 72.8857 55.6585 2539.15 1675.31 4343.12 4343.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 760 0.001024 4096 180 816 13968 2.71344 29.5051 104.238 136.499 136.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1950 0.000512 2048 190 1488 37152 3.47322 70.0722 104.647 178.234 178.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 3.2e-05 2048 270 1152 536832 101.248 56.0784 1273.22 1674.94 3105.66 3105.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 3.2e-05 4096 260 2496 513792 276.689 133.512 4442.12 3943.87 8796.53 8796.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1180 0.000128 1024 390 480 105984 14.6443 6.82032 75.818 207.343 304.782 304.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 360 0.001024 4096 90 2016 7344 2.72794 37.3396 104.809 144.921 144.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 6.4e-05 4096 135 1920 92160 186.471 54.9743 2128.39 1650.49 4020.52 4020.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 350 0.001024 4096 105 1920 4032 2.7095 17.0148 104.127 123.892 123.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.001024 512 430 1296 15744 0.369824 0.362496 6.33174 13.1526 20.2852 20.3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1510 6.4e-05 4096 400 1968 261888 72.9237 55.5919 2363.14 1675.07 4166.83 4166.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 760 0.001024 4096 180 816 14016 2.72029 25.1807 105.59 133.532 133.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1950 0.000512 2048 190 1488 37056 3.46774 59.2261 106.369 169.106 169.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 3.2e-05 2048 270 1152 534528 101.36 56.1082 1104.4 1674.76 2936.79 2936.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1150 3.2e-05 4096 260 2496 513024 276.505 133.272 3735.02 3944.08 8089.21 8089.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1180 0.000128 1024 390 480 104448 14.6695 6.79731 67.1552 206.664 295.443 295.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 360 0.001024 4096 90 2016 7296 2.72525 31.3508 104.911 139.029 139.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 6.4e-05 4096 135 1920 100352 185.829 55.7322 1241.36 1674.51 3157.63 3157.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.001024 4096 105 1920 4312 2.73011 38.2705 107.704 148.748 148.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.001024 512 430 1296 16240 0.369472 0.362752 13.5068 13.1743 27.4859 27.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 6.4e-05 4096 400 1968 262752 73.0471 55.699 2972.62 1677.49 4778.97 4779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.001024 4096 180 816 14168 2.73203 53.1013 108.115 163.993 164.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 0.000512 2048 190 1488 37296 3.47584 126.911 104.887 235.319 235.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 3.2e-05 2048 270 1152 537600 101.351 56.1146 1919.57 1676.63 3753.84 3753.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 3.2e-05 4096 260 2496 514304 276.973 133.473 8052.64 3947.66 12411.1 12411.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 0.000128 1024 390 480 109312 14.6442 6.84214 84.259 209.547 315.45 315.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 360 0.001024 4096 90 2016 7392 2.72397 68.0612 104.695 175.541 175.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 6.4e-05 4096 135 1920 100352 185.464 55.6876 791.847 1674.63 2707.83 2707.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 0.001024 4096 105 1920 4256 2.72061 24.035 104.887 131.688 131.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.001024 512 430 1296 16128 0.36976 0.362208 8.83299 13.1379 22.7718 22.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 6.4e-05 4096 400 1968 262528 72.9149 55.6646 1896.33 1677.63 3702.66 3702.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.001024 4096 180 816 14112 2.73014 33.8555 104.925 141.554 141.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 0.000512 2048 190 1488 37184 3.47136 80.4311 104.727 188.671 188.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 3.2e-05 2048 270 1152 535808 101.282 56.1791 1216.6 1676.58 3050.8 3050.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 3.2e-05 4096 260 2496 512512 277.051 133.397 5120.22 3948.61 9479.61 9479.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 0.000128 1024 390 480 109312 14.6009 6.84032 67.7714 209.601 298.97 299.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 360 0.001024 4096 90 2016 7280 2.7345 43.5054 104.385 150.667 150.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 6.4e-05 4096 135 1920 96768 188.224 55.7604 629.589 1675.1 2548.87 2549.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 0.001024 4096 105 1920 4200 2.71814 19.1898 104.901 126.853 126.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.001024 512 430 1296 15792 0.369216 0.35968 7.13315 13.1011 21.0353 21.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 6.4e-05 4096 400 1968 262080 73.1305 55.7424 2172.78 1674.94 3976.71 3976.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.001024 4096 180 816 13944 2.71136 27.5087 104.335 134.601 134.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 0.000512 2048 190 1488 37128 3.47267 66.0951 104.74 174.353 174.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 3.2e-05 2048 270 1152 534912 101.607 56.0394 996.989 1674.61 2829.42 2829.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 3.2e-05 4096 260 2496 513408 277.3 133.564 4211.71 3963.1 8586 8586.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 0.000128 1024 390 480 107520 14.8198 6.84474 58.9122 213.926 294.662 294.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 360 0.001024 4096 90 2016 7224 2.73587 34.6816 104.393 141.853 141.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 6.4e-05 4096 135 1920 93184 186.637 55.0666 549.943 1654.82 2446.67 2446.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 350 0.001024 4096 105 1920 4032 2.70746 16.9704 104.222 123.944 124.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.001024 512 430 1296 16128 0.371072 0.361408 6.56886 13.2061 20.5789 20.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 6.4e-05 4096 400 1968 261632 72.8308 55.595 2037.65 1674.23 3840.43 3840.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 760 0.001024 4096 180 816 13888 2.71571 25.2281 105.126 133.114 133.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1950 0.000512 2048 190 1488 36960 3.46781 59.8174 104.356 167.686 167.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 3.2e-05 2048 270 1152 534016 101.321 55.9327 898.904 1673.49 2729.82 2729.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 3.2e-05 4096 260 2496 512512 276.529 133.29 3814.84 3943.85 8168.85 8169.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1180 0.000128 1024 390 480 107520 14.4742 6.81328 66.6673 207.141 295.257 295.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 360 0.001024 4096 90 2016 7168 2.7177 30.8457 104.309 137.917 137.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 6.4e-05 4096 135 1920 100352 185.15 55.5569 1207 1671.6 3119.5 3119.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 0.001024 4096 105 1920 4288 2.72534 36.8592 107.38 147.009 147.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.001024 512 430 1296 16256 0.36928 0.364224 13.0847 13.2403 27.1291 27.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 6.4e-05 4096 400 1968 262656 72.8679 55.6022 2887.08 1676.94 4692.61 4692.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.001024 4096 180 816 14144 2.72566 51.7509 107.88 162.4 162.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 0.000512 2048 190 1488 37312 3.4863 119.651 104.938 228.12 228.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 3.2e-05 2048 270 1152 537600 101.054 56.0029 1866.81 1676.81 3700.85 3700.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 3.2e-05 4096 260 2496 514048 276.513 133.363 7837.08 3950.81 12198.1 12198.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 0.000128 1024 390 480 108544 14.6205 6.82803 80.3576 209.229 311.186 311.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 360 0.001024 4096 90 2016 7424 2.72666 66.5983 104.901 174.285 174.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 6.4e-05 4096 135 1920 98304 186.223 55.5652 770.658 1670.71 2683.35 2683.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 0.001024 4096 105 1920 4224 2.72106 23.84 104.729 131.328 131.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.001024 512 430 1296 15872 0.368544 0.36032 8.26461 13.0986 22.1629 22.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 6.4e-05 4096 400 1968 262656 72.8658 55.5883 1876.29 1676.31 3681.17 3681.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.001024 4096 180 816 14080 2.72064 33.7585 104.763 141.285 141.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 0.000512 2048 190 1488 37248 3.48442 75.5415 104.868 183.936 183.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 3.2e-05 2048 270 1152 536576 101.253 56.0432 1208.55 1675.92 3041.92 3042.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 3.2e-05 4096 260 2496 514048 276.677 133.443 5095.95 3945.7 9452.12 9452.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 0.000128 1024 390 480 108544 14.6394 6.82838 52.2331 209.181 283.035 283.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 360 0.001024 4096 90 2016 7296 2.71981 42.9346 104.48 150.196 150.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 6.4e-05 4096 135 1920 92160 186.351 54.9363 609.755 1649.19 2500.43 2500.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 0.001024 4096 105 1920 4032 2.70403 19.3434 104.051 126.142 126.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.001024 512 430 1296 15744 0.368448 0.360704 6.66224 13.141 20.6042 20.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 6.4e-05 4096 400 1968 261888 72.9138 55.5943 1571.32 1674.39 3374.33 3374.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.001024 4096 180 816 14016 2.72387 28.7899 104.767 136.323 136.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 0.000512 2048 190 1488 37056 3.46518 61.8271 104.526 169.861 169.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 3.2e-05 2048 270 1152 534528 101.379 55.9799 1010.23 1675.48 2843.23 2843.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 3.2e-05 4096 260 2496 513024 276.409 133.312 4270.07 3950.71 8630.83 8631.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 0.000128 1024 390 480 104448 14.6581 6.84371 42.1119 206.415 270.185 270.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 360 0.001024 4096 90 2016 7296 2.72947 35.8449 104.83 143.463 143.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 6.4e-05 4096 135 1920 98304 186.426 55.5667 573.471 1681.56 2497.23 2497.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 0.001024 4096 105 1920 4096 2.71958 17.6072 105.277 125.646 125.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.001024 512 430 1296 15360 0.368096 0.358272 5.6881 13.0207 19.5027 19.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 6.4e-05 4096 400 1968 261120 72.8696 55.554 1928.19 1672.72 3729.44 3729.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.001024 4096 180 816 13824 2.71152 24.9615 105.88 133.596 133.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 0.000512 2048 190 1488 37120 3.48842 55.2691 104.945 163.746 163.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 3.2e-05 2048 270 1152 532480 101.415 56.0537 887.124 1671.86 2716.61 2716.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 3.2e-05 4096 260 2496 512000 275.823 132.824 3750.4 3938.95 8098.31 8098.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 0.000128 1024 390 480 106496 14.8076 6.82547 51.0819 209.459 282.332 282.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 360 0.001024 4096 90 2016 7168 2.73203 31.8274 108.733 143.338 143.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 6.4e-05 4096 135 1920 99072 186.037 55.6341 1171.04 1668.85 3081.77 3081.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 0.001024 4096 105 1920 4248 2.71837 35.4858 104.542 142.79 142.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.001024 512 430 1296 16272 0.370496 0.363776 13.0777 13.2218 27.1051 27.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 6.4e-05 4096 400 1968 262656 73.0716 55.6995 2853.33 1675.01 4657.22 4657.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.001024 4096 180 816 14112 2.71766 50.7142 104.621 158.095 158.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 0.000512 2048 190 1488 37296 3.48365 121.434 104.827 229.789 229.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 3.2e-05 2048 270 1152 537984 101.34 56.0838 1819.1 1678.24 3654.94 3655.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 3.2e-05 4096 260 2496 513792 277.264 133.591 7718.28 3947.42 12076.9 12077.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 0.000128 1024 390 480 108288 14.6744 6.84246 78.1401 208.787 317.361 317.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 360 0.001024 4096 90 2016 7416 2.72637 65.5446 104.806 173.137 173.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 6.4e-05 4096 135 1920 96768 185.163 55.2058 794.392 1656.89 2691.85 2692.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 0.001024 4096 105 1920 4176 2.71856 25.2047 104.543 132.511 132.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.001024 512 430 1296 16128 0.368192 0.360768 8.96307 13.17 22.9334 23.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 6.4e-05 4096 400 1968 262656 72.882 55.6464 1968.75 1675.27 3772.67 3772.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.001024 4096 180 816 13968 2.71571 35.2788 104.239 142.276 142.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 0.000512 2048 190 1488 37152 3.47421 84.0075 106.183 193.713 193.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 3.2e-05 2048 270 1152 536832 101.207 56.0828 1258.85 1674.91 3091.21 3091.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 3.2e-05 4096 260 2496 513792 276.71 133.499 5323.06 3943.81 9677.41 9677.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 0.000128 1024 390 480 105984 14.6511 6.81917 53.701 207.406 282.739 282.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 360 0.001024 4096 90 2016 7344 2.73398 45.3263 104.809 152.928 152.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 6.4e-05 4096 135 1920 96768 187.56 55.6587 677.382 1671.24 2592.03 2592.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 0.001024 4096 105 1920 4104 2.7127 21.1945 104.989 128.939 128.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.001024 512 430 1296 15552 0.367808 0.357984 7.49472 13.0377 21.3258 21.4016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 6.4e-05 4096 400 1968 261792 73.1058 55.7411 1662.74 1676.15 3467.84 3467.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.001024 4096 180 816 13824 2.70746 29.3956 103.954 136.101 136.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 0.000512 2048 190 1488 37152 3.48883 71.6001 104.933 180.062 180.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 3.2e-05 2048 270 1152 535680 101.192 56.118 1067.74 1672.01 2897.22 2897.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 3.2e-05 4096 260 2496 511488 277.528 133.256 4496.33 3935.97 8843.41 8843.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 0.000128 1024 390 480 107136 14.7714 6.84493 46.0158 209.19 276.98 277.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 360 0.001024 4096 90 2016 7128 2.7129 37.9338 105.958 146.662 146.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 6.4e-05 4096 135 1920 92160 184.517 54.6364 646.424 1634.34 2520.12 2520.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 0.001024 4096 105 1920 4032 2.7175 20.3218 104.639 127.721 127.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.001024 512 430 1296 15552 0.366592 0.360096 7.52941 13.0839 21.4122 21.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 6.4e-05 4096 400 1968 262656 72.8064 55.5868 1669.47 1677.48 3475.45 3475.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.001024 4096 180 816 13824 2.71018 29.0836 104.33 136.167 136.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 0.000512 2048 190 1488 36864 3.45789 71.9586 104.343 179.804 179.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 3.2e-05 2048 270 1152 534528 100.981 55.8523 1066.27 1670.53 2893.8 2893.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 3.2e-05 4096 260 2496 511488 276.346 133.108 4517.34 3940.73 8867.86 8868.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 0.000128 1024 390 480 101376 14.7011 6.77478 44.4325 204.62 270.682 270.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 360 0.001024 4096 90 2016 7200 2.72589 38.6232 104.903 146.312 146.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 6.4e-05 4096 135 1920 99840 186.078 55.718 1174.44 1677.34 3093.78 3093.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.001024 4096 105 1920 4240 2.72189 35.556 106.627 144.952 145.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.001024 512 430 1296 16160 0.370688 0.363424 12.7948 13.1841 26.7877 26.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 6.4e-05 4096 400 1968 262720 72.9169 55.6954 2832.11 1677.18 4638.02 4638.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.001024 4096 180 816 14080 2.72131 50.1844 105.525 158.475 158.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 0.000512 2048 190 1488 37280 3.48106 119.594 104.913 228.031 228.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 3.2e-05 2048 270 1152 537600 101.154 56.0636 1798.1 1676.98 3632.48 3632.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 3.2e-05 4096 260 2496 514560 276.257 133.397 7679.42 3947.81 12037.2 12037.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 0.000128 1024 390 480 108800 14.6858 6.8456 77.3643 209.942 308.99 309.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 360 0.001024 4096 90 2016 7360 2.72166 64.4962 104.654 171.935 171.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 6.4e-05 4096 135 1920 97280 187.788 55.6038 815.648 1677.8 2737.03 2737.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 0.001024 4096 105 1920 4160 2.7095 25.0819 104.644 132.478 132.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.001024 512 430 1296 16000 0.36752 0.360544 9.03693 13.1297 22.9695 23.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 6.4e-05 4096 400 1968 262400 72.8343 55.5931 2009.87 1678.5 3816.91 3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 0.001024 4096 180 816 13920 2.71155 35.6728 104.161 142.589 142.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 0.000512 2048 190 1488 37120 3.47392 85.6088 104.695 193.821 193.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 3.2e-05 2048 270 1152 537600 100.998 55.9915 1290.01 1679.44 3126.6 3126.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 3.2e-05 4096 260 2496 514560 275.633 133.331 5454.87 3946.35 9810.5 9810.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 0.000128 1024 390 480 104960 14.5944 6.80205 54.1333 206.537 282.224 282.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 360 0.001024 4096 90 2016 7200 2.71181 44.7959 104.224 151.789 151.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 6.4e-05 4096 135 1920 92160 186.449 55.0255 638.078 1650.53 2530.28 2530.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 0.001024 4096 105 1920 4080 2.71376 20.5316 104.639 127.926 127.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.001024 512 430 1296 15840 0.369792 0.36208 7.53629 13.1809 21.5176 21.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 6.4e-05 4096 400 1968 262080 72.8965 55.661 1651.78 1676.79 3457.24 3457.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.001024 4096 180 816 13920 2.72819 29.9295 106.484 139.186 139.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 0.000512 2048 190 1488 36960 3.46205 70.8193 104.464 178.789 178.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 3.2e-05 2048 270 1152 533760 101.215 56.0025 1056.52 1672.29 2886.19 2886.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 3.2e-05 4096 260 2496 510720 277.206 133.334 4471.1 3943.41 8825.37 8825.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 0.000128 1024 390 480 103680 14.7181 6.80941 44.6817 206.702 273.069 273.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 360 0.001024 4096 90 2016 7200 2.71914 37.8474 104.639 145.264 145.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 6.4e-05 4096 135 1920 92160 186.51 54.9765 595.326 1651.18 2488.18 2488.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 0.001024 4096 105 1920 3840 2.69722 19.6542 103.788 126.18 126.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.001024 512 430 1296 16000 0.372608 0.362496 7.10205 13.2361 21.1428 21.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 6.4e-05 4096 400 1968 261120 72.7596 55.5271 1530.51 1671.63 3330.54 3330.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 0.001024 4096 180 816 13760 2.708 27.2849 104.165 134.202 134.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 0.000512 2048 190 1488 36800 3.44982 65.62 104.267 173.38 173.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 3.2e-05 2048 270 1152 537600 101.106 56.137 990.649 1677.7 2825.77 2825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 3.2e-05 4096 260 2496 512000 278.42 135.104 4148.75 3964.3 8526.9 8527.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 0.000128 1024 390 480 102400 14.8663 6.79936 41.5436 206.748 270.11 270.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 360 0.001024 4096 90 2016 7040 2.71146 34.6747 104.227 141.671 141.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 6.4e-05 4096 135 1900 100352 185.839 55.601 1851.85 1676.71 3770.2 3770.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 350 0.001024 4096 105 1900 4480 2.72259 60.1518 107.921 170.84 170.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.001024 512 430 1300 16256 0.369248 0.36864 11.7144 13.2157 25.739 25.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1510 6.4e-05 4096 400 2000 262272 72.9052 55.595 3047.38 1677.24 4853.24 4853.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 760 0.001024 4096 180 850 13952 2.72384 45.9964 109.095 157.859 157.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1950 0.000512 2048 190 1500 37312 3.49638 108.362 104.874 216.774 216.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1350 3.2e-05 2048 270 1150 537600 101.111 56.1237 1756.73 1676.55 3590.66 3590.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1150 3.2e-05 4096 260 2500 515072 275.368 133.077 6891.15 3951.58 11251.5 11251.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1180 0.000128 1024 390 500 107520 14.7963 6.83178 123.718 209.815 355.316 355.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 360 0.001024 4096 90 2000 7552 2.73606 58.4417 104.887 166.107 166.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 6.4e-05 4096 135 1900 98304 186.396 55.5528 1776.61 1670.5 3689.26 3689.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 350 0.001024 4096 105 1900 4416 2.72109 59.1184 107.141 169.025 169.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.001024 512 430 1300 16256 0.372128 0.367296 7.61549 13.2308 21.6577 21.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1510 6.4e-05 4096 400 2000 262144 73.0953 55.5882 4861.99 1675.82 6666.61 6666.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 760 0.001024 4096 180 850 13888 2.72054 29.7042 109.413 141.88 141.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1950 0.000512 2048 190 1500 37248 3.48675 68.4605 104.734 176.724 176.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1350 3.2e-05 2048 270 1150 537600 101.216 56.0346 1238.39 1675.79 3071.59 3071.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1150 3.2e-05 4096 260 2500 515072 275.753 133.155 4397.02 3939.68 8745.94 8746.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1180 0.000128 1024 390 500 106496 14.8192 6.82794 121.294 208.994 352.095 352.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 360 0.001024 4096 90 2000 7488 2.72794 37.389 104.661 144.821 144.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 6.4e-05 4096 135 1900 98304 185.446 55.3618 1850.22 1666.02 3757.24 3757.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 350 0.001024 4096 105 1900 4416 2.72384 55.838 106.95 165.554 165.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1550 0.001024 512 430 1300 16128 0.372736 0.366624 6.26426 13.2152 20.2911 20.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1510 6.4e-05 4096 400 2000 261888 72.9731 55.5745 4830.13 1676.17 6634.98 6635.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 760 0.001024 4096 180 850 13824 2.72026 80.4302 109.144 192.338 192.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1950 0.000512 2048 190 1500 37248 3.48387 56.387 104.872 164.786 164.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 3.2e-05 2048 270 1150 536064 101.741 55.9123 2782.36 1673.96 4614.14 4614.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1150 3.2e-05 4096 260 2500 513024 276.618 133.214 12458.8 3951.94 16820.9 16821.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1180 0.000128 1024 390 500 105984 14.7869 6.82394 122.23 208.455 352.456 352.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 360 0.001024 4096 90 2000 7488 2.73594 30.7767 104.885 138.439 138.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 6.4e-05 4096 135 1900 101120 185.936 55.7238 973.558 1676.98 2892.4 2892.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 0.001024 4096 105 1900 4480 2.72608 30.6107 107.069 140.449 140.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.001024 512 430 1300 16240 0.372 0.36432 10.5473 13.2063 24.5617 24.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 6.4e-05 4096 400 2000 262240 73.2997 55.7036 2649.27 1676.81 4455.19 4455.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 760 0.001024 4096 180 850 13960 2.72486 42.6516 106.37 151.79 151.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1950 0.000512 2048 190 1500 37320 3.48979 100.013 104.934 208.481 208.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 3.2e-05 2048 270 1150 537600 101.502 56.164 1559.23 1682.13 3399.19 3399.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 3.2e-05 4096 260 2500 514560 277.147 133.461 6316.59 3944.69 10672.2 10672.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1180 0.000128 1024 390 500 107520 14.8334 6.84646 77.6884 209.783 309.313 309.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 360 0.001024 4096 90 2000 7520 2.72259 53.8763 104.769 161.413 161.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 6.4e-05 4096 135 1900 99840 186.341 55.689 1562.98 1675.78 3480.99 3481.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 350 0.001024 4096 105 1900 4400 2.72333 19.5033 106.546 128.816 128.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.001024 512 430 1300 16160 0.369344 0.364064 6.88451 13.1708 20.8563 20.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1510 6.4e-05 4096 400 2000 262080 73.0747 55.691 2068.73 1676.1 3873.7 3873.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 760 0.001024 4096 180 850 13920 2.72998 27.6349 108.96 139.367 139.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1950 0.000512 2048 190 1500 37280 3.48733 64.4704 104.843 172.846 172.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 3.2e-05 2048 270 1150 537600 101.291 56.0681 1070.07 1675.43 2903.02 2903.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 3.2e-05 4096 260 2500 514560 276.227 133.418 4058.69 3942 8410.67 8410.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1180 0.000128 1024 390 500 107520 14.81 6.84442 60.8312 209.666 292.31 292.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 360 0.001024 4096 90 2000 7440 2.72368 34.6036 109.358 146.73 146.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 440 6.4e-05 4096 135 1900 99840 185.952 55.6304 1554.65 1669.07 3465.51 3465.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 350 0.001024 4096 105 1900 4320 2.71974 50.8153 104.324 157.903 157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.001024 512 430 1300 15840 0.37008 0.368288 5.90429 13.0897 19.8055 19.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1510 6.4e-05 4096 400 2000 261600 73.2404 55.7036 1855.95 1673.82 3658.84 3658.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 760 0.001024 4096 180 850 13800 2.71827 22.8938 108.209 133.864 133.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1950 0.000512 2048 190 1500 37200 3.49814 54.0206 104.722 162.284 162.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1350 3.2e-05 2048 270 1150 535680 101.743 56.064 979.531 1673.52 2811.02 2811.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1150 3.2e-05 4096 260 2500 512640 277.876 133.637 3373.93 3955.19 7740.97 7741.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1180 0.000128 1024 390 500 105600 14.961 7.09814 110.075 208.885 341.178 341.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 360 0.001024 4096 90 2000 7440 2.73466 28.9997 104.665 136.444 136.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 6.4e-05 4096 135 1900 97280 188.142 55.6076 1494.98 1676.36 3415.29 3415.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 350 0.001024 4096 105 1900 4320 2.7217 50.6022 104.552 157.919 157.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.001024 512 430 1300 16000 0.36928 0.368128 5.25386 13.1188 19.1828 19.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1510 6.4e-05 4096 400 2000 261760 73.1398 55.6111 4193.81 1676.57 5999.25 5999.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 760 0.001024 4096 180 850 13760 2.71741 19.9509 106.857 129.567 129.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1950 0.000512 2048 190 1500 37120 3.49456 46.4335 104.627 154.599 154.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1350 3.2e-05 2048 270 1150 537600 101.086 55.9812 902.347 1675.73 2735.31 2735.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1150 3.2e-05 4096 260 2500 514560 275.715 133.307 2915.46 3945.02 7269.82 7270.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1180 0.000128 1024 390 500 104960 14.6446 6.79974 107.937 206.34 335.88 336.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 360 0.001024 4096 90 2000 7360 2.71997 25.2314 104.471 132.466 132.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 6.4e-05 4096 135 1900 99840 185.795 55.6622 1302.19 1672.89 3216.74 3216.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 0.001024 4096 105 1900 4464 2.7239 41.1709 106.474 150.414 150.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.001024 512 430 1300 16128 0.36992 0.362496 14.1944 13.1724 28.1712 28.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 6.4e-05 4096 400 2000 262272 72.9716 55.6675 3196.03 1676.62 5001.41 5001.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.001024 4096 180 850 13920 2.72093 57.595 105.575 165.938 165.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 0.000512 2048 190 1500 37296 3.47846 136.536 104.808 244.868 244.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 3.2e-05 2048 270 1150 536832 101.264 56.0217 2010.18 1674.67 3842.3 3842.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 3.2e-05 4096 260 2500 514560 275.791 133.258 8575.42 3941.08 12925.9 12926.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 0.000128 1024 390 500 106752 14.807 6.8543 100.608 209.344 331.775 331.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 360 0.001024 4096 90 2000 7536 2.74835 73.6379 104.811 181.244 181.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 6.4e-05 4096 135 1900 98304 185.189 55.3541 800.348 1664.85 2705.94 2706.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 0.001024 4096 105 1900 4416 2.71821 25.5795 104.721 133.063 133.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.001024 512 430 1300 16128 0.370048 0.360576 9.16243 13.2036 23.1703 23.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 6.4e-05 4096 400 2000 261888 72.8105 55.5889 2597.92 1675 4401.44 4401.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 760 0.001024 4096 180 850 13824 2.72157 35.596 104.389 142.749 142.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 0.000512 2048 190 1500 37248 3.47955 85.2008 104.8 193.523 193.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 3.2e-05 2048 270 1150 536064 101.01 56.0021 1243.63 1672.82 3073.63 3073.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 3.2e-05 4096 260 2500 513024 275.926 133.238 5303.84 3950.28 9663.61 9663.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 0.000128 1024 390 500 105984 14.7382 6.82374 71.1774 208.305 301.2 301.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 360 0.001024 4096 90 2000 7488 2.74797 45.4636 104.805 153.06 153.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 6.4e-05 4096 135 1900 96768 185.121 55.2085 644.43 1658.48 2543.44 2543.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 350 0.001024 4096 105 1900 4320 2.71155 20.0534 104.927 127.735 127.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.001024 512 430 1300 15840 0.370432 0.360448 7.34205 13.1812 21.3242 21.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1510 6.4e-05 4096 400 2000 262080 72.951 55.6486 2505.31 1676.88 4310.9 4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 760 0.001024 4096 180 850 13824 2.71994 29.1442 106.727 138.636 138.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1950 0.000512 2048 190 1500 37152 3.47565 69.5071 104.816 177.841 177.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 3.2e-05 2048 270 1150 536832 101.238 56.0806 1212.55 1676.62 3046.65 3046.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 3.2e-05 4096 260 2500 513792 276.65 133.55 4359.1 3957.94 8727.59 8727.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1180 0.000128 1024 390 500 103680 14.8431 6.82582 74.9147 207.575 304.318 304.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 360 0.001024 4096 90 2000 7344 2.71555 36.2045 104.395 143.36 143.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 6.4e-05 4096 135 1900 92160 186.479 54.9438 2031.66 1650.3 3923.59 3923.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 350 0.001024 4096 105 1900 4224 2.71434 17.4952 104.299 124.553 124.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.001024 512 430 1300 15744 0.367488 0.363392 6.3423 13.1475 20.293 20.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1510 6.4e-05 4096 400 2000 261120 72.9371 55.6123 2310.29 1674.9 4113.86 4113.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 760 0.001024 4096 180 850 13632 2.70266 24.6775 105.026 132.45 132.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1950 0.000512 2048 190 1500 37056 3.47488 59.1373 104.633 167.289 167.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 3.2e-05 2048 270 1150 534528 101.409 55.9432 1060.89 1674.51 2892.93 2893.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1150 3.2e-05 4096 260 2500 513024 276.54 133.259 3706.38 3952.26 8068.79 8069.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1180 0.000128 1024 390 500 104448 14.6737 6.79802 68.2453 206.646 296.517 296.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 360 0.001024 4096 90 2000 7296 2.71955 31.0701 104.384 138.217 138.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 6.4e-05 4096 135 1900 100352 185.896 55.7199 1207.59 1674.33 3123.73 3123.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 0.001024 4096 105 1900 4480 2.72893 38.0928 106.678 147.543 147.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.001024 512 430 1300 16128 0.368672 0.36304 13.395 13.1764 27.3759 27.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 6.4e-05 4096 400 2000 262080 73.121 55.7057 2945.66 1676.65 4751.25 4751.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.001024 4096 180 850 13944 2.72294 53.1599 105.748 161.673 161.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 0.000512 2048 190 1500 37296 3.48979 125.035 104.899 233.468 233.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 3.2e-05 2048 270 1150 537600 101.384 56.0886 1858.41 1676.21 3692.25 3692.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 3.2e-05 4096 260 2500 514304 276.962 133.468 7899.67 3946.7 12257.1 12257.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 0.000128 1024 390 500 106624 14.8592 6.84048 83.7037 209.5 315.058 315.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 360 0.001024 4096 90 2000 7504 2.73453 66.6685 104.755 174.22 174.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 6.4e-05 4096 135 1900 100352 185.47 55.6833 770.808 1673.43 2685.59 2685.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 0.001024 4096 105 1900 4368 2.71194 23.5188 105.224 131.499 131.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.001024 512 430 1300 15904 0.366592 0.360448 8.61734 13.1289 22.543 22.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 6.4e-05 4096 400 2000 262080 72.9587 55.68 1877.49 1675.68 3681.92 3682.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.001024 4096 180 850 13888 2.72963 33.9637 105.769 142.504 142.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 0.000512 2048 190 1500 37184 3.47514 79.7389 104.689 187.947 188.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 3.2e-05 2048 270 1150 535808 101.259 56.019 1175.95 1673 3006.39 3006.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 3.2e-05 4096 260 2500 512512 277.019 133.38 5011.94 3944.6 9367.27 9367.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 0.000128 1024 390 500 105728 14.9035 6.84032 65.831 209.463 297.198 297.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 360 0.001024 4096 90 2000 7392 2.7408 42.0604 104.395 149.239 149.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 6.4e-05 4096 135 1900 96768 188.217 55.743 613.8 1675.07 2533.02 2533.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 0.001024 4096 105 1900 4368 2.72211 19.6055 105.646 128.017 128.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.001024 512 430 1300 15792 0.37056 0.3584 6.94582 13.1009 20.8464 20.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 6.4e-05 4096 400 2000 261408 73.204 55.7364 2113.48 1674.75 3917.28 3917.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.001024 4096 180 850 13776 2.71974 28.0065 106.501 137.269 137.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 0.000512 2048 190 1500 37128 3.4775 65.5359 104.76 173.817 173.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 3.2e-05 2048 270 1150 534912 101.621 56.0517 961.778 1674.32 2793.93 2794.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 3.2e-05 4096 260 2500 513408 277.284 133.582 4127.22 3941.33 8479.75 8480.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 0.000128 1024 390 500 104832 15.0328 6.84237 58.2391 209.612 289.885 290.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 360 0.001024 4096 90 2000 7392 2.74259 34.1049 104.768 141.659 141.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 6.4e-05 4096 135 1900 93184 186.632 55.0598 533.048 1654.83 2429.76 2429.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 350 0.001024 4096 105 1900 4256 2.71382 17.2558 104.578 124.59 124.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.001024 512 430 1300 15680 0.37136 0.36128 6.27472 13.2033 20.2814 20.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 6.4e-05 4096 400 2000 261632 72.838 55.6093 1978.54 1674.44 3781.55 3781.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 760 0.001024 4096 180 850 13664 2.71619 25.5693 104.227 132.555 132.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1950 0.000512 2048 190 1500 36960 3.46726 58.6392 104.383 166.533 166.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 3.2e-05 2048 270 1150 534016 101.317 56.1009 863.652 1675.33 2696.57 2696.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 3.2e-05 4096 260 2500 512512 276.375 133.261 3718.97 3950 8078.92 8079.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1180 0.000128 1024 390 500 103936 14.7677 6.81347 65.2831 207.143 294.166 294.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 360 0.001024 4096 90 2000 7168 2.70218 29.9368 103.791 136.472 136.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 6.4e-05 4096 135 1900 98304 186.174 55.5581 1171.47 1671.59 3084.98 3085.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 0.001024 4096 105 1900 4416 2.7152 37.2899 105.064 145.112 145.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.001024 512 430 1300 16256 0.369952 0.364544 13.186 13.237 27.2275 27.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 6.4e-05 4096 400 2000 262144 72.9278 55.617 2910.52 1676.93 4716.11 4716.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.001024 4096 180 850 13888 2.72016 53.0167 105.578 161.358 161.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 0.000512 2048 190 1500 37248 3.47984 120.361 104.806 228.69 228.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 3.2e-05 2048 270 1150 537600 101.085 55.9667 1829 1676.88 3663.09 3663.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 3.2e-05 4096 260 2500 515072 275.695 133.142 7822.58 3954.56 12186.3 12186.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 0.000128 1024 390 500 106496 14.7863 6.83008 81.4824 209.129 312.385 312.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 360 0.001024 4096 90 2000 7488 2.71942 66.3716 104.727 173.877 173.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 6.4e-05 4096 135 1900 98304 186.217 55.5479 763.329 1671.78 2677.06 2677.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 0.001024 4096 105 1900 4352 2.71238 23.7001 104.63 131.086 131.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.001024 512 430 1300 15872 0.367616 0.358752 8.33594 13.1012 22.2367 22.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 6.4e-05 4096 400 2000 262144 72.9476 55.5827 1890.79 1677.62 3697.05 3697.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.001024 4096 180 850 13824 2.72134 34.0966 105.573 142.436 142.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 0.000512 2048 190 1500 37120 3.47302 78.0759 104.621 186.214 186.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 3.2e-05 2048 270 1150 536576 101.221 55.965 1186.83 1678.88 3023.06 3023.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 3.2e-05 4096 260 2500 514048 276.549 133.395 5079.14 3951.52 9440.93 9441.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 0.000128 1024 390 500 106496 14.791 6.83133 53.6685 209.276 284.724 284.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 360 0.001024 4096 90 2000 7424 2.72586 43.7181 104.716 151.219 151.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 6.4e-05 4096 135 1900 92160 186.367 54.9417 609.957 1649.14 2500.6 2500.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 0.001024 4096 105 1900 4224 2.71046 20.353 104.233 127.34 127.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.001024 512 430 1300 15744 0.36864 0.362496 6.97952 13.1376 20.9182 20.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 6.4e-05 4096 400 2000 261120 72.9328 55.5933 1599.86 1673.7 3402.19 3402.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.001024 4096 180 850 13632 2.70854 28.871 105.681 137.306 137.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 0.000512 2048 190 1500 37056 3.47133 64.4006 104.559 172.474 172.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 3.2e-05 2048 270 1150 534528 101.346 55.9186 1004.32 1673.19 2834.93 2835.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 3.2e-05 4096 260 2500 513024 276.535 133.261 4308.42 3942.71 8661.25 8661.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 0.000128 1024 390 500 104448 14.6718 6.79728 44.4196 206.468 272.509 272.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 360 0.001024 4096 90 2000 7296 2.7177 36.3093 104.308 143.392 143.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 6.4e-05 4096 135 1900 98304 186.396 55.5549 580.356 1671.24 2493.74 2493.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 0.001024 4096 105 1900 4096 2.69926 16.7622 106.448 125.953 126.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.001024 512 430 1300 15360 0.36736 0.359744 5.7689 13.0097 19.576 19.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 6.4e-05 4096 400 2000 261120 72.8328 55.5455 1425.1 1671.1 3224.69 3224.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.001024 4096 180 850 13568 2.70701 26.3719 106.488 135.609 135.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 0.000512 2048 190 1500 36864 3.44954 55.9923 104.195 163.682 163.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 3.2e-05 2048 270 1150 532480 101.416 56.0076 890.18 1672.34 2720.11 2720.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 3.2e-05 4096 260 2500 512000 275.807 132.817 3840.52 3941.92 8191.39 8191.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 0.000128 1024 390 500 106496 14.8166 6.82893 53.5158 209.214 284.534 284.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 360 0.001024 4096 90 2000 7168 2.72886 31.6293 103.955 138.356 138.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 6.4e-05 4096 135 1900 99072 186.078 55.6271 1215.6 1668.54 3126.05 3126.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 0.001024 4096 105 1900 4464 2.73203 38.5757 106.244 147.594 147.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.001024 512 430 1300 16128 0.3688 0.362848 13.4871 13.2156 27.5089 27.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 6.4e-05 4096 400 2000 262080 73.0793 55.7075 2993.99 1674.56 4797.46 4797.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.001024 4096 180 850 13896 2.71565 53.9402 105.479 162.179 162.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 0.000512 2048 190 1500 37296 3.4857 127.059 104.846 235.438 235.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 3.2e-05 2048 270 1150 536832 101.537 56.1712 1862.69 1674.45 3695.03 3695.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 3.2e-05 4096 260 2500 513792 277.291 133.574 8030.13 3944.5 12385.8 12386.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 0.000128 1024 390 500 105984 14.8522 6.93558 82.5568 208.848 313.354 313.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 360 0.001024 4096 90 2000 7488 2.72589 68.5115 104.666 175.964 176.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 6.4e-05 4096 135 1900 96768 185.115 55.212 842.626 1658.46 2741.61 2741.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 0.001024 4096 105 1900 4320 2.71181 26.0073 104.565 133.327 133.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.001024 512 430 1300 15840 0.370048 0.359904 9.4792 13.1823 23.4594 23.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 6.4e-05 4096 400 2000 262080 72.9327 55.6561 2130.09 1677.15 3935.94 3936.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.001024 4096 180 850 13824 2.71661 38.1112 104.743 145.614 145.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 0.000512 2048 190 1500 37152 3.48128 90.4265 104.858 198.812 198.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 3.2e-05 2048 270 1150 536832 101.269 56.0538 1327.44 1676.59 3161.51 3161.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 3.2e-05 4096 260 2500 513792 276.684 133.54 5702.62 3947.56 10060.7 10061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 0.000128 1024 390 500 103680 14.8419 6.81987 58.2998 207.539 287.658 287.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 360 0.001024 4096 90 2000 7344 2.71123 46.9334 104.397 154.101 154.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 6.4e-05 4096 135 1900 96768 187.602 55.6571 696.181 1671.21 2610.85 2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 0.001024 4096 105 1900 4320 2.73059 23.1281 104.95 130.853 130.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.001024 512 430 1300 15552 0.367296 0.360224 7.85757 13.0374 21.692 21.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 6.4e-05 4096 400 2000 261792 73.1113 55.7105 1749.95 1676.08 3554.97 3555.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.001024 4096 180 850 13608 2.71178 31.3098 104 138.063 138.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 0.000512 2048 190 1500 37152 3.48461 74.8761 104.963 183.367 183.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 3.2e-05 2048 270 1150 532224 101.66 56.0353 1088.32 1672.66 2918.84 2918.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 3.2e-05 4096 260 2500 511488 277.62 133.319 4680.68 3935.96 9027.92 9028.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 0.000128 1024 390 500 103680 15.073 6.84317 48.6568 209.268 279.999 280.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 360 0.001024 4096 90 2000 7344 2.72794 40.5565 110.923 154.27 154.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 6.4e-05 4096 135 1900 92160 184.459 54.6345 630.593 1634.28 2504.17 2504.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 0.001024 4096 105 1900 4032 2.69568 19.7575 103.784 126.281 126.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.001024 512 430 1300 15552 0.368736 0.360544 7.46765 13.0844 21.3532 21.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 6.4e-05 4096 400 2000 261504 72.8805 55.5886 1651.94 1677.42 3457.95 3458.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.001024 4096 180 850 13536 2.7095 29.7444 106.045 138.543 138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 0.000512 2048 190 1500 36864 3.45907 70.4032 104.376 178.281 178.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 3.2e-05 2048 270 1150 534528 100.946 55.8468 1032.81 1670.48 2860.25 2860.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 3.2e-05 4096 260 2500 511488 276.424 133.109 4411.65 3940.53 8762.05 8762.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 0.000128 1024 390 500 101376 14.7042 6.77658 45.0986 204.674 271.414 271.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 360 0.001024 4096 90 2000 7200 2.71155 37.0306 104.38 144.183 144.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 6.4e-05 4096 135 1900 92160 190.014 55.6728 578.801 1670.67 2495.35 2495.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 0.001024 4096 105 1900 3960 2.69776 19.7632 103.715 126.22 126.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.001024 512 430 1300 15120 0.36784 0.355872 6.77597 12.9318 20.502 20.5742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 6.4e-05 4096 400 2000 260640 73.0883 55.6548 1503.22 1670.94 3303.01 3303.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.001024 4096 180 850 13320 2.67709 28.3771 104.648 135.744 135.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 0.000512 2048 190 1500 36720 3.45226 64.3213 104.113 171.929 171.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 3.2e-05 2048 270 1150 529920 101.988 56.013 937.39 1671.26 2766.81 2766.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 3.2e-05 4096 260 2500 506880 280.688 135.628 4008.8 3965.41 8390.85 8391.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 0.000128 1024 390 500 103680 15.0755 6.84403 54.7656 209.278 286.118 286.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 360 0.001024 4096 90 2000 7200 2.7455 34.2794 104.695 141.762 141.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 6.4e-05 4096 135 1900 99840 186.184 55.6913 1183.1 1677.35 3102.53 3102.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 0.001024 4096 105 1900 4400 2.71917 36.8087 106.637 146.21 146.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.001024 512 430 1300 16160 0.36864 0.364128 13.2198 13.1827 27.2068 27.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 6.4e-05 4096 400 2000 262080 72.9595 55.6666 2895.09 1677.19 4701.03 4701.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.001024 4096 180 850 13920 2.72787 52.5252 105.853 161.149 161.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 0.000512 2048 190 1500 37280 3.48774 124.063 104.939 232.534 232.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 3.2e-05 2048 270 1150 537600 101.146 56.0898 1818.28 1677.06 3652.75 3652.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 3.2e-05 4096 260 2500 514560 276.181 133.392 7783.91 3947.67 12141.5 12141.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 0.000128 1024 390 500 107520 14.8061 6.84538 81.9689 209.944 313.725 313.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 360 0.001024 4096 90 2000 7440 2.71661 65.7486 104.563 173.088 173.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 6.4e-05 4096 135 1900 97280 187.787 55.6073 793.848 1677.81 2715.25 2715.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 0.001024 4096 105 1900 4320 2.7137 26.012 105.578 134.348 134.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.001024 512 430 1300 16000 0.369248 0.360448 9.10787 13.1277 23.037 23.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 6.4e-05 4096 400 2000 261760 72.8334 55.5897 1980.94 1678.15 3787.63 3787.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.001024 4096 180 850 13760 2.71677 36.2211 104.489 143.469 143.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 0.000512 2048 190 1500 37120 3.472 84.8565 104.731 193.105 193.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 3.2e-05 2048 270 1150 537600 100.992 55.9999 1245.34 1679.18 3081.67 3081.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 3.2e-05 4096 260 2500 514560 275.677 133.325 5315.74 3946.42 9671.5 9671.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 0.000128 1024 390 500 104960 14.5907 6.80186 55.1117 206.537 283.194 283.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 360 0.001024 4096 90 2000 7360 2.71565 45.782 104.567 153.122 153.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 6.4e-05 4096 135 1900 92160 186.49 55.034 640.843 1649.4 2531.96 2532.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 0.001024 4096 105 1900 4080 2.69315 20.7155 103.704 127.159 127.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.001024 512 430 1300 15840 0.369376 0.362496 7.62752 13.1729 21.6034 21.6808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 6.4e-05 4096 400 2000 261120 72.9454 55.6586 1694.08 1675.5 3498.29 3498.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.001024 4096 180 850 13680 2.71949 31.4848 104.401 138.646 138.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 0.000512 2048 190 1500 36960 3.4624 71.8688 104.431 179.805 179.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 3.2e-05 2048 270 1150 533760 101.244 55.9368 1053.82 1672.07 2883.23 2883.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 3.2e-05 4096 260 2500 510720 277.178 133.358 4565.65 3937.09 8913.61 8913.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 0.000128 1024 390 500 103680 14.7265 6.81165 46.7155 206.472 274.884 275.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 360 0.001024 4096 90 2000 7200 2.70765 37.6419 104.054 144.464 144.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 6.4e-05 4096 135 1900 92160 186.497 54.9842 591.55 1650.98 2484.21 2484.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 0.001024 4096 105 1900 4160 2.71674 20.5049 104.648 127.912 127.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.001024 512 430 1300 16000 0.371008 0.363104 7.4199 13.2378 21.4638 21.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 6.4e-05 4096 400 2000 259840 72.8808 55.5396 1541.66 1671.41 3341.6 3341.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.001024 4096 180 850 13440 2.69795 28.4952 105.14 136.376 136.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 0.000512 2048 190 1500 36800 3.45834 66.1062 104.284 173.89 173.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 3.2e-05 2048 270 1150 537600 101.077 56.0243 978.858 1677.45 2813.56 2813.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 3.2e-05 4096 260 2500 512000 278.493 135.118 4173.86 3961.34 8549.13 8549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 0.000128 1024 390 500 102400 14.8476 6.80269 43.3385 206.719 271.862 271.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 360 0.001024 4096 90 2000 7040 2.70336 34.6214 103.692 141.075 141.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 6.4e-05 4096 135 1900 89600 187.957 55.0348 554.6 1650.02 2447.81 2447.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 0.001024 4096 105 1900 4000 2.70941 18.3915 104.131 125.274 125.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.001024 512 430 1300 15200 0.360736 0.350208 6.58851 12.746 20.1163 20.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 6.4e-05 4096 400 2000 260800 73.1137 55.6667 1490.65 1675.76 3295.3 3295.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.001024 4096 180 850 13600 2.7281 28.3197 105.752 136.842 136.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 0.000512 2048 190 1500 36800 3.46704 63.8951 104.416 171.82 171.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 3.2e-05 2048 270 1150 531200 101.252 55.7548 930.767 1666.03 2753.96 2754.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 3.2e-05 4096 260 2500 505600 279.337 135.129 3992.45 3957.77 8365.02 8365.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 0.000128 1024 390 500 102400 14.8834 6.80925 41.0663 206.665 269.582 269.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 360 0.001024 4096 90 2000 6800 2.67878 31.6416 102.752 137.13 137.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 440 6.4e-05 4096 135 1920 108544 182.345 55.6111 1764.5 1691.9 3694.56 3694.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 350 0.001024 4096 105 1920 4352 2.73408 51.2587 108.022 162.059 162.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.001024 512 430 1320 16192 0.374304 0.37184 11.0006 13.3358 25.1495 25.2254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1510 6.4e-05 4096 400 1980 262528 72.9047 55.5789 2742.5 1692.48 4563.6 4563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 760 0.001024 4096 180 840 14016 2.7296 42.2929 106.408 151.475 151.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1950 0.000512 2048 190 1500 37312 3.49677 98.9846 105.827 208.352 208.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1350 3.2e-05 2048 270 1140 536064 101.394 56.0401 1612.82 1691.79 3462.22 3462.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 3.2e-05 4096 260 2460 513024 277 133.747 6247.48 3990.21 10648.8 10649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1180 0.000128 1024 390 480 107520 14.7936 6.82931 104.852 211.7 338.335 338.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 360 0.001024 4096 90 2040 7296 2.73155 52.9595 105.746 161.482 161.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 6.4e-05 4096 135 1920 106496 182.797 55.5535 1680.69 1671.6 3590.84 3591.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 350 0.001024 4096 105 1920 4288 2.72592 50.4668 105.271 158.51 158.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.001024 512 430 1320 16128 0.371488 0.36912 7.21501 13.2415 21.2675 21.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1510 6.4e-05 4096 400 1980 262400 73.2815 55.6093 4205.57 1676.92 6011.53 6011.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 760 0.001024 4096 180 840 13952 2.72454 27.5555 107.967 138.29 138.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1950 0.000512 2048 190 1500 37248 3.49795 65.0051 104.802 173.348 173.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1350 3.2e-05 2048 270 1140 535552 101.528 55.9815 1163.11 1676.84 2997.62 2997.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1150 3.2e-05 4096 260 2460 513024 277.399 133.764 4076.68 3953.15 8441.32 8441.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1180 0.000128 1024 390 480 106496 14.8439 6.83008 102.914 209.134 333.884 334.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 360 0.001024 4096 90 2040 7232 2.72384 34.6985 104.636 142.101 142.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 6.4e-05 4096 135 1920 104448 182.937 55.3475 1630.91 1666.11 3535.51 3535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 350 0.001024 4096 105 1920 4224 2.71974 48.4192 105.675 156.856 156.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.001024 512 430 1320 16128 0.372608 0.362944 5.86397 13.2141 19.8837 19.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1510 6.4e-05 4096 400 1980 262272 73.0724 55.5815 4192.51 1676.25 5997.54 5997.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 760 0.001024 4096 180 840 13920 2.72486 22.6055 109.029 134.4 134.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1950 0.000512 2048 190 1500 37248 3.50675 53.0364 113.404 169.991 170.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1350 3.2e-05 2048 270 1140 534528 101.369 55.9186 1005.44 1689.84 2852.81 2852.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1150 3.2e-05 4096 260 2460 511488 278.013 133.749 10781.9 3958.15 15152.2 15152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1180 0.000128 1024 390 480 105984 14.8129 6.81891 103.198 216.505 341.649 341.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 360 0.001024 4096 90 2040 7200 2.72845 28.2911 104.63 135.694 135.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 6.4e-05 4096 135 1920 106496 182.976 55.5438 1748 1671.73 3658.45 3658.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 350 0.001024 4096 105 1920 4224 2.72752 49.8008 104.788 157.361 157.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1550 0.001024 512 430 1320 15872 0.370624 0.36736 5.25194 13.1067 19.1671 19.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1510 6.4e-05 4096 400 1980 262144 73.2274 55.5811 4202.35 1677.07 6008.36 6008.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 760 0.001024 4096 180 840 13824 2.71114 70.6711 107.973 181.4 181.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1950 0.000512 2048 190 1500 37120 3.47312 45.6605 104.624 153.802 153.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 3.2e-05 2048 270 1140 534528 102.281 56.0001 2570.84 1676.92 4406.21 4406.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1150 3.2e-05 4096 260 2460 512000 278.844 134.129 10751.6 3958.87 15123.8 15124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1180 0.000128 1024 390 480 106496 14.8504 6.82768 103.43 209.248 334.514 334.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 360 0.001024 4096 90 2040 7168 2.72589 89.2205 104.624 196.612 196.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 6.4e-05 4096 135 1920 108800 182.623 55.7167 1424.48 1677 3340.01 3340.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 0.001024 4096 105 1920 4320 2.72454 40.3791 104.843 147.989 148.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.001024 512 430 1320 16160 0.371296 0.364544 14.3301 13.2161 28.3577 28.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 6.4e-05 4096 400 1980 262400 73.1161 55.7191 3620.81 1677.4 5427.16 5427.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 760 0.001024 4096 180 840 14000 2.72589 57.6963 104.771 165.235 165.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1950 0.000512 2048 190 1500 37320 3.48784 137.174 104.933 245.637 245.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 3.2e-05 2048 270 1140 536320 101.575 56.1391 2022.12 1676.74 3856.75 3856.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 3.2e-05 4096 260 2460 512640 278.321 134.094 8463.18 3964.96 12840.9 12841.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1180 0.000128 1024 390 480 107520 14.8118 6.84646 103.697 209.784 335.297 335.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 360 0.001024 4096 90 2040 7280 2.72739 71.9418 104.765 179.477 179.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 6.4e-05 4096 135 1920 107520 182.709 55.6974 2421.42 1675.7 4335.72 4335.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 350 0.001024 4096 105 1920 4240 2.72026 24.718 106.519 134.002 134.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.001024 512 430 1320 16000 0.36864 0.36096 9.19165 13.1659 23.1588 23.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1510 6.4e-05 4096 400 1980 262400 72.9521 55.679 2812.03 1675.54 4616.32 4616.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 760 0.001024 4096 180 840 13920 2.72336 35.6122 106.393 144.772 144.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1950 0.000512 2048 190 1500 37280 3.4857 85.2378 104.848 193.632 193.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 3.2e-05 2048 270 1140 536320 101.393 56.0472 1440.11 1675.35 3273.08 3273.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 3.2e-05 4096 260 2460 512000 277.983 134.382 5245.98 3982.02 9640.72 9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1180 0.000128 1024 390 480 107520 14.7914 6.84077 79.2686 209.65 310.709 310.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 360 0.001024 4096 90 2040 7200 2.71994 44.5005 104.458 151.724 151.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 6.4e-05 4096 135 1920 107520 182.643 55.6443 2397.07 1670.54 4306.1 4306.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 350 0.001024 4096 105 1920 4200 2.72179 20.4653 106.033 129.265 129.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.001024 512 430 1320 15840 0.36688 0.362208 7.4297 13.1099 21.3419 21.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1510 6.4e-05 4096 400 1980 262080 73.1228 55.7053 2525.44 1675.54 4329.92 4330.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 760 0.001024 4096 180 840 13920 2.72794 29.1799 107.793 139.744 139.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1950 0.000512 2048 190 1500 37200 3.48358 69.3491 104.825 177.72 177.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 3.2e-05 2048 270 1140 535680 101.653 56.0878 1193.91 1675.29 3027.12 3027.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1150 3.2e-05 4096 260 2460 510720 278.57 134.349 4292.17 3972.41 8677.83 8678.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1180 0.000128 1024 390 480 105600 14.8966 6.84125 66.6185 209.035 297.549 297.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 360 0.001024 4096 90 2040 7200 2.72966 36.2493 104.765 143.788 143.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 6.4e-05 4096 135 1920 107520 182.355 55.627 2379.99 1676.06 4294.23 4294.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 350 0.001024 4096 105 1920 4160 2.71814 72.9608 105.512 181.234 181.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.001024 512 430 1320 15680 0.368448 0.362496 6.36154 13.1155 20.2788 20.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1510 6.4e-05 4096 400 1980 262400 72.8603 55.5918 6032.5 1677.33 7838.42 7838.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 760 0.001024 4096 180 840 13760 2.70976 24.5729 104.03 131.356 131.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1950 0.000512 2048 190 1500 37120 3.49306 58.9187 104.621 167.076 167.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1350 3.2e-05 2048 270 1140 535040 101.273 56.0759 1202.05 1689.44 3049.02 3049.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1150 3.2e-05 4096 260 2460 512000 277.384 134.274 3642.68 3966.55 8021.21 8021.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1180 0.000128 1024 390 480 104960 14.5888 6.80352 136.603 206.43 364.584 364.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 360 0.001024 4096 90 2040 7040 2.71453 29.7614 104.02 136.54 136.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 6.4e-05 4096 135 1920 107520 182.453 55.6677 1292.82 1673.32 3204.46 3204.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 0.001024 4096 105 1920 4320 2.72842 37.4006 105.513 145.687 145.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.001024 512 430 1320 16128 0.36864 0.362496 13.2121 13.1784 27.1943 27.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 6.4e-05 4096 400 1980 262464 72.9101 55.6483 2923.41 1676.12 4728.21 4728.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.001024 4096 180 840 14016 2.72794 53.0166 104.827 160.613 160.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 0.000512 2048 190 1500 37296 3.48397 125.465 104.817 233.811 233.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 3.2e-05 2048 270 1140 536064 101.362 56.1599 1854.55 1675.01 3687.25 3687.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 3.2e-05 4096 260 2460 512256 277.363 133.929 7761.93 3954.03 12127.6 12127.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 0.000128 1024 390 480 106752 14.8143 6.84237 86.4911 209.307 317.611 317.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 360 0.001024 4096 90 2040 7296 2.74778 66.0746 104.819 173.687 173.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 6.4e-05 4096 135 1920 104448 182.579 55.3549 789.474 1665.14 2692.75 2692.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 0.001024 4096 105 1920 4224 2.71347 22.6904 105.57 131.017 131.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.001024 512 430 1320 16128 0.37088 0.362496 8.80694 13.207 22.8193 22.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 6.4e-05 4096 400 1980 262272 72.8132 55.5909 2366.53 1675.97 4171.01 4171.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 0.001024 4096 180 840 13920 2.71933 32.9462 106.57 142.277 142.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 0.000512 2048 190 1500 37248 3.48298 79.006 104.866 187.397 187.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 3.2e-05 2048 270 1140 534528 101.213 55.9139 1158.99 1675.06 2991.34 2991.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 3.2e-05 4096 260 2460 511488 276.959 133.764 4864.32 3951.54 9226.91 9227.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 0.000128 1024 390 480 105984 14.7381 6.81984 61.2411 208.404 291.362 291.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 360 0.001024 4096 90 2040 7200 2.74262 41.6951 104.561 149.042 149.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 6.4e-05 4096 135 1920 101376 183.477 55.206 631.113 1657.12 2527.11 2527.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 0.001024 4096 105 1920 4176 2.7127 18.4668 104.554 125.776 125.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.001024 512 430 1320 15840 0.368 0.36224 7.07318 13.1711 21.0457 21.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 6.4e-05 4096 400 1980 262080 72.9758 55.6503 2095.61 1675.51 3899.86 3899.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 760 0.001024 4096 180 840 13824 2.71216 27.084 105.359 135.199 135.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1950 0.000512 2048 190 1500 37152 3.4809 64.6801 104.687 172.892 172.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 3.2e-05 2048 270 1140 534528 101.486 56.1583 953.259 1675.34 2786.42 2786.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 3.2e-05 4096 260 2460 511488 277.894 134.401 4011.28 3958.61 8382.53 8382.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1180 0.000128 1024 390 480 103680 14.8506 6.82298 56.495 207.44 285.764 285.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 360 0.001024 4096 90 2040 7200 2.72586 33.3558 104.816 140.944 141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 6.4e-05 4096 135 1920 98304 183.373 54.9387 554.315 1650.31 2443.13 2443.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 350 0.001024 4096 105 1920 4032 2.70131 15.963 104.122 122.83 122.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.001024 512 430 1320 15744 0.368608 0.362112 6.3631 13.1482 20.3115 20.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1510 6.4e-05 4096 400 1980 261888 72.9031 55.5827 2150.74 1675.37 3954.71 3954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 760 0.001024 4096 180 840 13824 2.72387 24.5619 107.688 135.018 135.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1950 0.000512 2048 190 1500 37056 3.47136 58.0685 104.632 166.214 166.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 3.2e-05 2048 270 1140 534528 101.362 55.9016 1038.58 1676.54 2872.55 2872.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 3.2e-05 4096 260 2460 509952 278.235 134.457 3609.8 3960.19 7983.01 7983.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1180 0.000128 1024 390 480 104448 14.6569 6.79731 58.3856 206.557 286.553 286.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 360 0.001024 4096 90 2040 7104 2.72554 30.9125 104.634 138.313 138.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 6.4e-05 4096 135 1920 99840 183.359 55.0093 1909.47 1650.55 3798.59 3798.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 350 0.001024 4096 105 1920 4080 2.72522 13.7934 104.63 121.19 121.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.001024 512 430 1320 15840 0.36864 0.364128 5.57622 13.1771 19.5583 19.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1510 6.4e-05 4096 400 1980 262080 72.9129 55.6545 2013.9 1676.16 3818.73 3818.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 760 0.001024 4096 180 840 13680 2.71514 20.7625 106.841 130.364 130.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1950 0.000512 2048 190 1500 36960 3.46154 50.438 104.498 158.441 158.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 3.2e-05 2048 270 1140 533760 101.255 55.9108 927.764 1670.4 2755.5 2755.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1150 3.2e-05 4096 260 2460 506880 279.187 134.959 3107.96 3962.75 7485.18 7485.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1180 0.000128 1024 390 480 103680 14.7222 6.80432 54.6886 206.682 283.054 283.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 360 0.001024 4096 90 2040 6960 2.7177 25.7996 104.118 132.679 132.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 6.4e-05 4096 135 1920 107520 182.885 55.7281 1240.42 1674.43 3153.66 3153.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 0.001024 4096 105 1920 4312 2.73018 36.1397 106.651 145.564 145.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.001024 512 430 1320 16128 0.368384 0.362976 12.9667 13.1764 26.9458 27.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 6.4e-05 4096 400 1980 262304 73.1043 55.7069 2800.76 1676.69 4606.37 4606.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.001024 4096 180 840 14000 2.72794 50.7308 108.745 162.245 162.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 0.000512 2048 190 1500 37296 3.49184 119.636 104.918 228.088 228.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 3.2e-05 2048 270 1140 535808 101.693 56.2612 1770.5 1676.56 3605.19 3605.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 3.2e-05 4096 260 2460 512512 278.39 134.096 7448.53 3957.35 11818.7 11819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 0.000128 1024 390 480 106624 14.8644 6.84742 74.5967 210.578 307.043 307.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 360 0.001024 4096 90 2040 7280 2.72589 63.489 104.858 171.133 171.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 6.4e-05 4096 135 1920 107520 182.373 55.6676 791.297 1672.78 2702.32 2702.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 0.001024 4096 105 1920 4256 2.7177 22.2868 104.773 129.821 129.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.001024 512 430 1320 15904 0.369152 0.360928 8.21002 13.1231 22.1346 22.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 6.4e-05 4096 400 1980 262080 72.9567 55.6668 1781.69 1675.22 3585.64 3585.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.001024 4096 180 840 13888 2.71334 32.3195 104.441 139.515 139.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 0.000512 2048 190 1500 37184 3.48205 76.1999 104.649 184.375 184.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 3.2e-05 2048 270 1140 534016 101.529 56.062 1120.93 1672.41 2951.1 2951.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 3.2e-05 4096 260 2460 510720 278.115 133.972 4723.53 3955.18 9091.14 9091.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 0.000128 1024 390 480 105728 14.9034 6.83827 47.7846 209.439 279.121 279.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 360 0.001024 4096 90 2040 7168 2.71693 39.6268 104.438 146.836 146.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 6.4e-05 4096 135 1920 107520 182.713 55.7338 669.594 1673.08 2581.32 2581.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 0.001024 4096 105 1920 4200 2.72355 18.4809 105.469 126.719 126.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.001024 512 430 1320 15792 0.368224 0.361792 6.95901 13.0868 20.8464 20.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 6.4e-05 4096 400 1980 261408 73.211 55.7404 1503.5 1673.06 3305.62 3305.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.001024 4096 180 840 13776 2.71408 26.7705 104.884 134.412 134.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1950 0.000512 2048 190 1500 37128 3.47469 64.1748 104.646 172.34 172.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 3.2e-05 2048 270 1140 534912 101.648 56.2258 948.052 1672.48 2778.56 2778.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 3.2e-05 4096 260 2460 510720 278.838 134.643 3986.55 3951.34 8351.72 8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 0.000128 1024 390 480 104832 15.0386 6.83702 51.5887 209.392 283.018 283.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 360 0.001024 4096 90 2040 7056 2.72637 32.4055 104.135 139.311 139.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 6.4e-05 4096 135 1920 100352 183.11 55.0644 551.255 1654.82 2444.44 2444.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 0.001024 4096 105 1920 4032 2.70653 16.0993 104.349 123.197 123.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.001024 512 430 1320 15680 0.371808 0.362784 5.99798 13.208 20.0107 20.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 6.4e-05 4096 400 1980 261632 72.8634 55.6015 1855.95 1673.89 3658.42 3658.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 0.001024 4096 180 840 13664 2.7095 23.4591 103.883 130.095 130.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 0.000512 2048 190 1500 36960 3.46317 55.8091 104.387 163.702 163.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 3.2e-05 2048 270 1140 534016 101.347 55.9472 832.471 1673.3 2663.23 2663.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 3.2e-05 4096 260 2460 508928 278.254 134.631 3490.39 3963.24 7866.84 7867.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 0.000128 1024 390 480 103936 14.8554 6.80755 46.6364 207.208 275.763 275.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 360 0.001024 4096 90 2040 6944 2.72304 28.5471 103.874 135.188 135.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 6.4e-05 4096 135 1920 98560 182.514 54.7277 482.959 1635.64 2356.04 2356.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 350 0.001024 4096 105 1920 3920 2.70179 14.1285 103.897 120.772 120.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.001024 512 430 1320 15680 0.36912 0.362272 5.57478 13.0907 19.4682 19.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 6.4e-05 4096 400 1980 260960 73.1607 55.6974 1723.36 1671.51 3523.85 3523.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 760 0.001024 4096 180 840 13720 2.71635 22.1778 104.463 129.401 129.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1950 0.000512 2048 190 1500 36960 3.46752 49.7708 104.593 157.878 157.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 3.2e-05 2048 270 1140 533120 101.694 56.0213 739.529 1670.78 2568.18 2568.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 3.2e-05 4096 260 2460 510720 278.341 133.896 3131.85 3943.91 7488.34 7488.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1180 0.000128 1024 390 480 103040 14.6544 6.80282 52.6846 204.875 279.173 279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 360 0.001024 4096 90 2040 7000 2.72003 25.9916 104.46 133.217 133.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 6.4e-05 4096 135 1920 106496 182.487 55.5438 1169.38 1671.94 3079.55 3079.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 0.001024 4096 105 1920 4288 2.71824 33.8772 106.333 142.974 143.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.001024 512 430 1320 16128 0.370976 0.364544 12.1881 13.2362 26.2326 26.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 6.4e-05 4096 400 1980 262400 72.8983 55.5786 2667.36 1677.8 4473.75 4473.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.001024 4096 180 840 13952 2.72179 47.6834 106.636 157.084 157.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 0.000512 2048 190 1500 37248 3.47574 108.875 104.815 217.209 217.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 3.2e-05 2048 270 1140 535552 101.343 56.0171 1683.92 1692.34 3533.78 3533.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 3.2e-05 4096 260 2460 513024 277.234 133.748 7086.18 3963.03 11460.5 11460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 0.000128 1024 390 480 106496 14.766 6.82678 71.6213 213.585 306.958 307.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 360 0.001024 4096 90 2040 7232 2.72794 60.2438 104.648 167.677 167.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 6.4e-05 4096 135 1920 106496 182.435 55.558 801.079 1672.13 2711.4 2711.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 0.001024 4096 105 1920 4224 2.71571 22.7639 106.287 131.81 131.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.001024 512 430 1320 15872 0.36864 0.360032 8.00106 13.1056 21.9077 21.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 6.4e-05 4096 400 1980 262144 72.9211 55.593 1824.93 1677.49 3631.04 3631.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.001024 4096 180 840 13824 2.70966 33.28 105.244 141.277 141.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 0.000512 2048 190 1500 37120 3.4681 72.5082 104.643 180.664 180.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 3.2e-05 2048 270 1140 534528 101.426 56.2547 1150.86 1677.4 2986.1 2986.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 3.2e-05 4096 260 2460 512000 277.665 134.161 4850.02 3962.52 9224.69 9224.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 0.000128 1024 390 480 106496 14.7833 6.83318 49.1252 209.244 280.143 280.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 360 0.001024 4096 90 2040 7168 2.72358 40.1306 104.647 147.562 147.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 6.4e-05 4096 135 1920 98304 183.352 54.9646 616.857 1648.94 2504.31 2504.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 0.001024 4096 105 1920 4032 2.70701 17.8852 104.036 124.673 124.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.001024 512 430 1320 15744 0.36736 0.36064 6.65862 13.1381 20.5967 20.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 6.4e-05 4096 400 1980 261888 72.9189 55.6028 1512.43 1673.53 3314.6 3314.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.001024 4096 180 840 13824 2.71981 27.2051 106.347 136.317 136.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1950 0.000512 2048 190 1500 37056 3.46682 59.817 104.55 167.877 167.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 3.2e-05 2048 270 1140 534528 101.355 55.9397 956.279 1674.8 2788.53 2788.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 3.2e-05 4096 260 2460 509952 278.144 134.495 4013.36 3961.15 8387.48 8387.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 0.000128 1024 390 480 104448 14.662 6.79539 39.4667 206.379 267.463 267.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 360 0.001024 4096 90 2040 7104 2.72592 33.915 104.55 141.251 141.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 6.4e-05 4096 135 1920 106496 182.466 55.5633 620.411 1672.64 2531.28 2531.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 0.001024 4096 105 1920 4096 2.71578 17.481 106.32 126.561 126.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.001024 512 430 1320 15360 0.365184 0.357952 5.86899 13.0185 19.683 19.7595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 6.4e-05 4096 400 1980 261120 72.8429 55.5462 1396.47 1672.48 3197.46 3197.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.001024 4096 180 840 13568 2.69693 24.5023 105.179 132.42 132.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 0.000512 2048 190 1500 36864 3.45146 52.9254 104.285 160.706 160.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 3.2e-05 2048 270 1140 532480 101.444 55.8464 882.958 1671.8 2712.21 2712.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 3.2e-05 4096 260 2460 507904 278.113 134.203 3707.58 3960.72 8080.97 8081.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 0.000128 1024 390 480 106496 14.8146 6.83219 47.9679 209.45 279.227 279.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 360 0.001024 4096 90 2040 6912 2.73283 30.7978 108.31 141.889 141.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 6.4e-05 4096 135 1920 102400 181.857 54.9685 547.507 1651.02 2435.55 2435.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 0.001024 4096 105 1920 3840 2.69312 15.1286 103.78 121.644 121.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.001024 512 430 1320 15360 0.3712 0.36336 5.2847 13.2383 19.3309 19.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 6.4e-05 4096 400 1980 261120 72.8043 55.5421 1747.02 1671.66 3547.15 3547.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.001024 4096 180 840 13440 2.688 22.9493 105.025 130.705 130.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 0.000512 2048 190 1500 36800 3.45702 49.348 104.286 157.133 157.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 3.2e-05 2048 270 1140 532480 101.843 56.0845 805.95 1677.56 2641.61 2641.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 3.2e-05 4096 260 2460 512000 278.538 135.133 3399.04 3963.56 7776.6 7776.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 0.000128 1024 390 480 102400 14.8717 6.80141 43.3675 206.729 271.924 272.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 360 0.001024 4096 90 2040 6720 2.70662 27.7463 103.262 133.759 133.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 440 6.4e-05 4096 135 1920 106496 183.383 55.6013 1707.43 1676.91 3623.53 3623.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 350 0.001024 4096 105 1920 4352 2.72941 50.2996 108.149 161.221 161.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.001024 512 430 1280 16192 0.369504 0.370688 10.5118 13.2194 24.5397 24.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1510 6.4e-05 4096 400 1984 261632 72.9316 55.5909 2703.06 1677.57 4509.27 4509.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 760 0.001024 4096 180 832 14080 2.73053 41.4366 110.943 155.154 155.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1950 0.000512 2048 190 1472 37344 3.50176 95.8628 104.891 204.3 204.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1350 3.2e-05 2048 270 1152 537088 101.247 56.1132 1589.48 1676.98 3423.99 3424.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1150 3.2e-05 4096 260 2496 511488 277.676 134.344 6192.17 3967.19 10571.7 10572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1180 0.000128 1024 390 512 103936 15.0908 6.82598 105.282 209.835 337.193 337.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 360 0.001024 4096 90 2048 7264 2.73408 52.0068 104.894 159.677 159.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 6.4e-05 4096 135 1920 104448 184.006 55.5479 1630.56 1670.16 3540.47 3540.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 350 0.001024 4096 105 1920 4288 2.72384 48.8094 106.224 157.799 157.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.001024 512 430 1280 16128 0.370784 0.364352 6.69664 13.2261 20.7283 20.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1510 6.4e-05 4096 400 1984 261376 73.1978 55.5864 4114.68 1676.23 5919.82 5919.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 760 0.001024 4096 180 832 14016 2.72614 26.6934 109.63 139.092 139.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1950 0.000512 2048 190 1472 37312 3.50413 61.8148 104.801 170.163 170.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1350 3.2e-05 2048 270 1152 536576 101.412 55.9534 1125.65 1675.5 2958.67 2958.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1150 3.2e-05 4096 260 2496 510976 278.282 134.548 4005.59 3960.9 8379.66 8379.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1180 0.000128 1024 390 512 103424 15.082 6.82598 103.816 208.948 334.832 334.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 360 0.001024 4096 90 2048 7232 2.73114 34.0352 104.802 141.61 141.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 6.4e-05 4096 135 1920 104448 182.891 55.3656 1610.6 1664.79 3513.86 3514.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 350 0.001024 4096 105 1920 4224 2.71734 48.8509 104.54 156.151 156.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.001024 512 430 1280 16128 0.372736 0.370688 5.82854 13.2116 19.8564 19.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1510 6.4e-05 4096 400 1984 261120 73.0706 55.6006 4109.19 1674.91 5912.91 5913.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 760 0.001024 4096 180 832 14016 2.73021 22.1814 107.811 132.769 132.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1950 0.000512 2048 190 1472 37248 3.50141 51.3005 104.714 159.559 159.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1350 3.2e-05 2048 270 1152 536064 101.185 56.0297 980.392 1672.8 2810.58 2810.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1150 3.2e-05 4096 260 2496 509952 279.019 134.434 10634 3962.49 15010.3 15010.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1180 0.000128 1024 390 512 102912 15.0546 6.82474 103.705 208.391 334.143 334.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 360 0.001024 4096 90 2048 7200 2.73242 28.1375 104.802 135.717 135.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 6.4e-05 4096 135 1920 102400 184.677 55.5665 1660.29 1671.93 3572.68 3572.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 350 0.001024 4096 105 1920 4224 2.72592 49.3207 106.434 158.528 158.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1550 0.001024 512 430 1280 15872 0.371904 0.368192 5.0263 13.1103 18.9479 19.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1510 6.4e-05 4096 400 1984 261120 73.2868 55.5812 4105.37 1677.27 5911.64 5911.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 760 0.001024 4096 180 832 13952 2.7217 70.8998 108.318 181.986 182.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1950 0.000512 2048 190 1472 37248 3.47693 44.2641 104.892 152.676 152.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 3.2e-05 2048 270 1152 536576 102.163 55.9799 2497.1 1677.07 4332.49 4332.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1150 3.2e-05 4096 260 2496 509952 280.033 135.029 10610.3 3970.33 14996 14996.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1180 0.000128 1024 390 512 102400 15.175 6.82598 103.023 209.295 334.471 334.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 360 0.001024 4096 90 2048 7168 2.73469 24.492 104.897 132.166 132.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 6.4e-05 4096 135 1920 106240 183.732 55.7053 1352.07 1675.57 3267.28 3267.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 350 0.001024 4096 105 1920 4320 2.72986 39.14 106.009 147.921 147.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.001024 512 430 1280 16160 0.371904 0.362496 13.5147 13.2014 27.5197 27.5926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 6.4e-05 4096 400 1984 261440 73.2166 55.7238 3457.21 1675.54 5261.81 5261.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 760 0.001024 4096 180 832 14080 2.73216 55.3836 105.771 163.927 163.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1950 0.000512 2048 190 1472 37360 3.48237 129.285 104.869 237.679 237.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 3.2e-05 2048 270 1152 536960 101.411 56.1292 1960.85 1675.64 3794.19 3794.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 3.2e-05 4096 260 2496 511360 278.708 134.608 8230.46 3960.7 12604.8 12605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1180 0.000128 1024 390 512 103680 15.101 7.37088 101.666 209.69 333.982 334.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 360 0.001024 4096 90 2048 7240 2.72384 70.0948 104.718 177.581 177.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 6.4e-05 4096 135 1920 104960 183.735 55.6921 815.507 1677.33 2732.47 2732.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 350 0.001024 4096 105 1920 4240 2.71405 23.7897 105.523 132.071 132.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.001024 512 430 1280 16000 0.369536 0.362496 8.58438 13.1828 22.5752 22.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1510 6.4e-05 4096 400 1984 261440 72.9895 55.6716 2625.34 1677.24 4431.36 4431.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 760 0.001024 4096 180 832 14000 2.71974 33.7285 106.15 142.639 142.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1950 0.000512 2048 190 1472 37280 3.47981 78.8374 104.858 187.22 187.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 3.2e-05 2048 270 1152 536320 101.406 56.0347 1361.77 1677.18 3196.56 3196.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 3.2e-05 4096 260 2496 510720 278.568 134.943 4983.24 3974.65 9371.72 9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1180 0.000128 1024 390 512 103680 15.0562 6.83862 77.6207 209.942 309.616 309.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 360 0.001024 4096 90 2048 7200 2.7303 42.6582 104.819 150.252 150.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 6.4e-05 4096 135 1920 103680 184.109 55.6276 2192.69 1669.12 4101.75 4101.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 350 0.001024 4096 105 1920 4200 2.71974 19.757 105.944 128.464 128.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.001024 512 430 1280 15840 0.367616 0.360448 6.9297 13.0912 20.8186 20.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1510 6.4e-05 4096 400 1984 261120 73.1482 55.7139 2398.74 1674.11 4201.82 4201.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 760 0.001024 4096 180 832 13920 2.71814 28.414 105.67 136.847 136.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1950 0.000512 2048 190 1472 37200 3.4696 64.9886 104.651 173.153 173.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 3.2e-05 2048 270 1152 535680 101.649 56.0749 1140.49 1673.97 2972.35 2972.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1150 3.2e-05 4096 260 2496 510720 278.568 134.345 4135.72 3964.55 8513.52 8513.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1180 0.000128 1024 390 512 101760 15.1757 6.84048 65.1711 208.855 296.202 296.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 360 0.001024 4096 90 2048 7080 2.72381 34.5723 104.289 141.629 141.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 440 6.4e-05 4096 135 1920 102400 184.708 55.6114 2165.94 1677.32 4083.78 4083.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 350 0.001024 4096 105 1920 4160 2.7177 65.9302 105.588 174.281 174.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.001024 512 430 1280 15680 0.368832 0.36112 6.0703 13.1267 19.9984 20.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1510 6.4e-05 4096 400 1984 261120 72.9477 55.5906 2219.78 1677.16 4025.61 4025.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 760 0.001024 4096 180 832 13920 2.7177 23.9977 104.689 131.446 131.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1950 0.000512 2048 190 1472 37120 3.49606 56.0582 104.704 164.305 164.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1350 3.2e-05 2048 270 1152 535040 101.263 56.023 1146.46 1676.94 2980.86 2981.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1150 3.2e-05 4096 260 2496 509440 278.909 135.46 3546.15 3974.93 7935.78 7936.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1180 0.000128 1024 390 512 99840 15.0074 6.83411 133.34 206.475 361.816 361.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 360 0.001024 4096 90 2048 7040 2.71475 29.4382 104.358 136.553 136.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 6.4e-05 4096 135 1920 96000 185.05 55.0468 1965.78 1650.36 3856.44 3856.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 350 0.001024 4096 105 1920 4000 2.70554 64.6042 103.99 171.343 171.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.001024 512 430 1280 15600 0.372 0.363552 5.37744 13.1586 19.3416 19.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1510 6.4e-05 4096 400 1984 260800 73.2365 55.7001 5511.1 1675.98 7316.14 7316.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 760 0.001024 4096 180 832 13800 2.7177 22.5646 106.632 131.957 132.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1950 0.000512 2048 190 1472 37200 3.50426 51.0587 104.955 159.563 159.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1350 3.2e-05 2048 270 1152 534400 101.805 56.066 1079.56 1680.02 2917.61 2917.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1150 3.2e-05 4096 260 2496 508800 280.232 135.662 3246.43 3970.63 7633.28 7633.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1180 0.000128 1024 390 512 99200 15.1225 6.81165 142.855 206.677 371.619 371.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 360 0.001024 4096 90 2048 7000 2.71357 27.1632 104.377 134.296 134.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 6.4e-05 4096 135 1920 105984 183.317 55.6709 1243.74 1673.03 3155.96 3156.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 0.001024 4096 105 1920 4320 2.72522 35.8932 104.801 143.464 143.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.001024 512 430 1280 16128 0.36864 0.36336 12.5201 13.1708 26.4976 26.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 6.4e-05 4096 400 1984 261504 72.9667 55.6491 2821.41 1675.76 4625.9 4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.001024 4096 180 832 14064 2.73203 51.1652 106.769 160.71 160.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1950 0.000512 2048 190 1472 37344 3.48762 119.263 104.851 227.649 227.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 3.2e-05 2048 270 1152 536832 101.3 56.0868 1810.29 1678.13 3645.97 3646.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 3.2e-05 4096 260 2496 510720 278.209 134.638 7565.36 3961.06 11939.6 11939.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 0.000128 1024 390 512 103680 15.0614 6.83827 85.9877 209.366 317.409 317.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 360 0.001024 4096 90 2048 7248 2.75091 64.6479 104.807 172.25 172.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 6.4e-05 4096 135 1920 104448 182.592 55.3587 764.743 1667.69 2670.59 2670.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 0.001024 4096 105 1920 4224 2.71034 22.1839 104.629 129.567 129.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.001024 512 430 1280 16128 0.36912 0.361664 8.32752 13.2136 22.3434 22.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 6.4e-05 4096 400 1984 261120 72.8781 55.5954 2249.84 1676.65 4055.08 4055.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 0.001024 4096 180 832 14016 2.73389 31.5287 107.98 142.286 142.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 0.000512 2048 190 1472 37248 3.48269 75.0261 104.898 183.448 183.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 3.2e-05 2048 270 1152 536064 101.018 55.9651 1134.3 1674.22 2965.66 2965.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 3.2e-05 4096 260 2496 509952 277.775 134.424 4733.83 3958.98 9105.35 9105.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 0.000128 1024 390 512 102912 14.982 6.82326 60.5913 208.57 291.123 291.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 360 0.001024 4096 90 2048 7200 2.75184 40.4829 104.891 148.169 148.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 6.4e-05 4096 135 1920 101376 183.396 55.2097 614.495 1657.11 2510.4 2510.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 0.001024 4096 105 1920 4176 2.71315 17.5905 104.556 124.902 124.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.001024 512 430 1280 15840 0.36896 0.362496 6.73152 13.1671 20.6992 20.7729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 6.4e-05 4096 400 1984 260928 73.0348 55.6483 1998.2 1676.05 3803.05 3803.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 760 0.001024 4096 180 832 13968 2.73114 26.4827 104.878 134.134 134.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1950 0.000512 2048 190 1472 37152 3.47933 61.5072 104.594 169.626 169.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 3.2e-05 2048 270 1152 536832 101.209 56.0824 931.484 1677.67 2766.6 2766.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 3.2e-05 4096 260 2496 509184 279.213 135.38 3896.11 3971.39 8282.43 8282.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1180 0.000128 1024 390 512 101376 15.026 6.81846 56.4376 207.352 285.788 285.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 360 0.001024 4096 90 2048 7056 2.71635 32.8105 104.292 139.861 139.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 6.4e-05 4096 135 1920 98304 183.35 54.943 530.258 1649.17 2417.92 2418.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 350 0.001024 4096 105 1920 4032 2.7001 16.468 104.045 123.256 123.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.001024 512 430 1280 15744 0.370432 0.360448 6.04534 13.14 19.9856 20.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1510 6.4e-05 4096 400 1984 260352 73.005 55.5991 2030.18 1673.73 3832.64 3832.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 760 0.001024 4096 180 832 13824 2.71696 23.0669 107.967 133.792 133.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1950 0.000512 2048 190 1472 37056 3.47002 54.4543 104.473 162.441 162.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 3.2e-05 2048 270 1152 534528 101.426 55.9309 982.419 1673.24 2813.19 2813.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 3.2e-05 4096 260 2496 509952 278.245 134.527 3443.91 3957.73 7814.73 7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1180 0.000128 1024 390 512 101376 14.912 6.8016 57.8904 206.412 286.174 286.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 360 0.001024 4096 90 2048 7104 2.7272 29.6428 104.825 137.238 137.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 6.4e-05 4096 135 1920 99840 183.349 55.0031 1825.21 1650.58 3714.34 3714.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 350 0.001024 4096 105 1920 4080 2.72579 14.1658 106.427 123.361 123.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.001024 512 430 1280 15840 0.36992 0.362272 5.28006 13.1809 19.2646 19.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1510 6.4e-05 4096 400 1984 261120 72.9709 55.6628 1921.52 1676.86 3727.12 3727.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 760 0.001024 4096 180 832 13680 2.70256 19.5622 107.991 130.298 130.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1950 0.000512 2048 190 1472 36960 3.45914 48.1198 104.423 156.044 156.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 3.2e-05 2048 270 1152 533760 101.285 55.8912 890.417 1673.69 2721.44 2721.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1150 3.2e-05 4096 260 2496 506880 279.253 134.922 3025.43 3960.68 7400.62 7400.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1180 0.000128 1024 390 512 99840 15.0388 6.80954 53.6933 206.622 282.322 282.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 360 0.001024 4096 90 2048 6960 2.71238 24.7409 104.379 131.877 131.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 6.4e-05 4096 135 1920 105728 183.935 55.72 1168.97 1673.33 3082.16 3082.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 0.001024 4096 105 1920 4312 2.72957 33.6466 107.618 144.039 144.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.001024 512 430 1280 16128 0.36976 0.361088 12.0577 13.1648 26.0256 26.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 6.4e-05 4096 400 1984 261408 73.156 55.7143 2650.45 1675.37 4454.81 4454.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.001024 4096 180 832 14056 2.72774 47.4878 104.803 155.061 155.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 0.000512 2048 190 1472 37296 3.47955 112.023 104.752 220.298 220.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 3.2e-05 2048 270 1152 536704 101.472 56.1902 1696.54 1675.25 3529.62 3529.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 3.2e-05 4096 260 2496 510720 279.162 134.825 7104.21 3964.46 11483 11483.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 0.000128 1024 390 512 103936 15.078 6.84246 74.0845 209.428 305.593 305.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 360 0.001024 4096 90 2048 7224 2.72269 60.3525 104.733 167.869 167.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 6.4e-05 4096 135 1920 103936 183.923 55.6724 736.103 1674.64 2650.54 2650.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 0.001024 4096 105 1920 4256 2.71974 21.2316 104.891 128.884 128.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.001024 512 430 1280 15904 0.367808 0.361728 7.69942 13.146 21.6445 21.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 6.4e-05 4096 400 1984 261184 73.0235 55.6668 1700.06 1677.75 3506.62 3506.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.001024 4096 180 832 14000 2.72998 30.3875 105.813 138.974 139.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 0.000512 2048 190 1472 37184 3.47546 70.9821 104.681 179.182 179.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 3.2e-05 2048 270 1152 535808 101.268 56.0031 1083.77 1675.95 2917.16 2917.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 3.2e-05 4096 260 2496 508928 278.857 134.739 4544.03 3968.42 8926.38 8926.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 0.000128 1024 390 512 103936 15.0429 6.84166 48.019 209.54 279.601 279.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 360 0.001024 4096 90 2048 7168 2.72384 38.6284 104.809 146.22 146.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 6.4e-05 4096 135 1920 102144 185.188 55.7402 614.193 1674.91 2530.23 2530.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 0.001024 4096 105 1920 4200 2.71994 18.8884 104.891 126.544 126.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.001024 512 430 1280 15792 0.370176 0.36048 6.48448 13.1009 20.3875 20.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 6.4e-05 4096 400 1984 260736 73.2022 55.7363 1436.24 1674.9 3240.19 3240.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.001024 4096 180 832 13944 2.72861 25.7504 105.613 134.136 134.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 0.000512 2048 190 1472 37128 3.46874 60.1006 104.678 168.294 168.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 3.2e-05 2048 270 1152 534912 101.646 56.0945 914.767 1674.33 2747 2747.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 3.2e-05 4096 260 2496 508032 280.8 135.825 3839.01 3970.12 8226.09 8226.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 0.000128 1024 390 512 102144 15.2279 6.8456 51.3078 209.676 283.222 283.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 360 0.001024 4096 90 2048 7056 2.74176 31.6334 104.507 138.925 138.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 6.4e-05 4096 135 1920 100352 183.1 55.073 531.067 1655.72 2425.15 2425.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 0.001024 4096 105 1920 4032 2.70592 14.6708 104.398 121.819 121.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.001024 512 430 1280 15680 0.371808 0.362688 5.66694 13.2141 19.6857 19.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 6.4e-05 4096 400 1984 260736 72.916 55.598 1759.25 1674.81 3562.68 3562.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 0.001024 4096 180 832 13888 2.73488 22.2925 106.807 131.877 131.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 0.000512 2048 190 1472 36960 3.45645 52.2546 104.362 160.117 160.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 3.2e-05 2048 270 1152 534016 101.352 56.3939 805.261 1674.22 2637.4 2637.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 3.2e-05 4096 260 2496 508928 278.299 134.671 3379.67 3970.23 7763.2 7763.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 0.000128 1024 390 512 100352 15.0416 6.81747 45.6506 207.259 274.927 275.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 360 0.001024 4096 90 2048 6944 2.72918 27.438 104.192 134.401 134.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 6.4e-05 4096 135 1920 98560 182.458 54.7444 471.252 1637.2 2345.85 2346.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 0.001024 4096 105 1920 3920 2.70662 14.2936 103.995 121.037 121.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.001024 512 430 1280 15680 0.36992 0.3608 5.1712 13.1019 19.0745 19.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 6.4e-05 4096 400 1984 259840 73.2204 55.6974 1637.7 1673.56 3440.29 3440.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 760 0.001024 4096 180 832 13720 2.71565 20.7004 106.201 129.658 129.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1950 0.000512 2048 190 1472 36960 3.46752 46.6568 104.538 154.706 154.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 3.2e-05 2048 270 1152 533120 101.711 56.0292 720.14 1674.08 2552.12 2552.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 3.2e-05 4096 260 2496 506240 281.275 135.834 3027.13 3978.03 7422.61 7422.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1180 0.000128 1024 390 512 98560 15.0172 6.79875 45.5064 205.064 272.544 272.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 360 0.001024 4096 90 2048 7000 2.73398 24.4501 104.817 132.046 132.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 6.4e-05 4096 135 1920 104448 183.678 55.5523 1147.27 1670.17 3056.88 3057.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 0.001024 4096 105 1920 4288 2.7263 33.5731 104.704 141.048 141.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.001024 512 430 1280 16128 0.370688 0.36368 11.8561 13.2239 25.885 25.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 6.4e-05 4096 400 1984 261376 72.9458 55.6032 2639.53 1675.35 4443.55 4443.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.001024 4096 180 832 14016 2.71565 47.0982 104.612 154.469 154.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 0.000512 2048 190 1472 37312 3.47888 107.043 104.794 215.36 215.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 3.2e-05 2048 270 1152 536576 101.27 56.0132 1690.91 1675.33 3523.69 3523.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 3.2e-05 4096 260 2496 510976 278.217 134.609 7080.07 3970.53 11463.8 11464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 0.000128 1024 390 512 103424 15.0266 6.83344 73.4738 209.02 304.51 304.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 360 0.001024 4096 90 2048 7232 2.7336 60.3382 104.79 167.924 167.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 6.4e-05 4096 135 1920 102400 184.218 55.556 762.025 1670.26 2672.26 2672.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 0.001024 4096 105 1920 4224 2.71616 22.3928 104.816 129.97 130.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.001024 512 430 1280 15872 0.366592 0.360448 7.60394 13.0927 21.4937 21.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 6.4e-05 4096 400 1984 261120 73.0115 55.585 1781.62 1676.29 3586.61 3586.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.001024 4096 180 832 13952 2.71974 31.9533 104.598 139.313 139.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 0.000512 2048 190 1472 37248 3.4841 69.6435 104.786 177.956 178.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 3.2e-05 2048 270 1152 536576 101.23 56.0127 1140.71 1677.92 2976.04 2976.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 3.2e-05 4096 260 2496 509952 278.876 135.046 4779.85 3966.49 9160.6 9160.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 0.000128 1024 390 512 102400 15.1009 6.82845 49.406 209.144 280.639 280.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 360 0.001024 4096 90 2048 7168 2.72749 40.532 104.786 148.102 148.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 6.4e-05 4096 135 1920 98304 183.403 54.9868 607.087 1665.03 2510.7 2510.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 0.001024 4096 105 1920 4032 2.70746 18.2989 105.05 126.097 126.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.001024 512 430 1280 15744 0.369824 0.362176 6.40397 13.2637 20.4705 20.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 6.4e-05 4096 400 1984 260352 72.9854 55.5932 1470.41 1689.86 3288.96 3289.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.001024 4096 180 832 13824 2.71424 26.4466 106.039 135.244 135.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 0.000512 2048 190 1472 37056 3.46461 57.0637 105.482 166.052 166.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 3.2e-05 2048 270 1152 534528 101.347 55.9452 943.099 1689.43 2789.99 2790.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 3.2e-05 4096 260 2496 509952 278.317 134.501 3970.26 3999.67 8383.07 8383.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 0.000128 1024 390 512 101376 14.9194 6.7999 40.4665 208.402 270.743 270.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 360 0.001024 4096 90 2048 7104 2.72605 33.4528 105.83 142.067 142.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 6.4e-05 4096 135 1920 98304 186.424 55.5725 560.292 1671.15 2473.64 2473.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 0.001024 4096 105 1920 4096 2.71565 17.8965 104.714 125.367 125.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.001024 512 430 1280 15360 0.366592 0.3584 5.50179 13.0076 19.3064 19.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 6.4e-05 4096 400 1984 260096 72.901 55.5461 1353.48 1671 3153.04 3153.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.001024 4096 180 832 13824 2.71942 25.4202 104.612 132.794 132.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 0.000512 2048 190 1472 37120 3.48381 51.5252 104.8 159.852 159.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 3.2e-05 2048 270 1152 532480 101.43 56.0067 865.847 1670.34 2693.78 2693.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 3.2e-05 4096 260 2496 507904 278.175 134.205 3647.74 3957.25 8017.7 8017.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 0.000128 1024 390 512 102400 15.1303 6.82909 38.3402 209.262 269.717 269.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 360 0.001024 4096 90 2048 6912 2.71395 29.655 104.119 136.545 136.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 6.4e-05 4096 135 1920 92160 186.537 54.9847 487.195 1649.66 2378.57 2378.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 0.001024 4096 105 1920 3840 2.69533 15.818 103.685 122.243 122.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.001024 512 430 1280 15360 0.372512 0.363456 5.17123 13.2283 19.2075 19.2821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 6.4e-05 4096 400 1984 259840 72.9484 55.5336 1243.86 1670.09 3042.56 3042.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.001024 4096 180 832 13760 2.71949 24.0249 104.619 131.409 131.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 0.000512 2048 190 1472 36800 3.45062 46.5633 104.118 154.175 154.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 3.2e-05 2048 270 1152 532480 101.89 56.0008 798.124 1676.11 2632.29 2632.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 3.2e-05 4096 260 2496 506880 282.215 136.239 3355.64 3985.61 7760.04 7760.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 0.000128 1024 390 512 97280 15.2338 6.80346 42.9131 206.559 271.67 271.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 360 0.001024 4096 90 2048 6720 2.71462 26.4016 103.432 132.591 132.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 6.4e-05 4096 135 1920 98304 183.414 54.9864 495.243 1651.53 2385.37 2385.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 0.001024 4096 105 1920 3840 2.70173 15.0424 104.126 121.915 121.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.001024 512 430 1280 14592 0.360224 0.351808 4.72861 12.7637 18.2765 18.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 6.4e-05 4096 400 1984 259584 73.2949 55.5814 1633.5 1676.85 3439.35 3439.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 760 0.001024 4096 180 832 13440 2.68691 21.4161 104.384 128.532 128.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1950 0.000512 2048 190 1472 36864 3.46317 43.0946 104.558 151.161 151.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 3.2e-05 2048 270 1152 528384 101.435 55.759 754.436 1670.08 2581.88 2582.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 3.2e-05 4096 260 2496 503808 280.659 135.379 3165.66 3967.02 7549.04 7549.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 0.000128 1024 390 512 98304 15.1594 6.80755 42.3481 206.843 271.32 271.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 360 0.001024 4096 90 2048 6912 2.74835 26.9952 104.906 134.693 134.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 6.4e-05 4096 135 1920 80384 195.512 55.6651 1478.54 1676.65 3406.56 3406.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 0.001024 4096 105 1920 4368 2.73702 56.1914 108.717 167.69 167.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1550 0.001024 512 430 1280 16000 0.37376 0.373472 10.4842 13.2252 24.5268 24.5991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1510 6.4e-05 4096 400 2048 261120 73.3101 55.6787 4494.57 1677.18 6300.85 6300.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.001024 4096 180 896 13696 2.72621 78.9962 109.058 190.825 190.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1950 0.000512 2048 190 1536 37312 3.49344 99.5287 104.945 208.011 208.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 3.2e-05 2048 270 1152 534272 102.376 56.1502 2812.28 1681.65 4652.63 4652.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1150 3.2e-05 4096 260 2560 507136 282.919 136.292 11828 3986.62 16234.2 16234.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1180 0.000128 1024 390 512 94976 15.8734 6.89152 106.858 209.81 339.587 339.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 360 0.001024 4096 90 2048 7280 2.74016 95.1583 104.882 202.824 202.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 440 6.4e-05 4096 135 1920 79872 195.129 55.5974 1378.92 1675.54 3305.39 3305.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 350 0.001024 4096 105 1920 4352 2.72998 52.7584 106.869 162.401 162.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.001024 512 430 1280 15936 0.370816 0.36864 11.5116 13.2047 25.526 25.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1510 6.4e-05 4096 400 2048 261120 72.9829 55.5852 2996.79 1676.06 4801.55 4801.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 760 0.001024 4096 180 896 13664 2.7288 47.6547 106.252 156.68 156.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1950 0.000512 2048 190 1536 37280 3.50899 111.942 104.829 220.325 220.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1350 3.2e-05 2048 270 1152 534016 101.478 55.9639 1804.68 1675.31 3637.61 3637.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1150 3.2e-05 4096 260 2560 506880 281.666 136.141 6980.95 3984.9 11384 11384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1180 0.000128 1024 390 512 94720 15.8314 6.83008 107.471 214.417 344.709 344.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 360 0.001024 4096 90 2048 7264 2.72448 58.282 104.805 165.857 165.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 440 6.4e-05 4096 135 1920 77824 195.912 55.5479 1299.21 1670.37 3221.23 3221.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 350 0.001024 4096 105 1920 4288 2.71773 51.8129 105.33 159.907 159.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.001024 512 430 1280 15872 0.37168 0.3672 7.93658 13.2303 21.9781 22.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1510 6.4e-05 4096 400 2048 260864 73.0637 55.5952 2260.16 1676.4 4065.35 4065.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 760 0.001024 4096 180 896 13632 2.7321 30.9228 104.799 138.498 138.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1950 0.000512 2048 190 1536 37248 3.51466 72.5606 104.837 180.956 181.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1350 3.2e-05 2048 270 1152 533504 101.72 56.0047 1275.79 1679.15 3112.82 3112.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1150 3.2e-05 4096 260 2560 506880 281.884 136.162 4501.14 3983.32 8902.84 8903.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1180 0.000128 1024 390 512 94208 15.8256 6.83402 106.504 215.746 345.068 345.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 360 0.001024 4096 90 2048 7232 2.72794 37.5322 104.815 145.119 145.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 440 6.4e-05 4096 135 1920 76800 195.193 55.3535 1267.37 1664.52 3182.64 3182.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 350 0.001024 4096 105 1920 4224 2.72022 50.892 104.515 158.17 158.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.001024 512 430 1280 15744 0.3712 0.369088 6.5592 13.2015 20.5755 20.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1510 6.4e-05 4096 400 2048 260736 73.11 55.5982 4404.17 1674.66 6207.66 6207.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 760 0.001024 4096 180 896 13536 2.7177 25.897 105.75 134.407 134.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1950 0.000512 2048 190 1536 37152 3.50096 59.3533 104.635 167.533 167.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1350 3.2e-05 2048 270 1152 532992 101.458 55.9988 1107.3 1672.42 2937.34 2937.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1150 3.2e-05 4096 260 2560 505344 281.676 136.067 3713.15 3979.63 8110.84 8111.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1180 0.000128 1024 390 512 93696 15.7891 6.83008 106.627 208.26 337.662 337.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 360 0.001024 4096 90 2048 7200 2.72704 30.362 104.781 137.913 137.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 440 6.4e-05 4096 135 1920 77824 196.169 55.5557 1278.17 1670.35 3200.45 3200.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 350 0.001024 4096 105 1920 4224 2.71974 51.0404 106.217 160.019 160.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.001024 512 430 1280 15616 0.374784 0.36864 5.67347 13.0964 19.5844 19.6537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1510 6.4e-05 4096 400 2048 260608 73.317 55.5971 4395.95 1675.67 6200.65 6200.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 760 0.001024 4096 180 896 13568 2.72806 22.672 109.246 134.687 134.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1950 0.000512 2048 190 1536 37120 3.49594 53.2669 104.638 161.444 161.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1350 3.2e-05 2048 270 1152 532480 101.871 56.0086 1027.78 1675.48 2861.3 2861.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1150 3.2e-05 4096 260 2560 505856 282.734 136.311 3336.29 3988.66 7744.32 7744.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1180 0.000128 1024 390 512 94208 15.8568 6.82803 106.161 209.027 338.036 338.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 360 0.001024 4096 90 2048 7168 2.73555 28.1375 104.798 135.714 135.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 440 6.4e-05 4096 135 1920 76800 197.604 55.6083 1255.7 1677.67 3186.77 3186.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 350 0.001024 4096 105 1920 4160 2.7136 49.4316 108.746 160.933 160.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.001024 512 430 1280 15680 0.36864 0.370048 5.56067 13.1256 19.4971 19.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1510 6.4e-05 4096 400 2048 260480 73.2343 55.5855 4394.39 1677.31 6200.63 6200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 760 0.001024 4096 180 896 13440 2.71565 21.3154 109.618 133.691 133.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1950 0.000512 2048 190 1536 37120 3.49222 48.1688 104.823 156.527 156.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1350 3.2e-05 2048 270 1152 532480 101.792 55.976 968.094 1677.06 2803.08 2803.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1150 3.2e-05 4096 260 2560 506880 282.138 136.116 10698.2 3986.86 15103.7 15104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1180 0.000128 1024 390 512 92160 15.6793 6.80976 104.011 206.569 333.224 333.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 360 0.001024 4096 90 2048 7040 2.71549 25.4648 104.367 132.593 132.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 440 6.4e-05 4096 135 1920 73728 194.485 54.9371 1203.32 1648.95 3101.89 3102.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 350 0.001024 4096 105 1920 4032 2.71213 48.95 104.03 155.736 155.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.001024 512 430 1280 15360 0.36944 0.367904 4.75786 13.1423 18.7105 18.7843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1510 6.4e-05 4096 400 2048 260352 73.1961 55.5895 4386.52 1674.09 6189.53 6189.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 760 0.001024 4096 180 896 13440 2.72141 20.7593 109.841 133.366 133.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1950 0.000512 2048 190 1536 37056 3.49178 45.5264 104.743 153.806 153.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1350 3.2e-05 2048 270 1152 531456 101.872 55.9937 919.636 1673 2750.67 2750.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1150 3.2e-05 4096 260 2560 503808 284.124 136.388 11299.5 3993.72 15714.1 15714.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1180 0.000128 1024 390 512 92160 15.7077 6.80346 102.549 206.383 331.602 331.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 360 0.001024 4096 90 2048 7104 2.73043 23.042 104.805 130.622 130.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 440 6.4e-05 4096 135 1920 71680 196.674 55.0739 1235.3 1655.8 3143.04 3143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 350 0.001024 4096 105 1920 4032 2.7177 48.2022 104.276 155.24 155.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1550 0.001024 512 430 1280 15680 0.374112 0.363488 4.72963 13.2544 18.7908 18.8641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1510 6.4e-05 4096 400 2048 259840 73.253 55.5959 4383.77 1674.89 6187.64 6187.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 760 0.001024 4096 180 896 13440 2.7208 76.7816 106.739 186.285 186.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1950 0.000512 2048 190 1536 36960 3.46704 42.5738 104.561 150.645 150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1350 3.2e-05 2048 270 1152 530432 102.474 56.0237 2738.41 1674.3 4571.37 4571.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1150 3.2e-05 4096 260 2560 505344 282.438 136.092 11364.4 3984.71 15768 15768.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1180 0.000128 1024 390 512 89600 15.9792 6.81046 97.7736 207.261 327.981 328.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 360 0.001024 4096 90 2048 6944 2.71974 22.743 104.198 129.704 129.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 440 6.4e-05 4096 135 1920 73728 198.988 55.5738 1263.2 1671.5 3189.46 3189.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 350 0.001024 4096 105 1920 4096 2.72384 49.4778 105.282 157.528 157.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1550 0.001024 512 430 1280 15360 0.36864 0.363072 4.48288 13.015 18.2991 18.3758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1510 6.4e-05 4096 400 2048 259072 73.2207 55.5517 4364.98 1671.34 6165.22 6165.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 760 0.001024 4096 180 896 13312 2.71274 76.3614 105.943 185.06 185.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1950 0.000512 2048 190 1536 36864 3.4561 40.238 104.328 148.064 148.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 3.2e-05 2048 270 1152 528384 102.741 55.8992 2715.1 1676 4549.91 4550.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1150 3.2e-05 4096 260 2560 503808 282.894 135.946 11282.3 3980.04 15681.5 15681.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1180 0.000128 1024 390 512 94208 15.8648 6.84227 106.345 209.312 338.522 338.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 360 0.001024 4096 90 2048 6912 2.71987 21.4398 104.142 128.344 128.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 6.4e-05 4096 135 1920 100352 183.698 55.0807 1732.23 1654.59 3625.81 3625.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 0.001024 4096 105 1920 4032 2.71565 47.0173 105.232 155.006 155.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1550 0.001024 512 430 1320 15680 0.372736 0.376832 4.40576 13.2033 18.431 18.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1510 6.4e-05 4096 400 1980 261632 73.073 55.6155 4202.6 1673.66 6005.06 6005.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.001024 4096 180 840 13664 2.71021 69.6022 109.436 181.793 181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1950 0.000512 2048 190 1500 36960 3.46522 37.9513 104.38 145.84 145.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 3.2e-05 2048 270 1140 534016 102.135 55.9172 2579.92 1677.23 4415.37 4415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1150 3.2e-05 4096 260 2460 508928 279.655 134.634 11016.4 3962.55 15393.5 15393.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1180 0.000128 1024 390 480 103936 14.8455 6.816 100.866 207.199 329.885 330.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 360 0.001024 4096 90 2040 6944 2.71146 86.4277 103.866 193.046 193.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 6.4e-05 4096 135 1920 100352 183.628 55.0761 1711.15 1655.98 3606.03 3606.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 0.001024 4096 105 1920 4032 2.71974 47.4374 105.054 155.251 155.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1550 0.001024 512 430 1280 15680 0.371424 0.370208 4.16358 13.217 18.192 18.2647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1510 6.4e-05 4096 400 1984 260736 73.0997 55.6257 4106.71 1675.05 5910.6 5910.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.001024 4096 180 832 13888 2.7351 70.1547 109.904 182.836 182.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1950 0.000512 2048 190 1472 36960 3.45651 36.5364 104.378 144.414 144.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 3.2e-05 2048 270 1152 534016 102.348 55.9231 2502.78 1678.05 4339.26 4339.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1150 3.2e-05 4096 260 2496 508928 279.545 134.624 10902.4 3965.91 15282.8 15283.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1180 0.000128 1024 390 512 100352 15.1077 6.80973 101.259 207.379 330.71 330.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 360 0.001024 4096 90 2048 6944 2.71933 86.4265 104.208 193.396 193.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 6.4e-05 4096 135 1900 89600 187.321 54.7342 1544.53 1637.05 3423.84 3423.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 0.001024 4096 105 1900 4200 2.72998 48.8956 104.705 156.374 156.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1550 0.001024 512 430 1300 15680 0.370688 0.369024 4.37469 13.1015 18.2862 18.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1510 6.4e-05 4096 400 2000 260960 73.3959 55.7281 4216.82 1672.97 6019.02 6019.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.001024 4096 180 850 13720 2.72998 71.6165 111.354 185.741 185.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1950 0.000512 2048 190 1500 36960 3.46624 38.5659 104.618 146.693 146.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 3.2e-05 2048 270 1150 533120 102.51 56.0748 2573.21 1676.41 4408.37 4408.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1150 3.2e-05 4096 260 2500 510720 279.506 133.915 11195 3947.35 15556.1 15556.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1180 0.000128 1024 390 500 103040 14.7153 6.79936 108.915 205.049 335.635 335.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 360 0.001024 4096 90 2000 7280 2.72902 90.7923 104.776 198.34 198.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 6.4e-05 4096 135 1920 89600 187.389 54.7211 1546.06 1637.03 3425.41 3425.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 0.001024 4096 105 1920 3920 2.70746 46.3858 103.989 153.128 153.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1550 0.001024 512 430 1296 15680 0.371264 0.367232 4.32333 13.105 18.2398 18.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1510 6.4e-05 4096 400 1968 260960 73.4158 55.7379 4134.57 1672.95 5936.79 5936.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.001024 4096 180 816 13720 2.69811 67.5942 109.109 179.447 179.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1950 0.000512 2048 190 1488 36960 3.46659 37.9372 104.581 146.03 146.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 3.2e-05 2048 270 1152 533120 102.578 56.1011 2632.27 1672.22 4463.35 4463.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1150 3.2e-05 4096 260 2496 510720 279.547 133.892 11182.7 3950.59 15547 15547.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1180 0.000128 1024 390 480 103040 14.7142 6.80013 105.59 204.96 332.227 332.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 360 0.001024 4096 90 2016 7000 2.71453 82.45 103.784 188.992 189.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 6.4e-05 4096 135 1888 110592 182.222 55.5663 1851.04 1670.5 3759.54 3759.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 0.001024 4096 105 1888 4480 2.73152 49.3908 108.488 160.653 160.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1550 0.001024 512 430 1280 15872 0.370688 0.36928 4.7344 13.0971 18.6437 18.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1510 6.4e-05 4096 400 1984 263168 73.1 55.6178 4105.37 1676.37 5910.57 5910.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.001024 4096 180 832 13952 2.72534 69.5165 109.916 182.203 182.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1950 0.000512 2048 190 1472 37248 3.48365 42.761 104.807 151.096 151.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 3.2e-05 2048 270 1120 540672 101.888 56.0265 2475.8 1675.49 4309.38 4309.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1150 3.2e-05 4096 260 2464 514048 278.315 133.387 10878.4 3951.46 15241.9 15242.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1180 0.000128 1024 390 480 108544 14.7214 6.83344 105.826 209.117 336.662 336.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 360 0.001024 4096 90 2016 7296 2.7287 89.2679 104.461 196.504 196.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 6.4e-05 4096 135 1888 92160 186.492 54.9907 2172.47 1651.82 4065.99 4066.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 0.001024 4096 105 1888 3840 2.68902 63.709 103.284 169.726 169.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1550 0.001024 512 430 1280 14400 0.360224 0.352064 6.18621 12.703 19.6722 19.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1510 6.4e-05 4096 400 1984 261120 72.7922 55.5627 5717.34 1672.29 7518.1 7518.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.001024 4096 180 832 13440 2.70714 98.2386 104.836 205.827 205.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1950 0.000512 2048 190 1472 36480 3.43027 64.0226 103.772 171.272 171.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 3.2e-05 2048 270 1120 537600 100.672 55.8353 3544.25 1671.2 5372.14 5372.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1150 3.2e-05 4096 260 2464 506880 279.772 135.459 14733 3963.24 19111.9 19112.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1180 0.000128 1024 390 480 107520 14.4368 6.80144 142.084 207.003 370.484 370.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 360 0.001024 4096 90 2016 6720 2.69123 119.118 103.35 225.205 225.262
