# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Test Bench/random/test5.vhd" \

# Do not sort compile order
nosort
