Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Aug 21 17:12:54 2025
| Host         : ManavLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.229        0.000                      0                  326        0.148        0.000                      0                  326        3.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.229        0.000                      0                  326        0.148        0.000                      0                  326        3.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 5.322ns (71.771%)  route 2.093ns (28.229%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.803    12.815    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501    12.859    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[0]/C
                         clock pessimism              0.425    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X33Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.044    ELEVATION/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 5.322ns (71.771%)  route 2.093ns (28.229%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.803    12.815    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501    12.859    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[1]/C
                         clock pessimism              0.425    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X33Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.044    ELEVATION/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 5.322ns (71.771%)  route 2.093ns (28.229%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.803    12.815    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501    12.859    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[2]/C
                         clock pessimism              0.425    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X33Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.044    ELEVATION/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 5.322ns (71.771%)  route 2.093ns (28.229%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.803    12.815    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501    12.859    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  ELEVATION/pulse_counter_reg[3]/C
                         clock pessimism              0.425    13.284    
                         clock uncertainty           -0.035    13.249    
    SLICE_X33Y40         FDRE (Setup_fdre_C_CE)      -0.205    13.044    ELEVATION/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 AZIMUTH/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AZIMUTH/sig_out_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 5.322ns (75.164%)  route 1.759ns (24.836%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.762     5.396    AZIMUTH/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  AZIMUTH/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.405 r  AZIMUTH/pulse_clk_cycles/P[3]
                         net (fo=2, routed)           0.918    10.323    AZIMUTH/pulse_clk_cycles_n_102
    SLICE_X32Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.447 r  AZIMUTH/pulse_counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.447    AZIMUTH/pulse_counter1_carry_i_7_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.980 r  AZIMUTH/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.980    AZIMUTH/pulse_counter1_carry_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.097 r  AZIMUTH/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.097    AZIMUTH/pulse_counter1_carry__0_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.326 r  AZIMUTH/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.453    11.779    AZIMUTH/data0
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.310    12.089 r  AZIMUTH/sig_out_i_1/O
                         net (fo=1, routed)           0.387    12.476    AZIMUTH/sig_out_i_1_n_0
    SLICE_X31Y36         FDRE                                         r  AZIMUTH/sig_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497    12.855    AZIMUTH/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  AZIMUTH/sig_out_reg/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    12.782    AZIMUTH/sig_out_reg
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 5.322ns (72.983%)  route 1.970ns (27.017%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.680    12.692    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    12.860    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[4]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.045    ELEVATION/pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 5.322ns (72.983%)  route 1.970ns (27.017%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.680    12.692    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    12.860    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[5]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.045    ELEVATION/pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 5.322ns (72.983%)  route 1.970ns (27.017%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.680    12.692    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    12.860    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[6]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.045    ELEVATION/pulse_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 5.322ns (72.983%)  route 1.970ns (27.017%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.680    12.692    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    12.860    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  ELEVATION/pulse_counter_reg[7]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.045    ELEVATION/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 ELEVATION/pulse_clk_cycles/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 5.322ns (73.097%)  route 1.959ns (26.903%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.766     5.400    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.409 r  ELEVATION/pulse_clk_cycles/P[2]
                         net (fo=2, routed)           0.932    10.341    ELEVATION/pulse_clk_cycles_n_103
    SLICE_X34Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  ELEVATION/pulse_counter1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.465    ELEVATION/pulse_counter1_carry_i_7__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.998 r  ELEVATION/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.998    ELEVATION/pulse_counter1_carry_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.115 r  ELEVATION/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.115    ELEVATION/pulse_counter1_carry__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.344 f  ELEVATION/pulse_counter1_carry__1/CO[2]
                         net (fo=2, routed)           0.358    11.702    ELEVATION/pulse_counter1_carry__1_n_1
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.310    12.012 r  ELEVATION/pulse_counter[0]_i_1__0/O
                         net (fo=22, routed)          0.668    12.680    ELEVATION/pulse_counter[0]_i_1__0_n_0
    SLICE_X33Y42         FDRE                                         r  ELEVATION/pulse_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    12.860    ELEVATION/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  ELEVATION/pulse_counter_reg[10]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    13.045    ELEVATION/pulse_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.045    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UART_RX/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_clk_cycles/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.523%)  route 0.150ns (51.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X29Y41         FDRE                                         r  UART_RX/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART_RX/ready_reg/Q
                         net (fo=3, routed)           0.150     1.733    ELEVATION/ready
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.922     2.046    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
                         clock pessimism             -0.480     1.566    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.584    ELEVATION/pulse_clk_cycles
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART_RX/offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_RX/offset_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X29Y42         FDRE                                         r  UART_RX/offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART_RX/offset_reg[6]/Q
                         net (fo=7, routed)           0.110     1.693    UART_RX/offset_reg[6]
    SLICE_X28Y42         LUT5 (Prop_lut5_I3_O)        0.048     1.741 r  UART_RX/offset[8]_i_1/O
                         net (fo=1, routed)           0.000     1.741    UART_RX/plusOp__0[8]
    SLICE_X28Y42         FDRE                                         r  UART_RX/offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X28Y42         FDRE                                         r  UART_RX/offset_reg[8]/C
                         clock pessimism             -0.502     1.455    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.131     1.586    UART_RX/offset_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_RX/buff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AZIMUTH/pulse_clk_cycles/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.440    UART_RX/CLK
    SLICE_X33Y37         FDRE                                         r  UART_RX/buff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART_RX/buff_reg[17]/Q
                         net (fo=1, routed)           0.188     1.769    AZIMUTH/Q[4]
    DSP48_X1Y14          DSP48E1                                      r  AZIMUTH/pulse_clk_cycles/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.918     2.042    AZIMUTH/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  AZIMUTH/pulse_clk_cycles/CLK
                         clock pessimism             -0.499     1.543    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     1.609    AZIMUTH/pulse_clk_cycles
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UART_RX/offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_RX/offset_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X29Y42         FDRE                                         r  UART_RX/offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART_RX/offset_reg[6]/Q
                         net (fo=7, routed)           0.110     1.693    UART_RX/offset_reg[6]
    SLICE_X28Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.738 r  UART_RX/offset[7]_i_1/O
                         net (fo=1, routed)           0.000     1.738    UART_RX/plusOp__0[7]
    SLICE_X28Y42         FDRE                                         r  UART_RX/offset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X28Y42         FDRE                                         r  UART_RX/offset_reg[7]/C
                         clock pessimism             -0.502     1.455    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.120     1.575    UART_RX/offset_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART_RX/offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_RX/offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X29Y42         FDRE                                         r  UART_RX/offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART_RX/offset_reg[6]/Q
                         net (fo=7, routed)           0.114     1.697    UART_RX/offset_reg[6]
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  UART_RX/offset[9]_i_2/O
                         net (fo=1, routed)           0.000     1.742    UART_RX/plusOp__0[9]
    SLICE_X28Y42         FDRE                                         r  UART_RX/offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X28Y42         FDRE                                         r  UART_RX/offset_reg[9]/C
                         clock pessimism             -0.502     1.455    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.121     1.576    UART_RX/offset_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_RX/buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_clk_cycles/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.660%)  route 0.212ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X30Y41         FDRE                                         r  UART_RX/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  UART_RX/buff_reg[0]/Q
                         net (fo=1, routed)           0.212     1.818    ELEVATION/Q[0]
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.922     2.046    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
                         clock pessimism             -0.480     1.566    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.632    ELEVATION/pulse_clk_cycles
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_RX/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AZIMUTH/pulse_clk_cycles/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.660%)  route 0.212ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.561     1.439    UART_RX/CLK
    SLICE_X30Y36         FDRE                                         r  UART_RX/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  UART_RX/buff_reg[13]/Q
                         net (fo=1, routed)           0.212     1.815    AZIMUTH/Q[0]
    DSP48_X1Y14          DSP48E1                                      r  AZIMUTH/pulse_clk_cycles/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.918     2.042    AZIMUTH/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  AZIMUTH/pulse_clk_cycles/CLK
                         clock pessimism             -0.480     1.562    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.628    AZIMUTH/pulse_clk_cycles
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_RX/buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ELEVATION/pulse_clk_cycles/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.136%)  route 0.249ns (63.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X35Y40         FDRE                                         r  UART_RX/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART_RX/buff_reg[2]/Q
                         net (fo=1, routed)           0.249     1.832    ELEVATION/Q[2]
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.922     2.046    ELEVATION/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  ELEVATION/pulse_clk_cycles/CLK
                         clock pessimism             -0.480     1.566    
    DSP48_X1Y16          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     1.632    ELEVATION/pulse_clk_cycles
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_RX/mark_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_RX/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.442    UART_RX/CLK
    SLICE_X28Y41         FDRE                                         r  UART_RX/mark_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  UART_RX/mark_reg/Q
                         net (fo=5, routed)           0.105     1.711    UART_RX/mark
    SLICE_X29Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.756 r  UART_RX/ready_i_1/O
                         net (fo=1, routed)           0.000     1.756    UART_RX/ready_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  UART_RX/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X29Y41         FDRE                                         r  UART_RX/ready_reg/C
                         clock pessimism             -0.502     1.455    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.091     1.546    UART_RX/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UART_RX/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_RX/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     1.443    UART_RX/CLK
    SLICE_X29Y45         FDRE                                         r  UART_RX/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UART_RX/counter_reg[10]/Q
                         net (fo=2, routed)           0.117     1.701    UART_RX/counter_reg[10]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.746 r  UART_RX/counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.746    UART_RX/p_0_in__0[10]
    SLICE_X29Y45         FDRE                                         r  UART_RX/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.833     1.958    UART_RX/CLK
    SLICE_X29Y45         FDRE                                         r  UART_RX/counter_reg[10]/C
                         clock pessimism             -0.515     1.443    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.092     1.535    UART_RX/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y37    AZIMUTH/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y36    AZIMUTH/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y36    AZIMUTH/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y36    AZIMUTH/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y37    AZIMUTH/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y37    AZIMUTH/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y37    AZIMUTH/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y37    AZIMUTH/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y38    AZIMUTH/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y37    AZIMUTH/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y37    AZIMUTH/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y37    AZIMUTH/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y37    AZIMUTH/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y37    AZIMUTH/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y37    AZIMUTH/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y36    AZIMUTH/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y37    AZIMUTH/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y37    AZIMUTH/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AZIMUTH/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ck_io1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.425ns  (logic 4.062ns (63.217%)  route 2.363ns (36.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.672     5.306    AZIMUTH/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  AZIMUTH/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  AZIMUTH/sig_out_reg/Q
                         net (fo=1, routed)           2.363     8.126    ck_io1_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.606    11.732 r  ck_io1_OBUF_inst/O
                         net (fo=0)                   0.000    11.732    ck_io1
    U12                                                               r  ck_io1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ELEVATION/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ck_io2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 4.030ns (67.774%)  route 1.916ns (32.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.677     5.311    ELEVATION/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  ELEVATION/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ELEVATION/sig_out_reg/Q
                         net (fo=1, routed)           1.916     7.684    ck_io2_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.574    11.258 r  ck_io2_OBUF_inst/O
                         net (fo=0)                   0.000    11.258    ck_io2
    U13                                                               r  ck_io2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ELEVATION/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ck_io2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.416ns (74.863%)  route 0.475ns (25.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.565     1.443    ELEVATION/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  ELEVATION/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ELEVATION/sig_out_reg/Q
                         net (fo=1, routed)           0.475     2.059    ck_io2_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.275     3.334 r  ck_io2_OBUF_inst/O
                         net (fo=0)                   0.000     3.334    ck_io2
    U13                                                               r  ck_io2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AZIMUTH/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ck_io1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.447ns (67.984%)  route 0.681ns (32.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.561     1.439    AZIMUTH/clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  AZIMUTH/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  AZIMUTH/sig_out_reg/Q
                         net (fo=1, routed)           0.681     2.261    ck_io1_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.306     3.567 r  ck_io1_OBUF_inst/O
                         net (fo=0)                   0.000     3.567    ck_io1
    U12                                                               r  ck_io1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/mark_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 1.632ns (39.154%)  route 2.537ns (60.846%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.138     3.646    UART_RX/D[0]
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.124     3.770 r  UART_RX/mark_i_1/O
                         net (fo=1, routed)           0.399     4.169    UART_RX/mark3_out
    SLICE_X28Y41         FDRE                                         r  UART_RX/mark_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501     4.859    UART_RX/CLK
    SLICE_X28Y41         FDRE                                         r  UART_RX/mark_reg/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 1.508ns (37.277%)  route 2.538ns (62.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.538     4.047    UART_RX/D[0]
    SLICE_X32Y36         FDRE                                         r  UART_RX/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.498     4.856    UART_RX/CLK
    SLICE_X32Y36         FDRE                                         r  UART_RX/buff_reg[14]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.508ns (39.106%)  route 2.349ns (60.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.349     3.857    UART_RX/D[0]
    SLICE_X33Y36         FDRE                                         r  UART_RX/buff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.498     4.856    UART_RX/CLK
    SLICE_X33Y36         FDRE                                         r  UART_RX/buff_reg[19]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.632ns (43.517%)  route 2.119ns (56.483%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.119     3.627    UART_RX/D[0]
    SLICE_X29Y41         LUT4 (Prop_lut4_I2_O)        0.124     3.751 r  UART_RX/ready_i_1/O
                         net (fo=1, routed)           0.000     3.751    UART_RX/ready_i_1_n_0
    SLICE_X29Y41         FDRE                                         r  UART_RX/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501     4.859    UART_RX/CLK
    SLICE_X29Y41         FDRE                                         r  UART_RX/ready_reg/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.706ns  (logic 1.508ns (40.706%)  route 2.197ns (59.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.197     3.706    UART_RX/D[0]
    SLICE_X31Y35         FDRE                                         r  UART_RX/buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497     4.855    UART_RX/CLK
    SLICE_X31Y35         FDRE                                         r  UART_RX/buff_reg[15]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.566ns  (logic 1.508ns (42.302%)  route 2.057ns (57.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.057     3.566    UART_RX/D[0]
    SLICE_X30Y36         FDRE                                         r  UART_RX/buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497     4.855    UART_RX/CLK
    SLICE_X30Y36         FDRE                                         r  UART_RX/buff_reg[13]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.560ns  (logic 1.508ns (42.375%)  route 2.051ns (57.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.051     3.560    UART_RX/D[0]
    SLICE_X28Y40         FDRE                                         r  UART_RX/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.500     4.858    UART_RX/CLK
    SLICE_X28Y40         FDRE                                         r  UART_RX/buff_reg[8]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.552ns  (logic 1.508ns (42.464%)  route 2.044ns (57.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          2.044     3.552    UART_RX/D[0]
    SLICE_X29Y36         FDRE                                         r  UART_RX/buff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.497     4.855    UART_RX/CLK
    SLICE_X29Y36         FDRE                                         r  UART_RX/buff_reg[18]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 1.508ns (44.073%)  route 1.914ns (55.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          1.914     3.423    UART_RX/D[0]
    SLICE_X30Y41         FDRE                                         r  UART_RX/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.501     4.859    UART_RX/CLK
    SLICE_X30Y41         FDRE                                         r  UART_RX/buff_reg[0]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.406ns  (logic 1.508ns (44.285%)  route 1.898ns (55.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          1.898     3.406    UART_RX/D[0]
    SLICE_X30Y37         FDRE                                         r  UART_RX/buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.498     4.856    UART_RX/CLK
    SLICE_X30Y37         FDRE                                         r  UART_RX/buff_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.276ns (34.745%)  route 0.518ns (65.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.518     0.794    UART_RX/D[0]
    SLICE_X34Y39         FDRE                                         r  UART_RX/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X34Y39         FDRE                                         r  UART_RX/buff_reg[6]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.276ns (32.341%)  route 0.577ns (67.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.577     0.853    UART_RX/D[0]
    SLICE_X34Y41         FDRE                                         r  UART_RX/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.833     1.958    UART_RX/CLK
    SLICE_X34Y41         FDRE                                         r  UART_RX/buff_reg[4]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.276ns (31.965%)  route 0.587ns (68.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.587     0.863    UART_RX/D[0]
    SLICE_X33Y38         FDRE                                         r  UART_RX/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.956    UART_RX/CLK
    SLICE_X33Y38         FDRE                                         r  UART_RX/buff_reg[16]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.120%)  route 0.640ns (69.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.640     0.916    UART_RX/D[0]
    SLICE_X33Y39         FDRE                                         r  UART_RX/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.831     1.956    UART_RX/CLK
    SLICE_X33Y39         FDRE                                         r  UART_RX/buff_reg[5]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.276ns (29.645%)  route 0.655ns (70.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.655     0.931    UART_RX/D[0]
    SLICE_X35Y40         FDRE                                         r  UART_RX/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.833     1.958    UART_RX/CLK
    SLICE_X35Y40         FDRE                                         r  UART_RX/buff_reg[2]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.276ns (28.103%)  route 0.706ns (71.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.706     0.982    UART_RX/D[0]
    SLICE_X30Y40         FDRE                                         r  UART_RX/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X30Y40         FDRE                                         r  UART_RX/buff_reg[3]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.276ns (27.843%)  route 0.715ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.715     0.991    UART_RX/D[0]
    SLICE_X34Y40         FDRE                                         r  UART_RX/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.833     1.958    UART_RX/CLK
    SLICE_X34Y40         FDRE                                         r  UART_RX/buff_reg[10]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.276ns (27.595%)  route 0.724ns (72.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.724     1.000    UART_RX/D[0]
    SLICE_X34Y38         FDRE                                         r  UART_RX/buff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X34Y38         FDRE                                         r  UART_RX/buff_reg[20]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.276ns (26.478%)  route 0.766ns (73.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.766     1.042    UART_RX/D[0]
    SLICE_X31Y40         FDRE                                         r  UART_RX/buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X31Y40         FDRE                                         r  UART_RX/buff_reg[9]/C

Slack:                    inf
  Source:                 ck_io0
                            (input port)
  Destination:            UART_RX/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.415%)  route 0.769ns (73.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ck_io0 (IN)
                         net (fo=0)                   0.000     0.000    ck_io0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  ck_io0_IBUF_inst/O
                         net (fo=25, routed)          0.769     1.045    UART_RX/D[0]
    SLICE_X31Y41         FDRE                                         r  UART_RX/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.957    UART_RX/CLK
    SLICE_X31Y41         FDRE                                         r  UART_RX/buff_reg[7]/C





