Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Mar 21 18:53:33 2017
| Host         : lawrense-P50 running 64-bit major release  (build 9200)
| Command      : report_drc -file system_wrapper_drc_opted.rpt
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_system_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+-------------------------------------------------+------------+
| Rule   | Severity | Description                                     | Violations |
+--------+----------+-------------------------------------------------+------------+
| CKLD-1 | Warning  | Clock Net has non-BUF driver and too many loads | 1          |
+--------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net system_i/processing_system7_0/inst/FCLK_CLK0 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
Related violations: <none>


