<?xml version="1.0" encoding="utf-8"?>
<root version="20160107">
	<CHIP_NAME value="CV5"/>

	<CPU_FREQUENCY value="600 MHz"/>
	<CORE_FREQUENCY value="240 MHz"/>
	<IDSP_FREQUENCY value="360 MHz"/>
	<DRAM_FREQUENCY value="540 MHz"/>
	<VISION_FREQUENCY value="504 MHz"/>

	<DRAM_TYPE value="LPDDR4X"/>
	<DRAM_DUAL_RANK value="disable"/>
	<DRAM_SIZE value="32 Gbits"/>
	<DRAM_BUS_WIDTH value="32 bits"/>

	<DDRC_DQ_READ_DELAY value="29"/>
	<DDRC_DQ_WRITE_DELAY value="101"/>
	<DDRC_DQ_VREF value="0x18"/>
	<DDRC_READ_DLL value="0x04"/>
	<DDRC_SYNC_DLL value="0x0f"/>
	<DDRC_WRITE_DLL value="0x20"/>

	<DDRC_TERM value="RZQ/2"/>
	<DDRC_DDS value="RZQ/5"/>
	<DDRC_PDDS value="RZQ/7"/>

	<DRAM_DS value="RZQ/6"/>
	<DRAM_ODT value="RZQ/2"/>
	<DRAM_CA_VREF value="0x32"/>
	<DRAM_DQ_VREF value="0x32"/>

	<DRAM_TRAINING value="Disable"/>
	<PARAM_BLD_MEDIA_SIZE value="0x78000"/>
</root>
