v 20121123 2
C 45600 46900 1 0 0 in-1.sym
{
T 45600 47200 5 10 0 0 0 0 1
device=INPUT
T 45800 47050 5 10 1 1 0 0 1
refdes=LL
}
C 45600 46600 1 0 0 in-1.sym
{
T 45600 46900 5 10 0 0 0 0 1
device=INPUT
T 45800 46500 5 10 1 1 0 0 1
refdes=RR
}
C 43600 44900 1 0 0 in-1.sym
{
T 43600 45200 5 10 0 0 0 0 1
device=INPUT
T 43700 45050 5 10 1 1 0 0 1
refdes=S
}
C 47400 48700 1 270 0 in-1.sym
{
T 47700 48700 5 10 0 0 270 0 1
device=INPUT
T 47150 48400 5 10 1 1 0 0 1
refdes=Vdd
}
C 47400 47100 1 0 0 out-1.sym
{
T 47400 47400 5 10 0 0 0 0 1
device=OUTPUT
T 47600 47300 5 10 1 1 0 0 1
refdes=Q#
}
C 48100 46800 1 0 0 out-1.sym
{
T 48100 47100 5 10 0 0 0 0 1
device=OUTPUT
T 48300 46700 5 10 1 1 0 0 1
refdes=Q
}
N 47000 47000 46200 47000 4
N 46200 46700 47500 46700 4
C 45800 44700 1 0 0 2n7002.sym
{
T 46000 45000 5 10 1 1 0 0 1
refdes=M3
T 45900 45500 5 10 0 1 0 0 1
value=2N7002P
T 46300 45300 5 10 0 1 0 0 1
footprint=SOT23
T 47300 45300 5 10 0 1 0 0 1
device=NMOS
}
C 47400 44700 1 0 1 2n7002.sym
{
T 47500 45100 5 10 1 1 0 6 1
refdes=M4
T 47300 45500 5 10 0 1 0 6 1
value=2N7002P
T 46900 45300 5 10 0 1 0 6 1
footprint=SOT23
T 45900 45300 5 10 0 1 0 6 1
device=NMOS
}
N 46200 46100 46200 46700 4
N 47000 46100 47000 47000 4
C 47500 46400 1 0 0 pdtc114.sym
{
T 47750 46650 5 10 1 1 0 0 1
refdes=Qsr
T 48200 46900 5 10 0 1 0 0 1
footprint=SC70
T 47600 47100 5 10 0 1 0 0 1
value=PDTC114TU
}
C 47000 46700 1 0 0 pdtc114.sym
{
T 46900 47100 5 10 1 1 0 0 1
refdes=Qsl
T 47700 47200 5 10 0 1 0 0 1
footprint=SC70
T 47100 47400 5 10 0 1 0 0 1
value=PDTC114TU
}
N 47900 46900 48100 46900 4
N 47400 46400 47400 46800 4
N 47400 46400 47900 46400 4
N 47900 46400 47900 46500 4
C 48500 46300 1 0 1 in-1.sym
{
T 48500 46600 5 10 0 0 0 6 1
device=INPUT
T 48400 46200 5 10 1 1 0 6 1
refdes=GND
}
C 47300 46100 1 0 0 gnd-1.sym
C 46500 44500 1 0 0 gnd-1.sym
N 46200 44800 47000 44800 4
C 46600 45600 1 0 1 2n7002.sym
{
T 46350 45900 5 10 1 1 0 6 1
refdes=M1
T 46500 46400 5 10 0 1 0 6 1
value=2N7002P
T 46100 46200 5 10 0 1 0 6 1
footprint=SOT23
T 45100 46200 5 10 0 1 0 6 1
device=NMOS
}
C 46600 45600 1 0 0 2n7002.sym
{
T 46850 45900 5 10 1 1 0 0 1
refdes=M2
T 46700 46400 5 10 0 1 0 0 1
value=2N7002P
T 47100 46200 5 10 0 1 0 0 1
footprint=SOT23
T 48100 46200 5 10 0 1 0 0 1
device=NMOS
}
C 46700 45300 1 90 0 in-1.sym
{
T 46400 45300 5 10 0 0 90 0 1
device=INPUT
T 46750 45250 5 10 1 1 180 0 1
refdes=WE
}
N 47000 45200 47000 45700 4
N 46200 45200 46200 45700 4
C 47500 47200 1 90 0 resistor-1.sym
{
T 47100 47500 5 10 0 0 90 0 1
device=RESISTOR
T 47250 47550 5 10 1 1 90 0 1
refdes=R1
T 47500 47200 5 10 0 1 0 0 1
value=3k3
}
C 48200 47200 1 90 0 resistor-1.sym
{
T 47800 47500 5 10 0 0 90 0 1
device=RESISTOR
T 47950 47550 5 10 1 1 90 0 1
refdes=R2
T 48200 47200 5 10 0 1 0 0 1
value=3k3
}
C 44200 43900 1 0 0 rslatch.sym
{
T 44500 44600 5 10 1 1 0 0 1
source=rslatch.sch
T 45300 44400 5 10 1 1 0 0 1
refdes=S1
}
N 48100 47200 48100 46900 4
N 47400 48100 48100 48100 4
C 47800 48100 1 0 0 3.3V-plus-1.sym
N 45800 44800 45800 44400 4
N 45800 44400 47400 44400 4
N 47400 44400 47400 45000 4
C 44900 43600 1 0 0 gnd-1.sym
C 44800 45400 1 0 0 3.3V-plus-1.sym
C 43600 44300 1 0 0 in-1.sym
{
T 43600 44600 5 10 0 0 0 0 1
device=INPUT
T 43700 44200 5 10 1 1 0 0 1
refdes=STR
}
C 43600 44700 1 0 0 in-1.sym
{
T 43600 45000 5 10 0 0 0 0 1
device=INPUT
T 43700 44850 5 10 1 1 0 0 1
refdes=R
}
