# 
# Synthesis run script generated by Vivado
# 

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/hasing/Workspace/soc_project/vivado/lab4_1.cache/wt [current_project]
set_property parent.project_path /home/hasing/Workspace/soc_project/vivado/lab4_1.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property ip_repo_paths {
  /home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0
  /home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0
  /home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer
  /home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0
  /home/hasing/Workspace/soc_project/ip_repo/zedboard_audio
  /home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain
  /home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0
} [current_project]
set_property ip_output_repo /home/hasing/Workspace/soc_project/vivado/lab4_1.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_ZedboardOLED_0_0/src/charLib/charLib.coe
read_vhdl -library xil_defaultlib /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/hdl/lab4_soc_wrapper.vhd
add_files /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc.bd
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/lab4_soc_processing_system7_0_1.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_xbar_0/lab4_soc_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_ZedboardOLED_0_0/src/charLib/charLib_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_auto_pc_0/lab4_soc_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/lab4_soc_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/hasing/Workspace/soc_project/ip_repo/zedboard_audio/constraints/zed_audio.xdc
set_property used_in_implementation false [get_files /home/hasing/Workspace/soc_project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]

read_xdc /home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/oled_constraints.xdc
set_property used_in_implementation false [get_files /home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/oled_constraints.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top lab4_soc_wrapper -part xc7z020clg484-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef lab4_soc_wrapper.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file lab4_soc_wrapper_utilization_synth.rpt -pb lab4_soc_wrapper_utilization_synth.pb"
