Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Mar  5 17:20:28 2024
| Host             : Marwan-0018 running 64-bit major release  (build 9200)
| Command          : report_power -file SYSTEM_TOP_power_routed.rpt -pb SYSTEM_TOP_power_summary_routed.pb -rpx SYSTEM_TOP_power_routed.rpx
| Design           : SYSTEM_TOP
| Device           : xcku115-flvb2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.325        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.072        |
| Device Static (W)        | 1.253        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.014 |        8 |       --- |             --- |
| CLB Logic      |     0.011 |     7743 |       --- |             --- |
|   LUT as Logic |     0.011 |     4701 |    663360 |            0.71 |
|   Register     |    <0.001 |     2230 |   1326720 |            0.17 |
|   CARRY8       |    <0.001 |       39 |     82920 |            0.05 |
|   F7/F8 Muxes  |    <0.001 |        4 |    663360 |           <0.01 |
|   Others       |     0.000 |       72 |       --- |             --- |
| Signals        |     0.020 |     7658 |       --- |             --- |
| Block RAM      |     0.024 |       64 |      2160 |            2.96 |
| DSPs           |    <0.001 |        3 |      5520 |            0.05 |
| I/O            |     0.003 |       25 |       702 |            3.56 |
| Static Power   |     1.253 |          |           |                 |
| Total          |     1.325 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.509 |       0.072 |      0.436 |
| Vccaux     |       1.800 |     0.236 |       0.000 |      0.236 |
| Vccaux_io  |       1.800 |     0.164 |       0.001 |      0.162 |
| Vccint_io  |       0.950 |     0.038 |       0.000 |      0.037 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.040 |       0.001 |      0.039 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.028 |       0.000 |      0.028 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------------------------------------+-----------------+
| Clock   | Domain                               | Constraint (ns) |
+---------+--------------------------------------+-----------------+
| HCLK    | HCLK                                 |            10.0 |
| PCLK    | RCC_instance/GATE/GATED_CLK_BUFGCE   |            20.0 |
| PCLK    | RCC_instance/PCLK_Divider/OUT_CLK    |            20.0 |
| TIMCLK  | RCC_instance/TIMCLK_Divider/OUT_CLK  |            40.0 |
| WDOGCLK | RCC_instance/WDOGCLK_Divider/OUT_CLK |            40.0 |
+---------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| SYSTEM_TOP                            |     0.072 |
|   AHB_BusMatrix_lite_instance         |     0.002 |
|     uAHB_BusMatrix                    |     0.002 |
|       u_AHB_InputStage_0              |     0.001 |
|       u_ahb_decoderstages0            |    <0.001 |
|         u_AHB_BusMatrix_default_slave |    <0.001 |
|       u_ahb_outputstage_0             |    <0.001 |
|         u_output_arb                  |    <0.001 |
|       u_ahb_outputstage_1             |    <0.001 |
|         u_output_arb                  |    <0.001 |
|       u_ahb_outputstage_2             |    <0.001 |
|         u_output_arb                  |    <0.001 |
|       u_ahb_outputstage_3             |    <0.001 |
|         u_output_arb                  |    <0.001 |
|   DATA_SRAM_TOP_instance              |     0.014 |
|     U0_cmsdk_ahb_to_dsram             |     0.001 |
|     U0_cmsdk_fpga_dsram               |     0.012 |
|   EXTIN_IBUF_inst                     |    <0.001 |
|   HCLK_IBUF_inst                      |    <0.001 |
|   HRESETn_IBUF_inst                   |     0.000 |
|   Instruction_SRAM_TOP_instance       |     0.014 |
|     U0_cmsdk_ahb_to_isram             |     0.001 |
|     U0_cmsdk_fpga_isram               |     0.012 |
|   RCC_instance                        |    <0.001 |
|     APB_RESET                         |    <0.001 |
|     GATE                              |    <0.001 |
|     PCLK_Divider                      |    <0.001 |
|     TIMCLK_Divider                    |    <0.001 |
|     WDOGCLK_Divider                   |    <0.001 |
|     WDOG_RESET                        |    <0.001 |
|   RXD0_IBUF_inst                      |    <0.001 |
|   RXD1_IBUF_inst                      |    <0.001 |
|   U0_CORTEXM0INTEGRATION              |     0.032 |
|     u_logic                           |     0.032 |
|   cmsdk_ahb_gpio_instance             |     0.003 |
|     GPIO                              |     0.001 |
|       u_ahb_to_gpio                   |    <0.001 |
|       u_iop_gpio                      |     0.001 |
|     PORT_IN_OUT_IOBUF[0]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[10]_inst        |    <0.001 |
|     PORT_IN_OUT_IOBUF[11]_inst        |    <0.001 |
|     PORT_IN_OUT_IOBUF[12]_inst        |    <0.001 |
|     PORT_IN_OUT_IOBUF[13]_inst        |    <0.001 |
|     PORT_IN_OUT_IOBUF[14]_inst        |    <0.001 |
|     PORT_IN_OUT_IOBUF[15]_inst        |    <0.001 |
|     PORT_IN_OUT_IOBUF[1]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[2]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[3]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[4]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[5]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[6]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[7]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[8]_inst         |    <0.001 |
|     PORT_IN_OUT_IOBUF[9]_inst         |    <0.001 |
|     genblk1[0].mux_input_i            |     0.000 |
|     genblk1[10].mux_input_i           |     0.000 |
|     genblk1[11].mux_input_i           |     0.000 |
|     genblk1[12].mux_input_i           |     0.000 |
|     genblk1[13].mux_input_i           |     0.000 |
|     genblk1[14].mux_input_i           |     0.000 |
|     genblk1[15].mux_input_i           |     0.000 |
|     genblk1[1].mux_input_i            |     0.000 |
|     genblk1[2].mux_input_i            |     0.000 |
|     genblk1[3].mux_input_i            |     0.000 |
|     genblk1[4].mux_input_i            |     0.000 |
|     genblk1[5].mux_input_i            |     0.000 |
|     genblk1[6].mux_input_i            |     0.000 |
|     genblk1[7].mux_input_i            |     0.000 |
|     genblk1[8].mux_input_i            |     0.000 |
|     genblk1[9].mux_input_i            |     0.000 |
|     genblk2[0].mux_sel_i              |     0.000 |
|     genblk2[10].mux_sel_i             |     0.000 |
|     genblk2[11].mux_sel_i             |     0.000 |
|     genblk2[12].mux_sel_i             |     0.000 |
|     genblk2[13].mux_sel_i             |     0.000 |
|     genblk2[14].mux_sel_i             |     0.000 |
|     genblk2[15].mux_sel_i             |     0.000 |
|     genblk2[1].mux_sel_i              |     0.000 |
|     genblk2[2].mux_sel_i              |     0.000 |
|     genblk2[3].mux_sel_i              |     0.000 |
|     genblk2[4].mux_sel_i              |     0.000 |
|     genblk2[5].mux_sel_i              |     0.000 |
|     genblk2[6].mux_sel_i              |     0.000 |
|     genblk2[7].mux_sel_i              |     0.000 |
|     genblk2[8].mux_sel_i              |     0.000 |
|     genblk2[9].mux_sel_i              |     0.000 |
|     genblk3[0].tri_buffer_i           |     0.000 |
|     genblk3[10].tri_buffer_i          |     0.000 |
|     genblk3[11].tri_buffer_i          |     0.000 |
|     genblk3[12].tri_buffer_i          |     0.000 |
|     genblk3[13].tri_buffer_i          |     0.000 |
|     genblk3[14].tri_buffer_i          |     0.000 |
|     genblk3[15].tri_buffer_i          |     0.000 |
|     genblk3[1].tri_buffer_i           |     0.000 |
|     genblk3[2].tri_buffer_i           |     0.000 |
|     genblk3[3].tri_buffer_i           |     0.000 |
|     genblk3[4].tri_buffer_i           |     0.000 |
|     genblk3[5].tri_buffer_i           |     0.000 |
|     genblk3[6].tri_buffer_i           |     0.000 |
|     genblk3[7].tri_buffer_i           |     0.000 |
|     genblk3[8].tri_buffer_i           |     0.000 |
|     genblk3[9].tri_buffer_i           |     0.000 |
|   cmsdk_apb_subsystem_instance        |     0.006 |
|     APB_Bridge_inst                   |     0.002 |
|     APB_decoder_inst                  |    <0.001 |
|     Dual_timer_instance.DUAL_TIMER    |     0.001 |
|       u_apb_timer_frc_1               |    <0.001 |
|       u_apb_timer_frc_2               |    <0.001 |
|     MUX                               |    <0.001 |
|     TIMER                             |    <0.001 |
|     UART0                             |    <0.001 |
|     UART1                             |    <0.001 |
|     WATCHDOG                          |    <0.001 |
|       u_apb_watchdog_frc              |    <0.001 |
|     u_irq_sync_0                      |    <0.001 |
|     u_irq_sync_1                      |    <0.001 |
|     u_irq_sync_10                     |    <0.001 |
|     u_irq_sync_11                     |    <0.001 |
|     u_irq_sync_12                     |    <0.001 |
|     u_irq_sync_13                     |    <0.001 |
|     u_irq_sync_14                     |    <0.001 |
|     u_irq_sync_15                     |    <0.001 |
|     u_irq_sync_2                      |    <0.001 |
|     u_irq_sync_3                      |    <0.001 |
|     u_irq_sync_4                      |    <0.001 |
|     u_irq_sync_5                      |    <0.001 |
|     u_irq_sync_6                      |    <0.001 |
|     u_irq_sync_7                      |    <0.001 |
|     u_irq_sync_8                      |    <0.001 |
|     u_irq_sync_9                      |    <0.001 |
+---------------------------------------+-----------+


