#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                0.456     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                          0.000     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                           0.334     3.764
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                            0.355     4.119
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                           0.235     4.354
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                   6.250    10.604
data arrival time                                                                                                                                                                10.604

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.604
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -10.324


#Path 2
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[39] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[39] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[9] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[9] (DSP48E2)                                             0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 4
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[37] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[37] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 5
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[12] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[12] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[8] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[8] (DSP48E2)                                             0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 7
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[17] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[17] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 8
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[38] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[38] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 9
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[18] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[18] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 10
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[29] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[29] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 11
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[19] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[19] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 12
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[28] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[28] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 13
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[42] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[42] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 14
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[32] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[32] (DSP48E2)                                            0.655    10.801
data arrival time                                                                                                       10.801

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.801
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.314


#Path 15
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                0.456     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                          0.000     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                           0.334     3.764
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                            0.355     4.119
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                           0.235     4.354
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                   6.200    10.554
data arrival time                                                                                                                                                                10.554

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.554
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -10.274


#Path 16
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   6.150    10.469
data arrival time                                                                                                                                                                10.469

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.469
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -10.189


#Path 17
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[43] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[43] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 18
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[20] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[20] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 19
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[40] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[40] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 20
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[47] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[47] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 21
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[46] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[46] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 22
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[30] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[30] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[7] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[7] (DSP48E2)                                             0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 24
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[44] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[44] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 25
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[25] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[25] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 26
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[36] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[36] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 27
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[27] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[27] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[41] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[41] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 29
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[35] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[35] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[16] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[16] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 31
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[15] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[15] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[34] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[34] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 33
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[26] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[26] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 34
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[14] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[14] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 35
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[21] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[21] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 36
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[31] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[31] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[10] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[10] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 38
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[23] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[23] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 39
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[33] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[33] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[13] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[13] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 41
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[24] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[24] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 42
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[22] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[22] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 43
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[11] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[11] (DSP48E2)                                            0.525    10.671
data arrival time                                                                                                       10.671

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.671
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.184


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[4] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[4] (DSP48E2)                                             0.469    10.615
data arrival time                                                                                                       10.615

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.615
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.128


#Path 45
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                0.456     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                          0.000     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                           0.334     3.764
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                            0.355     4.119
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                           0.235     4.354
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                   6.050    10.404
data arrival time                                                                                                                                                                10.404

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.404
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -10.124


#Path 46
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[45] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[45] (DSP48E2)                                            0.455    10.601
data arrival time                                                                                                       10.601

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.601
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.114


#Path 47
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[5] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[5] (DSP48E2)                                             0.425    10.571
data arrival time                                                                                                       10.571

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.571
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.084


#Path 48
Startpoint: grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[6] (DSP48E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].C[0] (FDRE)                                          0.846     0.846
grp_matrix_multiply_full_fu_8390.A_37_V_load_reg_12357[1].Q[0] (FDRE) [clock-to-output]                        0.340     1.186
$abc$124596$new_n18267_.in[1] (.names)                                                                         0.710     1.896
$abc$124596$new_n18267_.out[0] (.names)                                                                        0.235     2.131
$abc$124596$new_n18270_.in[2] (.names)                                                                         2.310     4.441
$abc$124596$new_n18270_.out[0] (.names)                                                                        0.068     4.509
$abc$124596$new_n18269_.in[3] (.names)                                                                         2.759     7.268
$abc$124596$new_n18269_.out[0] (.names)                                                                        0.068     7.336
$auto$maccmap.cc:240:synth$54878.DI[7].in[0] (.names)                                                          2.119     9.455
$auto$maccmap.cc:240:synth$54878.DI[7].out[0] (.names)                                                         0.235     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.000     9.690
$techmap120368$auto$maccmap.cc:240:synth$54878.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.456    10.146
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].C[6] (DSP48E2)                                             0.409    10.555
data arrival time                                                                                                       10.555

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp41_reg_16107[0].CLK[0] (DSP48E2)                                           0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                               -0.359     0.487
data required time                                                                                                       0.487
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.487
data arrival time                                                                                                      -10.555
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -10.068


#Path 49
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30411.in[0] (.names)                        4.238     6.554
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30411.out[0] (.names)                       0.235     6.789
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              3.668    10.457
data arrival time                                                                                        10.457

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                       -10.457
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -10.054


#Path 50
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   6.000    10.319
data arrival time                                                                                                                                                                10.319

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.319
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -10.039


#Path 51
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.950    10.269
data arrival time                                                                                                                                                                10.269

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.269
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.989


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                0.456     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                          0.000     3.430
$techmap120562$auto$alumacc.cc:485:replace_alu$33411.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                           0.334     3.764
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                            0.355     4.119
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                           0.235     4.354
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                   5.900    10.254
data arrival time                                                                                                                                                                10.254

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.254
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.974


#Path 53
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.800    10.119
data arrival time                                                                                                                                                                10.119

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                               -10.119
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.839


#Path 54
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                6.558     9.979
data arrival time                                                                                              9.979

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.979
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.699


#Path 55
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.520     9.839
data arrival time                                                                                                                                                                 9.839

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.839
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.559


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                6.408     9.829
data arrival time                                                                                              9.829

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_17_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.829
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.549


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                               6.408     9.829
data arrival time                                                                                              9.829

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                 0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.829
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.549


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.500     9.819
data arrival time                                                                                                                                                                 9.819

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.819
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.539


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_182_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30666.in[0] (.names)                        5.828     8.144
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30666.out[0] (.names)                       0.235     8.379
a_i_182_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              1.550     9.929
data arrival time                                                                                         9.929

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_182_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.929
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.526


#Path 60
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30401.in[0] (.names)                        5.378     7.694
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30401.out[0] (.names)                       0.235     7.929
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                               1.958     9.887
data arrival time                                                                                         9.887

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_22_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                             0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.887
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.484


#Path 61
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_150_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30841.in[0] (.names)                        5.608     7.924
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30841.out[0] (.names)                       0.235     8.159
a_i_150_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              1.710     9.869
data arrival time                                                                                         9.869

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_150_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.869
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.466


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_11_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_11_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                6.308     9.729
data arrival time                                                                                              9.729

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_11_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.729
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.449


#Path 63
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_11_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_11_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                6.308     9.729
data arrival time                                                                                              9.729

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_11_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.729
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.449


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                    5.410     9.729
data arrival time                                                                                                                                                                 9.729

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.729
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.449


#Path 65
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.410     9.729
data arrival time                                                                                                                                                                 9.729

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.729
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.449


#Path 66
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[3] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                                                                       0.456     3.430
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].in[4] (.names)                                                                                                            0.469     3.899
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].out[0] (.names)                                                                                                           0.235     4.134
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[3] (RAMB18E2)                                                                                                  5.550     9.684
data arrival time                                                                                                                                                                 9.684

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.684
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.404


#Path 67
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[3] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                                                                       0.456     3.430
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].in[4] (.names)                                                                                                            0.469     3.899
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].out[0] (.names)                                                                                                           0.235     4.134
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[3] (RAMB18E2)                                                                                                    5.550     9.684
data arrival time                                                                                                                                                                 9.684

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.684
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.404


#Path 68
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                               6.258     9.679
data arrival time                                                                                              9.679

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_227_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                 0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.679
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.399


#Path 69
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_51_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_51_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                6.258     9.679
data arrival time                                                                                              9.679

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_51_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.679
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.399


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_51_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_51_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                6.258     9.679
data arrival time                                                                                              9.679

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_51_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.679
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.399


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_112_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$31051.in[0] (.names)                        5.458     7.774
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$31051.out[0] (.names)                       0.235     8.009
a_i_112_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              1.750     9.759
data arrival time                                                                                         9.759

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_112_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.759
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.356


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                  5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 73
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                    5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 77
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.300     9.619
data arrival time                                                                                                                                                                 9.619

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.619
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.339


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.250     9.569
data arrival time                                                                                                                                                                 9.569

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.569
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.289


#Path 80
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.250     9.569
data arrival time                                                                                                                                                                 9.569

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.569
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.289


#Path 81
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                    5.250     9.569
data arrival time                                                                                                                                                                 9.569

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.569
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.289


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                    5.250     9.569
data arrival time                                                                                                                                                                 9.569

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.569
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.289


#Path 83
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                  5.250     9.569
data arrival time                                                                                                                                                                 9.569

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.569
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.289


#Path 84
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.250     9.569
data arrival time                                                                                                                                                                 9.569

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.569
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.289


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_222_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30441.in[0] (.names)                        4.608     6.924
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30441.out[0] (.names)                       0.235     7.159
a_i_222_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              2.528     9.687
data arrival time                                                                                         9.687

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_222_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.687
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.284


#Path 86
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[3] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                                                                       0.456     3.430
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].in[4] (.names)                                                                                                            0.469     3.899
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].out[0] (.names)                                                                                                           0.235     4.134
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[3] (RAMB18E2)                                                                                                   5.420     9.554
data arrival time                                                                                                                                                                 9.554

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.554
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.274


#Path 87
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[3] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                                                                       0.456     3.430
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].in[4] (.names)                                                                                                            0.469     3.899
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].out[0] (.names)                                                                                                           0.235     4.134
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[3] (RAMB18E2)                                                                                                   5.420     9.554
data arrival time                                                                                                                                                                 9.554

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.554
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.274


#Path 88
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_19_V_U.matrix_multiply_telP_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                   0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                                 0.340     1.186
$abc$124596$new_n9081_.in[0] (.names)                                                           2.940     4.126
$abc$124596$new_n9081_.out[0] (.names)                                                          0.235     4.361
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$29291.in[0] (.names)                        1.913     6.274
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$29291.out[0] (.names)                       0.235     6.509
b_i_19_V_U.matrix_multiply_telP_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                               3.150     9.659
data arrival time                                                                                         9.659

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
b_i_19_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                             0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.659
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.256


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                   5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 90
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                  5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 91
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                6.108     9.529
data arrival time                                                                                              9.529

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.529
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.249


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].C[0] (FDRE)                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[7].Q[0] (FDRE) [clock-to-output]                0.340     1.186
$abc$124596$new_n10104_.in[1] (.names)                                                               1.310     2.496
$abc$124596$new_n10104_.out[0] (.names)                                                              0.235     2.731
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.841
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     3.076
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.110     3.186
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.421
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                6.108     9.529
data arrival time                                                                                              9.529

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -9.529
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -9.249


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                  5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                    5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                   5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                                                                                    5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 97
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                    5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 98
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                                                                       0.545     3.519
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].in[4] (.names)                                                                                                            0.565     4.084
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[3].out[0] (.names)                                                                                                           0.235     4.319
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                                                                                    5.210     9.529
data arrival time                                                                                                                                                                 9.529

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                      0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.529
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.249


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_208_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                            0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]          0.340     1.186
$abc$124596$new_n9064_.in[0] (.names)                                                           0.550     1.736
$abc$124596$new_n9064_.out[0] (.names)                                                          0.235     1.971
$abc$124596$new_n9511_.in[1] (.names)                                                           0.110     2.081
$abc$124596$new_n9511_.out[0] (.names)                                                          0.235     2.316
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30521.in[0] (.names)                        4.938     7.254
$abc$124596$auto$opt_dff.cc:242:make_patterns_logic$30521.out[0] (.names)                       0.235     7.489
a_i_208_V_U.matrix_multiply_tdEe_ram_U.q0[0].ENARDEN[0] (RAMB18E2)                              2.150     9.639
data arrival time                                                                                         9.639

clock ap_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                            0.000     0.000
ap_clk.inpad[0] (.input)                                                                        0.000     0.000
a_i_208_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                            0.846     0.846
clock uncertainty                                                                               0.000     0.846
cell setup time                                                                                -0.443     0.403
data required time                                                                                        0.403
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.403
data arrival time                                                                                        -9.639
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -9.236


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[3] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                       0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                     0.340     1.186
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.in[0] (.names)                        0.110     1.296
$abc$124596$flatten\grp_matrix_multiply_full_fu_8390.$and$/home/github/con_lsmfile/GEMM_DSP/0315/matrix_multiply_full.v:6827$77_Y.out[0] (.names)                       0.235     1.531
$abc$124596$new_n9014_.in[1] (.names)                                                                                                                                   0.200     1.731
$abc$124596$new_n9014_.out[0] (.names)                                                                                                                                  0.235     1.966
$auto$alumacc.cc:485:replace_alu$33411.S[0].in[0] (.names)                                                                                                              0.428     2.394
$auto$alumacc.cc:485:replace_alu$33411.S[0].out[0] (.names)                                                                                                             0.235     2.629
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                 0.110     2.739
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                0.235     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                      0.000     2.974
$techmap120561$auto$alumacc.cc:485:replace_alu$33411.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                                                                       0.456     3.430
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].in[4] (.names)                                                                                                            0.469     3.899
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[0].out[0] (.names)                                                                                                           0.235     4.134
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[3] (RAMB18E2)                                                                                                   5.350     9.484
data arrival time                                                                                                                                                                 9.484

clock ap_clk (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                     0.846     0.846
clock uncertainty                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                        -0.566     0.280
data required time                                                                                                                                                                0.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                0.280
data arrival time                                                                                                                                                                -9.484
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                 -9.204


#End of timing report
