Command: vcs -full64 -sverilog +v2k -timescale=1ns/1ns -debug_acc+all -debug_region+cell+encrypt \
+notimingcheck +nospecify +vcs+flush+all -o simv -l compile.log -f rtl_list.f -f \
sim_list.f +incdir+../script -top tb_syndrome_lal32_ref_math_negedge +delay_mode_path \
-P /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/novas.tab /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a \
-R +fsdb+autoflush+plusargs +DUMP_FSDB +CW=../raw_data/codeword_from_spec_543_to_0V1.txt \
+OUT_LOG=../logs/dut.log -l run.log
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Thu Sep 11 22:10:08 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../rtl/gf1024_mul_pb_k5_flat.v'
Parsing design file '../rtl/rs544_syndrome_consts_M32_forward.svh'
Parsing design file '../rtl/syndrome_lal32.sv'
Parsing design file '../rtl/syndrome_lane_fwd.sv'
Parsing design file '../testbench/tb_syndrome_lal32_ref_math_negedge.sv'
Top Level Modules:
       tb_syndrome_lal32_ref_math_negedge
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

5 modules and 0 UDP read.
recompiling module mul5x5_poly
recompiling package rs544_syndrome_consts_M32_pkg
recompiling module gf10_const_mul_by_param
recompiling module syndrome_lane_fwd
recompiling module tb_syndrome_lal32_ref_math_negedge
All of 5 modules done
make[1]: Entering directory `/home/EDA/work/IEEE802_3_CZ/Hardware/Dec_syndrome/pre_sim/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib -L/opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _65754_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/opt/synopsys/vcs_2022.06/T-2022.06/linux64/lib/vcs_save_restore_new.o /opt/synopsys/verdi_2022.06/T-2022.06/share/PLI/VCS/LINUX64/pli.a \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/EDA/work/IEEE802_3_CZ/Hardware/Dec_syndrome/pre_sim/csrc' \

Command: /home/EDA/work/IEEE802_3_CZ/Hardware/Dec_syndrome/pre_sim/./simv +v2k +notimingcheck +nospecify +vcs+flush+all -a compile.log +fsdb+autoflush+plusargs +DUMP_FSDB +CW=../raw_data/codeword_from_spec_543_to_0V1.txt +OUT_LOG=../logs/dut.log -a run.log
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Sep 11 22:10 2025
TB: Using CODEWORD_FILE=../raw_data/codeword_from_spec_543_to_0V1.txt
TB: Using OUT_LOG_FILE =../logs/dut.log
Loaded 544 symbols from ../raw_data/codeword_from_spec_543_to_0V1.txt
DUT syndromes captured @              225000, written to ../logs/dut.log
REF syndromes captured @             5495000
[PASS] All 22 syndromes match.
$finish called from file "../testbench/tb_syndrome_lal32_ref_math_negedge.sv", line 264.
$finish at simulation time              5525000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5525000 ps
CPU Time:      0.430 seconds;       Data structure size:   2.1Mb
Thu Sep 11 22:10:44 2025
CPU time: .756 seconds to compile + .469 seconds to elab + .346 seconds to link + .475 seconds in simulation
