#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 20 00:13:53 2022
# Process ID: 22596
# Current directory: D:/desktop/MIPS_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4508 D:\desktop\MIPS_CPU\CPU54.xpr
# Log file: D:/desktop/MIPS_CPU/vivado.log
# Journal file: D:/desktop/MIPS_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/MIPS_CPU/CPU54.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 889.477 ; gain = 155.160
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_board_switch_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=4388)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 981.289 ; gain = 0.000
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_board_switch_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=23860)
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe 
. IP 'imem'
INFO: [IP_Flow 19-3438] Customization errors found on 'imem'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe 
. IP 'imem'
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'imem' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'imem' customization to its previous valid configuration.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 00:48:03 2022...
