# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name bestDistances_0_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_41 \
    op interface \
    ports { bestDistances_0_41 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name bestDistances_0_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_42 \
    op interface \
    ports { bestDistances_0_42 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name bestDistances_0_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_43 \
    op interface \
    ports { bestDistances_0_43 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name bestDistances_0_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_44 \
    op interface \
    ports { bestDistances_0_44 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name bestDistances_0_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_45 \
    op interface \
    ports { bestDistances_0_45 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name bestDistances_0_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_46 \
    op interface \
    ports { bestDistances_0_46 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name bestDistances_0_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_47 \
    op interface \
    ports { bestDistances_0_47 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name bestDistances_0_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_48 \
    op interface \
    ports { bestDistances_0_48 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name bestDistances_0_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_49 \
    op interface \
    ports { bestDistances_0_49 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name bestDistances_0_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_50 \
    op interface \
    ports { bestDistances_0_50 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name bestDistances_0_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_51 \
    op interface \
    ports { bestDistances_0_51 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name bestDistances_0_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_52 \
    op interface \
    ports { bestDistances_0_52 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name bestDistances_0_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_53 \
    op interface \
    ports { bestDistances_0_53 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name bestDistances_0_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_54 \
    op interface \
    ports { bestDistances_0_54 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name bestDistances_0_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_55 \
    op interface \
    ports { bestDistances_0_55 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name bestDistances_0_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_56 \
    op interface \
    ports { bestDistances_0_56 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name bestDistances_0_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_57 \
    op interface \
    ports { bestDistances_0_57 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name bestDistances_0_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_58 \
    op interface \
    ports { bestDistances_0_58 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name bestDistances_0_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_59 \
    op interface \
    ports { bestDistances_0_59 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name bestDistances_0_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bestDistances_0_60 \
    op interface \
    ports { bestDistances_0_60 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name secondWorstOfBest_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_secondWorstOfBest_3_out \
    op interface \
    ports { secondWorstOfBest_3_out { O 64 vector } secondWorstOfBest_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name worstOfBestIdx_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBestIdx_2_out \
    op interface \
    ports { worstOfBestIdx_2_out { O 5 vector } worstOfBestIdx_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name worstOfBest_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_worstOfBest_2_out \
    op interface \
    ports { worstOfBest_2_out { O 64 vector } worstOfBest_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kNN_PredictAll_flow_control_loop_pipe_sequential_init_U
set CompName kNN_PredictAll_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kNN_PredictAll_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


