# Kmap2
### Solution
```Verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 
    
    assign out = (~a & ~d) | (~c & ~b) | (a & c & d) | (~a & b & c);

endmodule
```
[code](./74.v)

### Timing diagrams for selected test cases
![result](./result.png)