Simulator report for Receive_Port
Tue Apr 28 12:39:40 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 7.0 us       ;
; Simulation Netlist Size     ; 177 nodes    ;
; Simulation Coverage         ;      87.96 % ;
; Total Number of Transitions ; 13134        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                               ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+
; Option                                                                                     ; Setting             ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+
; Simulation mode                                                                            ; Timing              ; Timing        ;
; Start time                                                                                 ; 0 ns                ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                ;               ;
; Vector input source                                                                        ; crc_system_test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                  ; On            ;
; Check outputs                                                                              ; Off                 ; Off           ;
; Report simulation coverage                                                                 ; On                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                 ; Off           ;
; Detect glitches                                                                            ; Off                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------------------+
; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      87.96 % ;
; Total nodes checked                                 ; 177          ;
; Total output ports checked                          ; 191          ;
; Total output ports with complete 1/0-value coverage ; 168          ;
; Total output ports with no 1/0-value coverage       ; 17           ;
; Total output ports with no 1-value coverage         ; 19           ;
; Total output ports with no 0-value coverage         ; 21           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                   ; Output Port Name                                                                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[6]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[7]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[5]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[2]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[4]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[3]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[0]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[1]         ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                    ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0    ; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]          ; portadataout0    ;
; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0    ; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]          ; portadataout1    ;
; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0    ; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]          ; portadataout2    ;
; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0    ; |crc_system_test|MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]          ; portadataout3    ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita0           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita0           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita0           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita1           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita1           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita1           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita2           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita2           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita2           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita2~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita3           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita3           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita3           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita3~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita4           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita4           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita4           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita4~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita5           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita5           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita5           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita5~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita6           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita6           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita6           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita6~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita7           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita7           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita7           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita7~COUT      ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8           ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|y_current.run                                                                                          ; |crc_system_test|MII_to_RCV:phy_inst|y_current.run                                                                                          ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[6]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[6]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[5]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[5]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[2]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[2]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[4]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[4]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[3]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[3]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal1~1                                                                                               ; |crc_system_test|MII_to_RCV:phy_inst|Equal1~1                                                                                               ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[0]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[0]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[1]                                                                                           ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[1]                                                                                           ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal1~2                                                                                               ; |crc_system_test|MII_to_RCV:phy_inst|Equal1~2                                                                                               ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|rcv_data_valid~0                                                                                       ; |crc_system_test|MII_to_RCV:phy_inst|rcv_data_valid~0                                                                                       ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_current.C                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_current.C                                                                                           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|shift1_1bit:shift_check_result|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                            ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.CHECK                                                            ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|y_current.waitx                                                                                        ; |crc_system_test|MII_to_RCV:phy_inst|y_current.waitx                                                                                        ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|Selector1~0                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|Selector1~0                                                                                            ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_next~0                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|addr_next~0                                                                                            ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_current.B                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_current.B                                                                                           ; regout           ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector1~0                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector1~0                                                                                           ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector1~1                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector1~1                                                                                           ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~0                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~0                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~1                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~1                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~2                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~2                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~3                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~3                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~5                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~5                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]          ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]          ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~6                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~6                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~7                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~7                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]           ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]           ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~8                                                                  ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~8                                                                  ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                              ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.RUN                                                              ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_next.CHECK~0                                                         ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_next.CHECK~0                                                         ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|y_current.wait4run                                                                                     ; |crc_system_test|MII_to_RCV:phy_inst|y_current.wait4run                                                                                     ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal0~1                                                                                               ; |crc_system_test|MII_to_RCV:phy_inst|Equal0~1                                                                                               ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal0~2                                                                                               ; |crc_system_test|MII_to_RCV:phy_inst|Equal0~2                                                                                               ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Selector3~0                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|Selector3~0                                                                                            ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Selector2~0                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|Selector2~0                                                                                            ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Selector3~1                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|Selector3~1                                                                                            ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|_~0                          ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|_~0                          ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_next.B~0                                                                                            ; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_next.B~0                                                                                            ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_current.A                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_current.A                                                                                           ; regout           ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_next.B~1                                                                                            ; |crc_system_test|SFD_FSM:sfd_fsm_inst|y_next.B~1                                                                                            ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                             ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.INIT                                                             ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                                       ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE                                                       ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~58              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~58              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg_clock_enable                                                      ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg_clock_enable                                                      ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~59              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~59              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|init_sig                                                                   ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|init_sig                                                                   ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|ux4[0]                                                                   ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|ux4[0]                                                                   ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|ux4[1]                                                                   ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|ux4[1]                                                                   ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|ux4[2]                                                                   ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|ux4[2]                                                                   ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0                                                              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0                                                              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~60              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~60              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[2]~1                                                              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[2]~1                                                              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[0]                                                                ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[0]                                                                ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~61              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~61              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~62              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~62              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~63              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~63              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~64              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~64              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~65              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~65              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~66              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~66              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~67              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~67              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~68              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~68              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~69              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~69              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~71              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~71              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~72              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~72              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~73              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~73              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_next.RUN~0                                                           ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_next.RUN~0                                                           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Selector0~0                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|Selector0~0                                                                                            ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Selector0~1                                                                                            ; |crc_system_test|MII_to_RCV:phy_inst|Selector0~1                                                                                            ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector0~0                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector0~0                                                                                           ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector0~1                                                                                           ; |crc_system_test|SFD_FSM:sfd_fsm_inst|Selector0~1                                                                                           ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_next.INIT                                                            ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_next.INIT                                                            ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|Selector0~0                                                                ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|Selector0~0                                                                ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~0                                    ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~0                                    ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1                                    ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1                                    ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~2                                    ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~2                                    ; combout          ;
; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~3                                    ; |crc_system_test|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~3                                    ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~74              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~74              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~75              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~75              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~76              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~77              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~77              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~78              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~78              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~79              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~79              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~80              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~80              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~81              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~81              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~82              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~82              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~83              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~83              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~84              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~84              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~85              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~85              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~86              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~86              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~87              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~87              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~88              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~88              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~89              ; |crc_system_test|CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~89              ; combout          ;
; |crc_system_test|mii_rdv_out                                                                                                                ; |crc_system_test|mii_rdv_out                                                                                                                ; padio            ;
; |crc_system_test|crc_rdv_out                                                                                                                ; |crc_system_test|crc_rdv_out                                                                                                                ; padio            ;
; |crc_system_test|check_result                                                                                                               ; |crc_system_test|check_result                                                                                                               ; padio            ;
; |crc_system_test|check_result_valid                                                                                                         ; |crc_system_test|check_result_valid                                                                                                         ; padio            ;
; |crc_system_test|clock25                                                                                                                    ; |crc_system_test|clock25~corein                                                                                                             ; combout          ;
; |crc_system_test|clock25~clkctrl                                                                                                            ; |crc_system_test|clock25~clkctrl                                                                                                            ; outclk           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[6]~feeder                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[6]~feeder                                                                                    ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[7]~feeder                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[7]~feeder                                                                                    ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[5]~feeder                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[5]~feeder                                                                                    ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[2]~feeder                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[2]~feeder                                                                                    ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                                                                                        ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[9]  ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[8]  ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[11] ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]               ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[10] ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]               ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8    ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8~COUT  ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9    ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9       ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9    ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9~COUT  ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10   ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10      ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10   ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10~COUT ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita11   ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita11      ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[9]                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[9]                                                                                       ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[8]                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[8]                                                                                       ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal1~0                                                                                        ; |crc_system_test|MII_to_RCV:phy_inst|Equal1~0                                                                                           ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1                                                             ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1                                                                ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal0~0                                                                                        ; |crc_system_test|MII_to_RCV:phy_inst|Equal0~0                                                                                           ; combout          ;
; |crc_system_test|~GND                                                                                                                ; |crc_system_test|~GND                                                                                                                   ; combout          ;
; |crc_system_test|reset                                                                                                               ; |crc_system_test|reset~corein                                                                                                           ; combout          ;
; |crc_system_test|reset~clkctrl                                                                                                       ; |crc_system_test|reset~clkctrl                                                                                                          ; outclk           ;
; |crc_system_test|MII_to_RCV:phy_inst|y_current.reset~feeder                                                                          ; |crc_system_test|MII_to_RCV:phy_inst|y_current.reset~feeder                                                                             ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                                                                                        ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[9]  ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[8]  ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[11] ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]               ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_reg_bit1a[10] ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]               ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8    ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8~COUT  ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9    ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9       ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9    ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9~COUT  ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10   ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10      ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10   ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10~COUT ; cout             ;
; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita11   ; |crc_system_test|MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita11      ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[9]                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[9]                                                                                       ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[8]                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[8]                                                                                       ; regout           ;
; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[7]                                                                                    ; |crc_system_test|MII_to_RCV:phy_inst|addr_curr[7]                                                                                       ; regout           ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~4                                                           ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~4                                                              ; combout          ;
; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~9                                                           ; |crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|WideOr1~9                                                              ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|Equal0~0                                                                                        ; |crc_system_test|MII_to_RCV:phy_inst|Equal0~0                                                                                           ; combout          ;
; |crc_system_test|MII_to_RCV:phy_inst|y_current.reset                                                                                 ; |crc_system_test|MII_to_RCV:phy_inst|y_current.reset                                                                                    ; regout           ;
; |crc_system_test|~GND                                                                                                                ; |crc_system_test|~GND                                                                                                                   ; combout          ;
; |crc_system_test|reset                                                                                                               ; |crc_system_test|reset~corein                                                                                                           ; combout          ;
; |crc_system_test|reset~clkctrl                                                                                                       ; |crc_system_test|reset~clkctrl                                                                                                          ; outclk           ;
; |crc_system_test|MII_to_RCV:phy_inst|y_current.reset~feeder                                                                          ; |crc_system_test|MII_to_RCV:phy_inst|y_current.reset~feeder                                                                             ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 28 12:39:39 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port
Info: Using vector source file "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_system_test.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|crc_system_test|CRC_System:crc_system_inst|CRC_FSM:CRC_FSM_inst|state_reg.RESET" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|crc_system_test|MII_to_RCV:phy_inst|y_current.done" was synthesized away
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      87.96 %
Info: Number of transitions in simulation is 13134
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Tue Apr 28 12:39:40 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


