

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_162_3'
================================================================
* Date:           Sun May  7 10:30:14 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_3  |        7|        7|         4|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 7 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%aligned_word = alloca i32 1"   --->   Operation 8 'alloca' 'aligned_word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%aligned_word_4 = alloca i32 1"   --->   Operation 9 'alloca' 'aligned_word_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8 = alloca i32 1"   --->   Operation 10 'alloca' 'state_bstate_currIdx_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 11 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret_4 = alloca i32 1"   --->   Operation 13 'alloca' 'ret_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_8 = alloca i32 1"   --->   Operation 14 'alloca' 'state_bstate_n_bits_held_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baeState_0_constprop_load"   --->   Operation 15 'read' 'baeState_0_constprop_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln188_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln188"   --->   Operation 16 'read' 'zext_ln188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_ivlOffset_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_ivlOffset_5"   --->   Operation 17 'read' 'state_ivlOffset_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_5"   --->   Operation 18 'read' 'state_bstate_held_aligned_word_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_5"   --->   Operation 19 'read' 'state_bstate_n_bits_held_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_5"   --->   Operation 20 'read' 'state_bstate_currIdx_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_n_bits_held_5_read, i8 %state_bstate_n_bits_held_8"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_ivlOffset_5_read, i32 %ret_4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%store_ln0 = store i8 %state_bstate_n_bits_held_5_read, i8 %empty"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_ivlOffset_5_read, i32 %ret"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_bstate_currIdx_5_read, i32 %state_bstate_currIdx_8"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_held_aligned_word_5_read, i8 %aligned_word_4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_held_aligned_word_5_read, i8 %aligned_word"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = load i3 %i_3" [src/deBin.cpp:162]   --->   Operation 30 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln162 = icmp_eq  i3 %i, i3 4" [src/deBin.cpp:162]   --->   Operation 31 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln162 = add i3 %i, i3 1" [src/deBin.cpp:162]   --->   Operation 32 'add' 'add_ln162' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %.split12, void %.preheader17.preheader.exitStub" [src/deBin.cpp:162]   --->   Operation 33 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i3 %i" [src/deBin.cpp:163]   --->   Operation 34 'zext' 'zext_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln163 = add i4 %zext_ln188_read, i4 %zext_ln163" [src/deBin.cpp:163]   --->   Operation 35 'add' 'add_ln163' <Predicate = (!icmp_ln162)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i4 %add_ln163" [src/deBin.cpp:163]   --->   Operation 36 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sao_offset_abs_addr = getelementptr i8 %sao_offset_abs, i64 0, i64 %zext_ln163_1" [src/deBin.cpp:163]   --->   Operation 37 'getelementptr' 'sao_offset_abs_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sao_offset_sign_addr = getelementptr i1 %sao_offset_sign, i64 0, i64 %zext_ln163_1" [src/deBin.cpp:165]   --->   Operation 38 'getelementptr' 'sao_offset_sign_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%sao_offset_abs_load = load i4 %sao_offset_abs_addr" [src/deBin.cpp:163]   --->   Operation 39 'load' 'sao_offset_abs_load' <Predicate = (!icmp_ln162)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln162 = store i3 %add_ln162, i3 %i_3" [src/deBin.cpp:162]   --->   Operation 40 'store' 'store_ln162' <Predicate = (!icmp_ln162)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln162)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/deBin.cpp:162]   --->   Operation 42 'specloopname' 'specloopname_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%sao_offset_abs_load = load i4 %sao_offset_abs_addr" [src/deBin.cpp:163]   --->   Operation 43 'load' 'sao_offset_abs_load' <Predicate = (!icmp_ln162)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12> <RAM>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln163 = icmp_eq  i8 %sao_offset_abs_load, i8 0" [src/deBin.cpp:163]   --->   Operation 44 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln162)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void, void %.split12._crit_edge" [src/deBin.cpp:163]   --->   Operation 45 'br' 'br_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_load15 = load i8 %empty" [src/utils.cpp:13]   --->   Operation 46 'load' 'p_load15' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %p_load15, i8 0" [src/utils.cpp:13]   --->   Operation 47 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge21" [src/utils.cpp:13]   --->   Operation 48 'br' 'br_ln13' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %p_load15, i8 255" [src/utils.cpp:16]   --->   Operation 49 'add' 'add_ln16' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln17 = store i8 %add_ln16, i8 %empty" [src/utils.cpp:17]   --->   Operation 50 'store' 'store_ln17' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8_load = load i32 %state_bstate_currIdx_8" [src/utils.cpp:6]   --->   Operation 51 'load' 'state_bstate_currIdx_8_load' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %state_bstate_currIdx_8_load" [src/utils.cpp:5]   --->   Operation 52 'zext' 'zext_ln5' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 53 'getelementptr' 'bStream_addr' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%retVal_9 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 54 'load' 'retVal_9' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_8_load, i32 1" [src/utils.cpp:6]   --->   Operation 55 'add' 'add_ln6' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.70ns)   --->   "%store_ln46 = store i8 7, i8 %empty" [src/utils.cpp:46]   --->   Operation 56 'store' 'store_ln46' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 1.70>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_8" [src/utils.cpp:46]   --->   Operation 57 'store' 'store_ln46' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%aligned_word_load_2 = load i8 %aligned_word" [src/utils.cpp:14]   --->   Operation 58 'load' 'aligned_word_load_2' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %p_load15" [src/utils.cpp:13]   --->   Operation 59 'zext' 'zext_ln13' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %aligned_word_load_2" [src/utils.cpp:14]   --->   Operation 60 'zext' 'zext_ln14' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 61 'add' 'add_ln14' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 62 'sext' 'sext_ln14' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "%retVal = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 63 'lshr' 'retVal' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%retVal_8 = trunc i32 %retVal" [src/utils.cpp:11]   --->   Operation 64 'trunc' 'retVal_8' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_8" [src/utils.cpp:11]   --->   Operation 65 'zext' 'zext_ln11' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i70" [src/utils.cpp:17]   --->   Operation 66 'br' 'br_ln17' <Predicate = (!icmp_ln162 & !icmp_ln163 & !icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%retVal_9 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 67 'load' 'retVal_9' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_9, i32 7" [src/utils.cpp:42]   --->   Operation 68 'bitselect' 'tmp' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 69 'zext' 'zext_ln42' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%retVal_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 70 'bitconcatenate' 'retVal_4' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_9, i8 %aligned_word_4" [src/utils.cpp:46]   --->   Operation 71 'store' 'store_ln46' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_9, i8 %aligned_word" [src/utils.cpp:46]   --->   Operation 72 'store' 'store_ln46' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i70" [src/utils.cpp:46]   --->   Operation 73 'br' 'br_ln46' <Predicate = (!icmp_ln162 & !icmp_ln163 & icmp_ln13)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_load16 = load i8 %empty" [src/deBin.cpp:166]   --->   Operation 74 'load' 'p_load16' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln166 = store i8 %p_load16, i8 %state_bstate_n_bits_held_8" [src/deBin.cpp:166]   --->   Operation 75 'store' 'store_ln166' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 76 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %ret_load"   --->   Operation 77 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 79 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal_4, void %._crit_edge21, i9 %zext_ln11, void"   --->   Operation 80 'phi' 'val' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln1543 = trunc i32 %ret_load"   --->   Operation 81 'trunc' 'trunc_ln1543' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln1543_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1543_2' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln1543_2, i9 %val"   --->   Operation 83 'or' 'or_ln1543' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %ret_load, i32 8, i32 30"   --->   Operation 84 'partselect' 'tmp_s' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ret_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 85 'bitconcatenate' 'ret_2' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret_2, i32 %baeState_0_constprop_load_read"   --->   Operation 86 'icmp' 'icmp_ln1076' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret_2, i32 %baeState_0_constprop_load_read"   --->   Operation 87 'sub' 'sub_ln229' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.69ns)   --->   "%ret_5 = select i1 %icmp_ln1076, i32 %ret_2, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 88 'select' 'ret_5' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%binVal = xor i1 %icmp_ln1076, i1 1" [src/arith_dec.cpp:76]   --->   Operation 89 'xor' 'binVal' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln165 = store i1 %binVal, i4 %sao_offset_sign_addr" [src/deBin.cpp:165]   --->   Operation 90 'store' 'store_ln165' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_4 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln166 = store i32 %ret_5, i32 %ret_4" [src/deBin.cpp:166]   --->   Operation 91 'store' 'store_ln166' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 1.58>
ST_4 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln166 = store i32 %ret_5, i32 %ret" [src/deBin.cpp:166]   --->   Operation 92 'store' 'store_ln166' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 1.58>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln166 = br void %.split12._crit_edge" [src/deBin.cpp:166]   --->   Operation 93 'br' 'br_ln166' <Predicate = (!icmp_ln162 & !icmp_ln163)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%aligned_word_load = load i8 %aligned_word"   --->   Operation 94 'load' 'aligned_word_load' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%aligned_word_4_load = load i8 %aligned_word_4"   --->   Operation 95 'load' 'aligned_word_4_load' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_8_load_1 = load i32 %state_bstate_currIdx_8"   --->   Operation 96 'load' 'state_bstate_currIdx_8_load_1' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_load14 = load i8 %empty"   --->   Operation 97 'load' 'p_load14' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%ret_4_load = load i32 %ret_4"   --->   Operation 98 'load' 'ret_4_load' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_8_load = load i8 %state_bstate_n_bits_held_8"   --->   Operation 99 'load' 'state_bstate_n_bits_held_8_load' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_8_out, i32 %state_bstate_currIdx_8_load_1"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_8_out, i8 %state_bstate_n_bits_held_8_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_8_out, i8 %aligned_word_4_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_ivlOffset_6_out, i32 %ret_4_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %aligned_word_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out1, i8 %p_load14"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln1543 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %p_out2, i31 %empty_46"   --->   Operation 106 'write' 'write_ln1543' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_bstate_currIdx_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_n_bits_held_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_held_aligned_word_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_ivlOffset_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln188]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sao_offset_abs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sao_offset_sign]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ baeState_0_constprop_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_bstate_currIdx_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_n_bits_held_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_held_aligned_word_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_ivlOffset_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                                   (alloca           ) [ 01000]
aligned_word                          (alloca           ) [ 01111]
aligned_word_4                        (alloca           ) [ 01111]
state_bstate_currIdx_8                (alloca           ) [ 01111]
ret                                   (alloca           ) [ 01111]
empty                                 (alloca           ) [ 01111]
ret_4                                 (alloca           ) [ 01111]
state_bstate_n_bits_held_8            (alloca           ) [ 01111]
baeState_0_constprop_load_read        (read             ) [ 01111]
zext_ln188_read                       (read             ) [ 00000]
state_ivlOffset_5_read                (read             ) [ 00000]
state_bstate_held_aligned_word_5_read (read             ) [ 00000]
state_bstate_n_bits_held_5_read       (read             ) [ 00000]
state_bstate_currIdx_5_read           (read             ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
store_ln0                             (store            ) [ 00000]
br_ln0                                (br               ) [ 00000]
i                                     (load             ) [ 00000]
icmp_ln162                            (icmp             ) [ 01111]
add_ln162                             (add              ) [ 00000]
br_ln162                              (br               ) [ 00000]
zext_ln163                            (zext             ) [ 00000]
add_ln163                             (add              ) [ 00000]
zext_ln163_1                          (zext             ) [ 00000]
sao_offset_abs_addr                   (getelementptr    ) [ 01100]
sao_offset_sign_addr                  (getelementptr    ) [ 01111]
store_ln162                           (store            ) [ 00000]
br_ln0                                (br               ) [ 00000]
specloopname_ln162                    (specloopname     ) [ 00000]
sao_offset_abs_load                   (load             ) [ 00000]
icmp_ln163                            (icmp             ) [ 01111]
br_ln163                              (br               ) [ 00000]
p_load15                              (load             ) [ 01010]
icmp_ln13                             (icmp             ) [ 01111]
br_ln13                               (br               ) [ 00000]
add_ln16                              (add              ) [ 00000]
store_ln17                            (store            ) [ 00000]
state_bstate_currIdx_8_load           (load             ) [ 00000]
zext_ln5                              (zext             ) [ 00000]
bStream_addr                          (getelementptr    ) [ 01010]
add_ln6                               (add              ) [ 00000]
store_ln46                            (store            ) [ 00000]
store_ln46                            (store            ) [ 00000]
aligned_word_load_2                   (load             ) [ 00000]
zext_ln13                             (zext             ) [ 00000]
zext_ln14                             (zext             ) [ 00000]
add_ln14                              (add              ) [ 00000]
sext_ln14                             (sext             ) [ 00000]
retVal                                (lshr             ) [ 00000]
retVal_8                              (trunc            ) [ 00000]
zext_ln11                             (zext             ) [ 01011]
br_ln17                               (br               ) [ 01011]
retVal_9                              (load             ) [ 00000]
tmp                                   (bitselect        ) [ 00000]
zext_ln42                             (zext             ) [ 00000]
retVal_4                              (bitconcatenate   ) [ 01011]
store_ln46                            (store            ) [ 00000]
store_ln46                            (store            ) [ 00000]
br_ln46                               (br               ) [ 01011]
p_load16                              (load             ) [ 00000]
store_ln166                           (store            ) [ 00000]
ret_load                              (load             ) [ 00000]
empty_46                              (trunc            ) [ 00000]
specpipeline_ln0                      (specpipeline     ) [ 00000]
empty_47                              (speclooptripcount) [ 00000]
val                                   (phi              ) [ 01001]
trunc_ln1543                          (trunc            ) [ 00000]
shl_ln1543_2                          (bitconcatenate   ) [ 00000]
or_ln1543                             (or               ) [ 00000]
tmp_s                                 (partselect       ) [ 00000]
ret_2                                 (bitconcatenate   ) [ 00000]
icmp_ln1076                           (icmp             ) [ 00000]
sub_ln229                             (sub              ) [ 00000]
ret_5                                 (select           ) [ 00000]
binVal                                (xor              ) [ 00000]
store_ln165                           (store            ) [ 00000]
store_ln166                           (store            ) [ 00000]
store_ln166                           (store            ) [ 00000]
br_ln166                              (br               ) [ 00000]
aligned_word_load                     (load             ) [ 00000]
aligned_word_4_load                   (load             ) [ 00000]
state_bstate_currIdx_8_load_1         (load             ) [ 00000]
p_load14                              (load             ) [ 00000]
ret_4_load                            (load             ) [ 00000]
state_bstate_n_bits_held_8_load       (load             ) [ 00000]
write_ln0                             (write            ) [ 00000]
write_ln0                             (write            ) [ 00000]
write_ln0                             (write            ) [ 00000]
write_ln0                             (write            ) [ 00000]
write_ln0                             (write            ) [ 00000]
write_ln0                             (write            ) [ 00000]
write_ln1543                          (write            ) [ 00000]
ret_ln0                               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_bstate_currIdx_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_bstate_n_bits_held_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_bstate_held_aligned_word_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_ivlOffset_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln188">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sao_offset_abs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sao_offset_abs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sao_offset_sign">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sao_offset_sign"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="baeState_0_constprop_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bStream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_bstate_currIdx_8_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_8_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_bstate_n_bits_held_8_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_8_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_bstate_held_aligned_word_8_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_8_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_ivlOffset_6_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_6_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_out1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_out2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="aligned_word_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aligned_word/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="aligned_word_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aligned_word_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_bstate_currIdx_8_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ret_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ret_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="state_bstate_n_bits_held_8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="baeState_0_constprop_load_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="baeState_0_constprop_load_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln188_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln188_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="state_ivlOffset_5_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_ivlOffset_5_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="state_bstate_held_aligned_word_5_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_held_aligned_word_5_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="state_bstate_n_bits_held_5_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_n_bits_held_5_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="state_bstate_currIdx_5_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_currIdx_5_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln0_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln0_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln1543_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="31" slack="0"/>
<pin id="211" dir="0" index="2" bw="31" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1543/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sao_offset_abs_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sao_offset_abs_addr/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sao_offset_sign_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sao_offset_sign_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sao_offset_abs_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bStream_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bStream_addr/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retVal_9/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln165_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="3"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="val_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="255" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="val (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="val_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln162_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln162_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln163_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln163_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln163_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln162_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln163_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_load15_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln13_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln16_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln17_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="1"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="state_bstate_currIdx_8_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_8_load/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln46_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln46_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="aligned_word_load_2_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load_2/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln14_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln14_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="retVal_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="retVal_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln11_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln42_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="retVal_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal_4/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln46_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln46_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="2"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_load16_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="2"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln166_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="ret_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="3"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_46_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln1543_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="shl_ln1543_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1543_2/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln1543_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="0" index="1" bw="9" slack="0"/>
<pin id="483" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_s_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="23" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="ret_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="23" slack="0"/>
<pin id="499" dir="0" index="2" bw="9" slack="0"/>
<pin id="500" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_2/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln1076_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="3"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_ln229_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="3"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="ret_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_5/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="binVal_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="binVal/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln166_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="3"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln166_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="3"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="aligned_word_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="3"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="aligned_word_4_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="3"/>
<pin id="545" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_4_load/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="state_bstate_currIdx_8_load_1_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="3"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_8_load_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_load14_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="3"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load14/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="ret_4_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="3"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_4_load/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="state_bstate_n_bits_held_8_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="3"/>
<pin id="561" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_8_load/4 "/>
</bind>
</comp>

<comp id="563" class="1005" name="i_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="aligned_word_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="aligned_word "/>
</bind>
</comp>

<comp id="578" class="1005" name="aligned_word_4_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="aligned_word_4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="state_bstate_currIdx_8_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_8 "/>
</bind>
</comp>

<comp id="593" class="1005" name="ret_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="600" class="1005" name="empty_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="610" class="1005" name="ret_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ret_4 "/>
</bind>
</comp>

<comp id="617" class="1005" name="state_bstate_n_bits_held_8_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_8 "/>
</bind>
</comp>

<comp id="624" class="1005" name="baeState_0_constprop_load_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="3"/>
<pin id="626" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="baeState_0_constprop_load_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln162_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="634" class="1005" name="sao_offset_abs_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="1"/>
<pin id="636" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sao_offset_abs_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="sao_offset_sign_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="3"/>
<pin id="641" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="sao_offset_sign_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln163_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_load15_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_load15 "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln13_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="657" class="1005" name="bStream_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="1"/>
<pin id="659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bStream_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln11_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="667" class="1005" name="retVal_4_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="1"/>
<pin id="669" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="retVal_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="94" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="94" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="92" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="94" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="215" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="266"><net_src comp="154" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="142" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="154" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="142" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="160" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="148" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="148" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="302" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="302" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="136" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="337"><net_src comp="311" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="229" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="52" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="344" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="376"><net_src comp="364" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="372" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="394" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="242" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="242" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="242" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="471"><net_src comp="460" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="256" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="460" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="88" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="486" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="480" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="496" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="504" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="496" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="504" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="533"><net_src comp="514" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="514" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="566"><net_src comp="98" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="573"><net_src comp="102" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="581"><net_src comp="106" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="588"><net_src comp="110" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="596"><net_src comp="114" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="603"><net_src comp="118" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="609"><net_src comp="600" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="613"><net_src comp="122" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="620"><net_src comp="126" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="627"><net_src comp="130" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="633"><net_src comp="305" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="215" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="642"><net_src comp="222" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="647"><net_src comp="338" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="344" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="656"><net_src comp="347" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="235" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="665"><net_src comp="418" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="670"><net_src comp="434" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sao_offset_sign | {4 }
	Port: state_bstate_currIdx_8_out | {4 }
	Port: state_bstate_n_bits_held_8_out | {4 }
	Port: state_bstate_held_aligned_word_8_out | {4 }
	Port: state_ivlOffset_6_out | {4 }
	Port: p_out | {4 }
	Port: p_out1 | {4 }
	Port: p_out2 | {4 }
 - Input state : 
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : state_bstate_currIdx_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : state_bstate_n_bits_held_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : state_bstate_held_aligned_word_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : state_ivlOffset_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : zext_ln188 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : sao_offset_abs | {1 2 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : baeState_0_constprop_load | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_162_3 : bStream | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln162 : 2
		add_ln162 : 2
		br_ln162 : 3
		zext_ln163 : 2
		add_ln163 : 3
		zext_ln163_1 : 4
		sao_offset_abs_addr : 5
		sao_offset_sign_addr : 5
		sao_offset_abs_load : 6
		store_ln162 : 3
	State 2
		icmp_ln163 : 1
		br_ln163 : 2
		icmp_ln13 : 1
		br_ln13 : 2
		add_ln16 : 1
		store_ln17 : 2
		zext_ln5 : 1
		bStream_addr : 2
		retVal_9 : 3
		add_ln6 : 1
		store_ln46 : 2
	State 3
		zext_ln14 : 1
		add_ln14 : 1
		sext_ln14 : 2
		retVal : 3
		retVal_8 : 4
		zext_ln11 : 5
		tmp : 1
		zext_ln42 : 2
		retVal_4 : 3
		store_ln46 : 1
		store_ln46 : 1
		store_ln166 : 1
	State 4
		empty_46 : 1
		trunc_ln1543 : 1
		shl_ln1543_2 : 2
		or_ln1543 : 3
		tmp_s : 1
		ret_2 : 3
		icmp_ln1076 : 4
		sub_ln229 : 4
		ret_5 : 5
		binVal : 5
		store_ln165 : 5
		store_ln166 : 6
		store_ln166 : 6
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln1543 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|          |                  add_ln162_fu_311                 |    0    |    11   |
|          |                  add_ln163_fu_321                 |    0    |    13   |
|    add   |                  add_ln16_fu_353                  |    0    |    15   |
|          |                   add_ln6_fu_372                  |    0    |    39   |
|          |                  add_ln14_fu_398                  |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|
|          |                 icmp_ln162_fu_305                 |    0    |    8    |
|   icmp   |                 icmp_ln163_fu_338                 |    0    |    11   |
|          |                  icmp_ln13_fu_347                 |    0    |    11   |
|          |                 icmp_ln1076_fu_504                |    0    |    18   |
|----------|---------------------------------------------------|---------|---------|
|    sub   |                  sub_ln229_fu_509                 |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|
|  select  |                    ret_5_fu_514                   |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|
|   lshr   |                   retVal_fu_408                   |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|
|    or    |                  or_ln1543_fu_480                 |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|
|    xor   |                   binVal_fu_522                   |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|          |     baeState_0_constprop_load_read_read_fu_130    |    0    |    0    |
|          |            zext_ln188_read_read_fu_136            |    0    |    0    |
|   read   |         state_ivlOffset_5_read_read_fu_142        |    0    |    0    |
|          | state_bstate_held_aligned_word_5_read_read_fu_148 |    0    |    0    |
|          |    state_bstate_n_bits_held_5_read_read_fu_154    |    0    |    0    |
|          |      state_bstate_currIdx_5_read_read_fu_160      |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |               write_ln0_write_fu_166              |    0    |    0    |
|          |               write_ln0_write_fu_173              |    0    |    0    |
|          |               write_ln0_write_fu_180              |    0    |    0    |
|   write  |               write_ln0_write_fu_187              |    0    |    0    |
|          |               write_ln0_write_fu_194              |    0    |    0    |
|          |               write_ln0_write_fu_201              |    0    |    0    |
|          |             write_ln1543_write_fu_208             |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                 zext_ln163_fu_317                 |    0    |    0    |
|          |                zext_ln163_1_fu_327                |    0    |    0    |
|          |                  zext_ln5_fu_367                  |    0    |    0    |
|   zext   |                  zext_ln13_fu_391                 |    0    |    0    |
|          |                  zext_ln14_fu_394                 |    0    |    0    |
|          |                  zext_ln11_fu_418                 |    0    |    0    |
|          |                  zext_ln42_fu_430                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   sext   |                  sext_ln14_fu_404                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                  retVal_8_fu_414                  |    0    |    0    |
|   trunc  |                  empty_46_fu_463                  |    0    |    0    |
|          |                trunc_ln1543_fu_468                |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
| bitselect|                     tmp_fu_422                    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                  retVal_4_fu_434                  |    0    |    0    |
|bitconcatenate|                shl_ln1543_2_fu_472                |    0    |    0    |
|          |                    ret_2_fu_496                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|partselect|                    tmp_s_fu_486                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |    0    |   242   |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|        aligned_word_4_reg_578        |    8   |
|         aligned_word_reg_570         |    8   |
|         bStream_addr_reg_657         |    3   |
|baeState_0_constprop_load_read_reg_624|   32   |
|             empty_reg_600            |    8   |
|              i_3_reg_563             |    3   |
|           icmp_ln13_reg_653          |    1   |
|          icmp_ln162_reg_630          |    1   |
|          icmp_ln163_reg_644          |    1   |
|           p_load15_reg_648           |    8   |
|           retVal_4_reg_667           |    9   |
|             ret_4_reg_610            |   32   |
|              ret_reg_593             |   32   |
|      sao_offset_abs_addr_reg_634     |    4   |
|     sao_offset_sign_addr_reg_639     |    4   |
|    state_bstate_currIdx_8_reg_585    |   32   |
|  state_bstate_n_bits_held_8_reg_617  |    8   |
|              val_reg_253             |    9   |
|           zext_ln11_reg_662          |    9   |
+--------------------------------------+--------+
|                 Total                |   212  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_229 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   212  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   212  |   260  |
+-----------+--------+--------+--------+
