- name: CSR_MAP
  description: Control/Status Registers for DMA Engine
  addressBlocks:
  - name: GLOBAL_REGS
    offset: 0
    usage: register
    defaultRegWidth: 32
    registers:
    - name: GLOBAL_CONTROL
      description: Global DMA control register
      fields:
      - name: ENABLE
        bits: '[0:0]'
        access: read-write
        description: Global DMA enable
      - name: INTERRUPT_ENABLE
        bits: '[1:1]'
        access: read-write
        description: Global interrupt enable
      - name: PRIORITY_MODE
        bits: '[3:2]'
        access: read-write
        description: Channel priority mode
      - name: RESERVED_LOW
        bits: '[7:4]'
        access: read-only
      - name: ACTIVE_CHANNELS
        bits: '[15:8]'
        access: read-only
        description: Currently active channels
      - name: RESERVED_HIGH
        bits: '[31:16]'
        access: read-only
    - name: GLOBAL_STATUS
      description: Global DMA status register
      access: read-only
      fields:
      - name: BUSY
        bits: '[0:0]'
        access: read-only
        description: DMA engine busy
      - name: ERROR
        bits: '[1:1]'
        access: read-only
        description: Global error flag
      - name: RESERVED_LOW
        bits: '[7:2]'
        access: read-only
      - name: CHANNEL_DONE
        bits: '[15:8]'
        access: read-only
        description: Channel completion flags
      - name: RESERVED_HIGH
        bits: '[31:16]'
        access: read-only
  - name: DESCRIPTOR_RINGS
    offset: 4096
    usage: register
    defaultRegWidth: 32
    registers:
    - name: DESCRIPTOR
      count: 64
      stride: 16
      description: DMA descriptor (source, destination, length, control)
      registers:
      - name: SRC_ADDR
        offset: 0
        description: Source address for DMA transfer
        fields:
        - name: ADDRESS
          bits: '[31:0]'
          access: read-write
      - name: DST_ADDR
        offset: 4
        description: Destination address for DMA transfer
        fields:
        - name: ADDRESS
          bits: '[31:0]'
          access: read-write
      - name: LENGTH
        offset: 8
        description: Transfer length and control flags
        fields:
        - name: LENGTH
          bits: '[23:0]'
          access: read-write
          description: Transfer length in bytes
        - name: CONTROL
          bits: '[31:24]'
          access: read-write
          description: Transfer control flags
  - name: CHANNEL_CONFIGS
    offset: 8192
    usage: register
    defaultRegWidth: 32
    registers:
    - name: CHANNEL
      count: 8
      stride: 32
      description: DMA channel configuration and status
      registers:
      - name: CONFIG
        offset: 0
        description: Channel configuration register
        fields:
        - name: ENABLE
          bits: '[0:0]'
          access: read-write
          description: Channel enable
        - name: PRIORITY
          bits: '[3:1]'
          access: read-write
          description: Channel priority (0-7)
        - name: DIRECTION
          bits: '[4:4]'
          access: read-write
          description: Transfer direction
        - name: INCREMENT_SRC
          bits: '[5:5]'
          access: read-write
          description: Increment source address
        - name: INCREMENT_DST
          bits: '[6:6]'
          access: read-write
          description: Increment destination address
        - name: INTERRUPT_ENABLE
          bits: '[7:7]'
          access: read-write
          description: Channel interrupt enable
        - name: RESERVED
          bits: '[31:8]'
          access: read-only
      - name: STATUS
        offset: 4
        access: read-only
        description: Channel status register
        fields:
        - name: ACTIVE
          bits: '[0:0]'
          access: read-only
          description: Channel active
        - name: DONE
          bits: '[1:1]'
          access: read-only
          description: Transfer complete
        - name: ERROR
          bits: '[2:2]'
          access: read-only
          description: Transfer error
        - name: RESERVED
          bits: '[31:3]'
          access: read-only
      - name: CURRENT_SRC
        offset: 8
        access: read-only
        description: Current source address
        fields:
        - name: ADDRESS
          bits: '[31:0]'
          access: read-only
      - name: CURRENT_DST
        offset: 12
        access: read-only
        description: Current destination address
        fields:
        - name: ADDRESS
          bits: '[31:0]'
          access: read-only
