/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.37
Git Hash   : 49bf7f7
Built      : Dec 24 2022
Built type : Engineering
Log Time   : Tue Dec 27 12:29:53 2022 GMT

INFO: Created design: oneff_gemini. Project type: rtl
INFO: Adding SV_2009 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/dut.v 
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/pin_mapping.pin
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/constraints.sdc
INFO: Adding SV_2009 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v 
INFO: Adding C++ /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp 
INFO: ANL: ##################################################INFO: ANL: Analysis for design: oneff_geminiINFO: ANL: ##################################################INFO: ANL: Design didn't change: oneff_gemini, skipping analysis.INFO: ANL: Top Modules: dut
INFO: SRT: ##################################################INFO: SRT: RTL simulation for design: oneff_geminiINFO: SRT: ##################################################Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst  --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/dut.vCommand: make -j -C obj_dir/ -f Vsyn_tb.mk Vsyn_tbmake: Entering directory '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/oneff_gemini/obj_dir'
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/verilated.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
/usr/bin/perl /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsyn_tb.cpp Vsyn_tb___024root__DepSet_h019489bf__0.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0.cpp Vsyn_tb__Trace__0.cpp Vsyn_tb___024root__Slow.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0__Slow.cpp Vsyn_tb__Syms.cpp Vsyn_tb__Trace__0__Slow.cpp > Vsyn_tb__ALL.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vsyn_tb__ALL.o Vsyn_tb__ALL.cpp
echo "" > Vsyn_tb__ALL.verilator_deplist.tmp
Archive ar -rcs Vsyn_tb__ALL.a Vsyn_tb__ALL.o
g++    sim_main.o verilated.o verilated_fst_c.o Vsyn_tb__ALL.a   -lz    -o Vsyn_tb
rm Vsyn_tb__ALL.verilator_deplist.tmp
make: Leaving directory '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/oneff_gemini/obj_dir'
Command: obj_dir/Vsyn_tb syn_tb_rtl.fstWaveform file: syn_tb_rtl.fst
d = 0, q = 0
d = 0, q = 0
d = 1, q = 0
d = 1, q = 1
d = 0, q = 1
d = 0, q = 0
d = 1, q = 0
d = 0, q = 1
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
INFO: SRT: RTL simulation for design: oneff_gemini had endedINFO: SYN: ##################################################INFO: SYN: Synthesis for design: oneff_geminiINFO: SYN: ##################################################INFO: SYN: RS SynthesisINFO: SYN: Keep name: clock0INFO: SYN: Keep name: dINFO: SYN: Keep name: qINFO: SYN: Keep name: rstnINFO: SYN: Design didn't change: oneff_gemini, skipping synthesis.INFO: SGT: ##################################################INFO: SGT: Gate simulation for design: oneff_geminiINFO: SGT: ##################################################Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst  --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp oneff_gemini_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/primitives.vCommand: make -j -C obj_dir/ -f Vsyn_tb.mk Vsyn_tbmake: Entering directory '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/oneff_gemini/obj_dir'
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/verilated.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
/usr/bin/perl /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsyn_tb.cpp Vsyn_tb___024root__DepSet_h019489bf__0.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0.cpp Vsyn_tb__Trace__0.cpp Vsyn_tb___024root__Slow.cpp Vsyn_tb___024root__DepSet_h019489bf__0__Slow.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0__Slow.cpp Vsyn_tb__Syms.cpp Vsyn_tb__Trace__0__Slow.cpp > Vsyn_tb__ALL.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vsyn_tb__ALL.o Vsyn_tb__ALL.cpp
echo "" > Vsyn_tb__ALL.verilator_deplist.tmp
Archive ar -rcs Vsyn_tb__ALL.a Vsyn_tb__ALL.o
g++    sim_main.o verilated.o verilated_fst_c.o Vsyn_tb__ALL.a   -lz    -o Vsyn_tb
rm Vsyn_tb__ALL.verilator_deplist.tmp
make: Leaving directory '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/oneff_gemini/obj_dir'
Command: obj_dir/Vsyn_tb syn_tb_gate.fstWaveform file: syn_tb_gate.fst
d = 0, q = 0
d = 0, q = 0
d = 1, q = 0
d = 1, q = 1
d = 0, q = 1
d = 0, q = 0
d = 1, q = 0
d = 0, q = 1
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
INFO: SGT: Gate simulation for design: oneff_gemini had endedINFO: PAC: ##################################################INFO: PAC: Packing for design: oneff_geminiINFO: PAC: ##################################################INFO: PAC: Constraint: set_mode Mode_BP_SDR_A_RX Bank_VL_1_19 INFO: PAC: Constraint: set_pin_loc d Bank_VL_1_19 INFO: PAC: Constraint: set_mode Mode_BP_SDR_A_RX Bank_VL_1_21 INFO: PAC: Constraint: set_pin_loc rstn Bank_VL_1_21 INFO: PAC: Constraint: set_mode Mode_BP_SDR_A_TX Bank_VL_1_23 INFO: PAC: Constraint: set_pin_loc q Bank_VL_1_23 INFO: PAC: Constraint: create_clock -period 2.5 -name clock0 INFO: PAC: Constraint: set_input_delay 1 -clock clock0 [get_ports d] INFO: PAC: Constraint: set_input_delay 1 -clock clock0 [get_ports rstn] INFO: PAC: Constraint: set_output_delay 1 -clock clock0 [get_ports q] INFO: PAC: Design oneff_gemini packing reusedINFO: PLC: ##################################################INFO: PLC: Placement for design: oneff_geminiINFO: PLC: ##################################################INFO: PLC: Design oneff_gemini placement reusedINFO: RTE: ##################################################INFO: RTE: Routing for design: oneff_geminiINFO: RTE: ##################################################INFO: RTE: Design oneff_gemini routing reusedINFO: SPR: ##################################################INFO: SPR: Post-PnR simulation for design: oneff_geminiINFO: SPR: ##################################################Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH --trace-fst  --top-module syn_tb +1800-2009ext+.v +1800-2009ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/syn_tb.v --exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp  dut_post_synthesis.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/share/raptor/sim_models/rapidsilicon/genesis2/primitives.vCommand: make -j -C obj_dir/ -f Vsyn_tb.mk Vsyn_tbmake: Entering directory '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/oneff_gemini/obj_dir'
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o /nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/sim_main.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/verilated.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
/usr/bin/perl /nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsyn_tb.cpp Vsyn_tb___024root__DepSet_h019489bf__0.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0.cpp Vsyn_tb__Trace__0.cpp Vsyn_tb___024root__Slow.cpp Vsyn_tb___024root__DepSet_h019489bf__0__Slow.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0__Slow.cpp Vsyn_tb__Syms.cpp Vsyn_tb__Trace__0__Slow.cpp > Vsyn_tb__ALL.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vsyn_tb__ALL.o Vsyn_tb__ALL.cpp
echo "" > Vsyn_tb__ALL.verilator_deplist.tmp
Archive ar -rcs Vsyn_tb__ALL.a Vsyn_tb__ALL.o
g++    sim_main.o verilated.o verilated_fst_c.o Vsyn_tb__ALL.a   -lz    -o Vsyn_tb
rm Vsyn_tb__ALL.verilator_deplist.tmp
make: Leaving directory '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/oneff/oneff_gemini/obj_dir'
Command: obj_dir/Vsyn_tb syn_tb_pnr.fstWaveform file: syn_tb_pnr.fst
d = 0, q = 0
d = 0, q = 0
d = 1, q = 0
d = 1, q = 1
d = 0, q = 1
d = 0, q = 0
d = 1, q = 0
d = 0, q = 1
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
d = 0, q = 0
INFO: SPR: Post-PnR simulation for design: oneff_gemini had endedINFO: TMN: ##################################################INFO: TMN: Timing Analysis for design: oneff_geminiINFO: TMN: ##################################################INFO: TMN: Design oneff_gemini timing didn't changeINFO: BIT: ##################################################INFO: BIT: Bitstream generation for design "oneff_gemini" on device "GEMINI_10x8"INFO: BIT: ##################################################INFO: BIT: Design oneff_gemini bitstream didn't change