#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d9461e74b0 .scope module, "testbench" "testbench" 2 7;
 .timescale -9 -10;
v0x55d946207f60_0 .net "clk", 0 0, v0x55d946207b10_0;  1 drivers
v0x55d946208050_0 .net "d0_full", 0 0, v0x55d946207bb0_0;  1 drivers
v0x55d946208160_0 .net "d1_full", 0 0, v0x55d946207c50_0;  1 drivers
v0x55d946208250_0 .net "reset_L", 0 0, v0x55d946207cf0_0;  1 drivers
v0x55d946208340_0 .net "vc0_delay", 0 0, v0x55d946207160_0;  1 drivers
v0x55d946208430_0 .net "vc0_empty", 0 0, v0x55d946207d90_0;  1 drivers
v0x55d946208520_0 .net "vc0_read", 0 0, v0x55d9462073a0_0;  1 drivers
v0x55d9462085c0_0 .net "vc1_empty", 0 0, v0x55d946207e80_0;  1 drivers
v0x55d9462086b0_0 .net "vc1_read", 0 0, v0x55d9462075e0_0;  1 drivers
S_0x55d9461e7630 .scope module, "pop_vc0" "pop_delay_vc0" 2 22, 3 1 0, S_0x55d9461e74b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "d0_full"
    .port_info 3 /INPUT 1 "d1_full"
    .port_info 4 /INPUT 1 "vc0_empty"
    .port_info 5 /INPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "vc0_delay"
    .port_info 7 /OUTPUT 1 "vc0_read"
    .port_info 8 /OUTPUT 1 "vc1_read"
v0x55d9461e4100_0 .var "and_d0d1", 0 0;
v0x55d9461e4750_0 .var "and_vc0_0", 0 0;
v0x55d9461e4dc0_0 .var "and_vc0_1", 0 0;
v0x55d9461e5410_0 .net "clk", 0 0, v0x55d946207b10_0;  alias, 1 drivers
v0x55d9461e5a40_0 .net "d0_full", 0 0, v0x55d946207bb0_0;  alias, 1 drivers
v0x55d9461e6090_0 .net "d1_full", 0 0, v0x55d946207c50_0;  alias, 1 drivers
v0x55d9461e6280_0 .net "reset_L", 0 0, v0x55d946207cf0_0;  alias, 1 drivers
v0x55d946207160_0 .var "vc0_delay", 0 0;
v0x55d946207220_0 .var "vc0_delay_recordar", 0 0;
v0x55d9462072e0_0 .net "vc0_empty", 0 0, v0x55d946207d90_0;  alias, 1 drivers
v0x55d9462073a0_0 .var "vc0_read", 0 0;
v0x55d946207460_0 .var "vc0_read_recordar", 0 0;
v0x55d946207520_0 .net "vc1_empty", 0 0, v0x55d946207e80_0;  alias, 1 drivers
v0x55d9462075e0_0 .var "vc1_read", 0 0;
v0x55d9462076a0_0 .var "vc1_read_recordar", 0 0;
E_0x55d9461d1810 .event posedge, v0x55d9461e5410_0;
E_0x55d9461d1f30 .event edge, v0x55d9461e4750_0, v0x55d9461e4dc0_0;
E_0x55d9461d2880 .event edge, v0x55d9462072e0_0, v0x55d9461e4100_0, v0x55d946207520_0;
E_0x55d9461e25c0 .event edge, v0x55d9462072e0_0, v0x55d9461e4100_0;
E_0x55d9461e6000 .event edge, v0x55d9461e5a40_0, v0x55d9461e6090_0;
S_0x55d946207880 .scope module, "prb" "probador" 2 36, 4 1 0, S_0x55d9461e74b0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "d0_full"
    .port_info 3 /OUTPUT 1 "d1_full"
    .port_info 4 /OUTPUT 1 "vc0_empty"
    .port_info 5 /OUTPUT 1 "vc1_empty"
v0x55d946207b10_0 .var "clk", 0 0;
v0x55d946207bb0_0 .var "d0_full", 0 0;
v0x55d946207c50_0 .var "d1_full", 0 0;
v0x55d946207cf0_0 .var "reset_L", 0 0;
v0x55d946207d90_0 .var "vc0_empty", 0 0;
v0x55d946207e80_0 .var "vc1_empty", 0 0;
    .scope S_0x55d9461e7630;
T_0 ;
    %wait E_0x55d9461e6000;
    %load/vec4 v0x55d9461e5a40_0;
    %load/vec4 v0x55d9461e6090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9461e4100_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9461e4100_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d9461e7630;
T_1 ;
    %wait E_0x55d9461e25c0;
    %load/vec4 v0x55d9462072e0_0;
    %nor/r;
    %load/vec4 v0x55d9461e4100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9461e4750_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9461e4750_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d9461e7630;
T_2 ;
    %wait E_0x55d9461d2880;
    %load/vec4 v0x55d9462072e0_0;
    %load/vec4 v0x55d9461e4100_0;
    %nor/r;
    %and;
    %load/vec4 v0x55d946207520_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9461e4dc0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9461e4dc0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d9461e7630;
T_3 ;
    %wait E_0x55d9461d1f30;
    %load/vec4 v0x55d9461e4750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d946207220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d946207460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9462076a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d9461e4dc0_0;
    %load/vec4 v0x55d9461e4750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d946207220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d946207460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9462076a0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d946207220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d946207460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9462076a0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d9461e7630;
T_4 ;
    %wait E_0x55d9461d1810;
    %load/vec4 v0x55d9461e6280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55d9461e4750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55d946207220_0;
    %assign/vec4 v0x55d946207160_0, 0;
    %load/vec4 v0x55d946207460_0;
    %assign/vec4 v0x55d9462073a0_0, 0;
    %load/vec4 v0x55d9462076a0_0;
    %assign/vec4 v0x55d9462075e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55d9461e4dc0_0;
    %load/vec4 v0x55d9461e4750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55d946207220_0;
    %assign/vec4 v0x55d946207160_0, 0;
    %load/vec4 v0x55d946207460_0;
    %assign/vec4 v0x55d9462073a0_0, 0;
    %load/vec4 v0x55d9462076a0_0;
    %assign/vec4 v0x55d9462075e0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9462073a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9462075e0_0, 0;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9462073a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9462075e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d946207880;
T_5 ;
    %vpi_call 4 22 "$dumpfile", "./dump/pop_delay_vc0.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d946207d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207e80_0, 0;
    %wait E_0x55d9461d1810;
    %wait E_0x55d9461d1810;
    %vpi_call 4 78 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55d946207880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d946207b10_0, 0;
    %end;
    .thread T_6;
    .scope S_0x55d946207880;
T_7 ;
    %delay 20, 0;
    %load/vec4 v0x55d946207b10_0;
    %inv;
    %assign/vec4 v0x55d946207b10_0, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./pop_delay_vc0.v";
    "./probador.v";
