INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/DataChecker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataChecker'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Upcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Upcounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/ip/PWM_Over_Controller_0_1/sim/PWM_Over_Controller_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over_Controller_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/ip/PWM_Over_Comparator_0_3/sim/PWM_Over_Comparator_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over_Comparator_0_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/ip/PWM_Over_DataChecker_0_1/sim/PWM_Over_DataChecker_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over_DataChecker_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/ip/PWM_Over_Upcounter_0_1/sim/PWM_Over_Upcounter_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over_Upcounter_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/ip/PWM_Over_Reg_0_1/sim/PWM_Over_Reg_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over_Reg_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/sim/PWM_Over.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/PWM_OVer/hdl/PWM_Over_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Over_wrapper'
