Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 14 13:49:36 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                5.72e-03    0.159 1.04e+07    0.176 100.0
  U0_ALU (ALU)                            0.000 1.24e-02 4.20e+06 1.66e-02   9.4
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   0.9
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.7
  U1_RST_SYNC (RST_SYNC_1)             1.30e-05 2.26e-03 2.53e+04 2.30e-03   1.3
  U0_RST_SYNC (RST_SYNC_0)             1.30e-05 2.26e-03 2.53e+04 2.30e-03   1.3
  U0_CLK_GATE (CLK_GATE)               1.51e-03 4.67e-03 3.71e+04 6.23e-03   3.5
  U0_REGFILE (RegFile)                 1.93e-03    0.100 3.16e+06    0.105  60.1
  U0_UART (UART)                       9.53e-04 1.08e-03 1.50e+06 3.54e-03   2.0
    U0_UART_RX (UART_RX)               5.76e-04 8.21e-04 8.40e+05 2.24e-03   1.3
      rx_fsm (uart_rx_fsm)             5.35e-05 1.75e-04 1.54e+05 3.82e-04   0.2
      oversampling (data_sampling)     6.30e-06 9.12e-05 2.52e+05 3.49e-04   0.2
      counter (edge_counter)           1.62e-04 3.10e-04 1.47e+05 6.19e-04   0.4
      deserializer (DeSerializer)         0.000 1.60e-04 1.24e+05 2.84e-04   0.2
      U0_stop_check (STOP_CHECK)          0.000 2.00e-05 1.84e+04 3.84e-05   0.0
      U0_parity_check (Parity_Check)      0.000 2.00e-05 1.21e+05 1.41e-04   0.1
      start_check (STRT_CHECK)            0.000 2.00e-05 1.93e+04 3.94e-05   0.0
    U0_uarttx (TOP_TX)                 3.50e-04 2.34e-04 6.60e+05 1.24e-03   0.7
      MUX_tx (MUX4x1)                     0.000 7.83e-06 4.27e+04 5.06e-05   0.0
      SER1 (Serializer)                   0.000 9.23e-05 2.34e+05 3.26e-04   0.2
      parity (PARITY_CALC)                0.000 7.55e-05 2.64e+05 3.39e-04   0.2
      fsm_tx (FSM)                        0.000 3.36e-05 1.14e+05 1.48e-04   0.1
  U0_SYS_CTRL (SYS_CTRL)               5.02e-04 2.59e-02 8.74e+05 2.72e-02  15.5
    U0_CTRL_TX (CTRL_TX)                  0.000 2.19e-03 1.57e+05 2.34e-03   1.3
    U0_CTRL_RX (CTRL_RX)               2.32e-04 2.36e-02 7.08e+05 2.46e-02  14.0
  U0_ClkDiv (ClkDiv)                   2.78e-05 1.65e-04 2.22e+05 4.14e-04   0.2
  U0_bit_sync (BIT_SYNC)                  0.000 1.46e-03 2.06e+04 1.48e-03   0.8
  U1_uart_sync (DATA_SYNC_1)              0.000 1.01e-04 1.72e+05 2.73e-04   0.2
  U0_ref_sync (DATA_SYNC_0)               0.000 8.75e-03 1.72e+05 8.92e-03   5.1
1
