{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744024628988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744024628988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 08:17:08 2025 " "Processing started: Mon Apr  7 08:17:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744024628988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1744024628988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/jerre/Quartus/intelFPGA_lite/24.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ula ula " "Command: quartus_sh -t /home/jerre/Quartus/intelFPGA_lite/24.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ula ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1744024628989 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ula ula " "Quartus(args): --rtl_sim ula ula" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1744024628989 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1744024629233 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1744024629347 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1744024629349 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/jerre/sisdig/ula/simulation/questa/ula_run_msim_rtl_vhdl.do" {  } { { "/home/jerre/sisdig/ula/simulation/questa/ula_run_msim_rtl_vhdl.do" "0" { Text "/home/jerre/sisdig/ula/simulation/questa/ula_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/jerre/sisdig/ula/simulation/questa/ula_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1744024629467 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1744024629468 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1744024629480 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1744024629481 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/jerre/sisdig/ula/ula_nativelink_simulation.rpt" {  } { { "/home/jerre/sisdig/ula/ula_nativelink_simulation.rpt" "0" { Text "/home/jerre/sisdig/ula/ula_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/jerre/sisdig/ula/ula_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1744024629481 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/jerre/Quartus/intelFPGA_lite/24.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/jerre/Quartus/intelFPGA_lite/24.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1744024629482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744024629483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 08:17:09 2025 " "Processing ended: Mon Apr  7 08:17:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744024629483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744024629483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744024629483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1744024629483 ""}
