
*** Running vivado
    with args -log project1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project1_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Feb 26 11:54:30 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source project1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 490.453 ; gain = 210.430
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'c:/quad_frame_remapper/ip_repo'.
File in use: c:/quad_frame_remapper/ip_repo/ip/if/tmds_v1_0/tmds.xml
File ignored: c:/quad_frame_remapper/ip_repo/vivado-library-master/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'c:/quad_frame_remapper/ip_repo'.
File in use: c:/quad_frame_remapper/ip_repo/ip/if/tmds_v1_0/tmds_rtl.xml
File ignored: c:/quad_frame_remapper/ip_repo/vivado-library-master/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/quad_frame_remapper/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design C:/project9/project1.srcs/sources_1/bd/project1/project1.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 project1_xlconstant_0_0
project1_xlconstant_1_0
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 607.145 ; gain = 112.742
Command: synth_design -top project1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.352 ; gain = 492.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project1_wrapper' [c:/project9/project1.gen/sources_1/bd/project1/hdl/project1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6157] synthesizing module 'project1' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:645]
INFO: [Synth 8-6157] synthesizing module 'project1_axi_dynclk_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_axi_dynclk_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PXL_CLK_5X_O' of module 'project1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1024]
WARNING: [Synth 8-7071] port 'LOCKED_O' of module 'project1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1024]
WARNING: [Synth 8-7023] instance 'axi_dynclk_0' of module 'project1_axi_dynclk_0_0' has 25 connections declared, but only 23 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1024]
INFO: [Synth 8-6157] synthesizing module 'project1_axi_interconnect_0_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1703]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_5FZBV2' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_5FZBV2' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1Y54XF3' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:122]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1Y54XF3' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:122]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_66NWI5' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:237]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_66NWI5' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:237]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1X44Q0C' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:352]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1X44Q0C' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:352]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_6PU9XK' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:479]
INFO: [Synth 8-6157] synthesizing module 'project1_axi_interconnect_0_imp_auto_cc_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_interconnect_0_imp_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_axi_interconnect_0_imp_auto_cc_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_interconnect_0_imp_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project1_axi_interconnect_0_imp_auto_cc_0' is unconnected for instance 'auto_cc' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:602]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project1_axi_interconnect_0_imp_auto_cc_0' is unconnected for instance 'auto_cc' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:602]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'project1_axi_interconnect_0_imp_auto_cc_0' has 42 connections declared, but only 40 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:602]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_6PU9XK' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:479]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1T3LYMK' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:2534]
INFO: [Synth 8-6157] synthesizing module 'project1_axi_interconnect_0_imp_auto_pc_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_axi_interconnect_0_imp_auto_pc_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1T3LYMK' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:2534]
INFO: [Synth 8-6157] synthesizing module 'project1_axi_interconnect_0_imp_xbar_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_interconnect_0_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_axi_interconnect_0_imp_xbar_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_interconnect_0_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_axi_interconnect_0_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1703]
INFO: [Synth 8-6157] synthesizing module 'project1_axi_vdma_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_axi_vdma_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'project1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1187]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'project1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1187]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'project1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1187]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'project1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1187]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'project1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1187]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'project1_axi_vdma_0_0' has 67 connections declared, but only 62 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1187]
INFO: [Synth 8-6157] synthesizing module 'project1_dvi2rgb_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_dvi2rgb_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'pLocked' of module 'project1_dvi2rgb_0_0' is unconnected for instance 'dvi2rgb_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1250]
WARNING: [Synth 8-7023] instance 'dvi2rgb_0' of module 'project1_dvi2rgb_0_0' has 20 connections declared, but only 19 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1250]
INFO: [Synth 8-6157] synthesizing module 'project1_proc_sys_reset_0_1' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_proc_sys_reset_0_1' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project1_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_pixel' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1270]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project1_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_pixel' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1270]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'project1_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_pixel' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1270]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_pixel' of module 'project1_proc_sys_reset_0_1' has 10 connections declared, but only 7 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1270]
INFO: [Synth 8-6157] synthesizing module 'project1_processing_system7_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_processing_system7_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'project1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'project1_processing_system7_0_0' has 112 connections declared, but only 104 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1278]
INFO: [Synth 8-6157] synthesizing module 'project1_quad_frame_remapper_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_quad_frame_remapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_quad_frame_remapper_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_quad_frame_remapper_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWCACHE' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLOCK' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWPROT' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWQOS' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWVALID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_BREADY' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WDATA' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WLAST' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WSTRB' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WVALID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARADDR' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARBURST' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARCACHE' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARLEN' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARLOCK' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARPROT' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARQOS' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARREGION' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARSIZE' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARVALID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWREGION' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_RREADY' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WID' of module 'project1_quad_frame_remapper_0_0' is unconnected for instance 'quad_frame_remapper_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
WARNING: [Synth 8-7023] instance 'quad_frame_remapper_0' of module 'project1_quad_frame_remapper_0_0' has 100 connections declared, but only 67 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1383]
INFO: [Synth 8-6157] synthesizing module 'project1_rgb2dvi_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_rgb2dvi_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project1_rst_ps7_0_100M_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_rst_ps7_0_100M_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1462]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1462]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'project1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1462]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'project1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1462]
INFO: [Synth 8-6157] synthesizing module 'project1_proc_sys_reset_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_proc_sys_reset_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project1_proc_sys_reset_0_0' is unconnected for instance 'rst_ps7_0_142M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1470]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project1_proc_sys_reset_0_0' is unconnected for instance 'rst_ps7_0_142M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1470]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'project1_proc_sys_reset_0_0' is unconnected for instance 'rst_ps7_0_142M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1470]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'project1_proc_sys_reset_0_0' is unconnected for instance 'rst_ps7_0_142M' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1470]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_142M' of module 'project1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1470]
INFO: [Synth 8-6157] synthesizing module 'project1_smartconnect_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_smartconnect_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project1_util_ds_buf_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_util_ds_buf_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'project1_v_axi4s_vid_out_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_v_axi4s_vid_out_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'vtg_ce' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'locked' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'overflow' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'underflow' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'status' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'project1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'project1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 22 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1586]
INFO: [Synth 8-6157] synthesizing module 'project1_v_tc_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_v_tc_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'project1_v_tc_0_0' is unconnected for instance 'v_tc_in' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1609]
WARNING: [Synth 8-7023] instance 'v_tc_in' of module 'project1_v_tc_0_0' has 31 connections declared, but only 30 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1609]
INFO: [Synth 8-6157] synthesizing module 'project1_v_tc_0_1' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_tc_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_v_tc_0_1' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_tc_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'project1_v_tc_0_1' is unconnected for instance 'v_tc_out' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1640]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'project1_v_tc_0_1' is unconnected for instance 'v_tc_out' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1640]
WARNING: [Synth 8-7023] instance 'v_tc_out' of module 'project1_v_tc_0_1' has 33 connections declared, but only 31 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1640]
INFO: [Synth 8-6157] synthesizing module 'project1_v_vid_in_axi4s_0_0' [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'project1_v_vid_in_axi4s_0_0' (0#1) [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/.Xil/Vivado-40428-koyanagi/realtime/project1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'project1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1672]
WARNING: [Synth 8-7071] port 'vtd_field_id' of module 'project1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1672]
WARNING: [Synth 8-7071] port 'overflow' of module 'project1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1672]
WARNING: [Synth 8-7071] port 'underflow' of module 'project1_v_vid_in_axi4s_0_0' is unconnected for instance 'v_vid_in_axi4s_0' [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1672]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'project1_v_vid_in_axi4s_0_0' has 28 connections declared, but only 24 given [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:1672]
INFO: [Synth 8-6157] synthesizing module 'project1_xlconstant_0_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_xlconstant_0_0/synth/project1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/project9/project1.gen/sources_1/bd/project1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'project1_xlconstant_0_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_xlconstant_0_0/synth/project1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'project1_xlconstant_1_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_xlconstant_1_0/synth/project1_xlconstant_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'project1_xlconstant_1_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_xlconstant_1_0/synth/project1_xlconstant_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'project1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/synth/project1.v:645]
INFO: [Synth 8-6155] done synthesizing module 'project1_wrapper' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/hdl/project1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1T3LYMK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1T3LYMK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[8] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[7] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[6] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[8] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[7] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[6] in module m04_couplers_imp_6PU9XK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1X44Q0C is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1X44Q0C is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1X44Q0C is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1X44Q0C is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_66NWI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_66NWI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_66NWI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_66NWI5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1Y54XF3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1Y54XF3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1Y54XF3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1Y54XF3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_5FZBV2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_5FZBV2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_5FZBV2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_5FZBV2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.090 ; gain = 614.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.090 ; gain = 614.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.090 ; gain = 614.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1455.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_processing_system7_0_0/project1_processing_system7_0_0/project1_processing_system7_0_0_in_context.xdc] for cell 'project1_i/processing_system7_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_processing_system7_0_0/project1_processing_system7_0_0/project1_processing_system7_0_0_in_context.xdc] for cell 'project1_i/processing_system7_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/project1_dvi2rgb_0_0/project1_dvi2rgb_0_0_in_context.xdc] for cell 'project1_i/dvi2rgb_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_dvi2rgb_0_0/project1_dvi2rgb_0_0/project1_dvi2rgb_0_0_in_context.xdc] for cell 'project1_i/dvi2rgb_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/project1_rgb2dvi_0_0/project1_rgb2dvi_0_0_in_context.xdc] for cell 'project1_i/rgb2dvi_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rgb2dvi_0_0/project1_rgb2dvi_0_0/project1_rgb2dvi_0_0_in_context.xdc] for cell 'project1_i/rgb2dvi_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'project1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0/project1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'project1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'project1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0/project1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'project1_i/v_vid_in_axi4s_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0/project1_axi_vdma_0_0_in_context.xdc] for cell 'project1_i/axi_vdma_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_vdma_0_0/project1_axi_vdma_0_0/project1_axi_vdma_0_0_in_context.xdc] for cell 'project1_i/axi_vdma_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0/project1_v_tc_0_0_in_context.xdc] for cell 'project1_i/v_tc_in'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_0/project1_v_tc_0_0/project1_v_tc_0_0_in_context.xdc] for cell 'project1_i/v_tc_in'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_1/project1_v_tc_0_1/project1_v_tc_0_1_in_context.xdc] for cell 'project1_i/v_tc_out'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_v_tc_0_1/project1_v_tc_0_1/project1_v_tc_0_1_in_context.xdc] for cell 'project1_i/v_tc_out'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_xbar_0/project1_axi_interconnect_0_imp_xbar_0/project1_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'project1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_xbar_0/project1_axi_interconnect_0_imp_xbar_0/project1_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'project1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_pc_0/project1_axi_interconnect_0_imp_auto_pc_0/project1_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'project1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_pc_0/project1_axi_interconnect_0_imp_auto_pc_0/project1_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'project1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0_in_context.xdc] for cell 'project1_i/axi_interconnect_0/m04_couplers/auto_cc'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0/project1_axi_interconnect_0_imp_auto_cc_0_in_context.xdc] for cell 'project1_i/axi_interconnect_0/m04_couplers/auto_cc'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rst_ps7_0_100M_0/project1_rst_ps7_0_100M_0/project1_proc_sys_reset_0_1_in_context.xdc] for cell 'project1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_rst_ps7_0_100M_0/project1_rst_ps7_0_100M_0/project1_proc_sys_reset_0_1_in_context.xdc] for cell 'project1_i/rst_ps7_0_100M'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0_in_context.xdc] for cell 'project1_i/rst_ps7_0_142M'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0/project1_proc_sys_reset_0_0_in_context.xdc] for cell 'project1_i/rst_ps7_0_142M'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1_in_context.xdc] for cell 'project1_i/proc_sys_reset_pixel'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1/project1_proc_sys_reset_0_1_in_context.xdc] for cell 'project1_i/proc_sys_reset_pixel'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_dynclk_0_0/project1_axi_dynclk_0_0/project1_axi_dynclk_0_0_in_context.xdc] for cell 'project1_i/axi_dynclk_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_axi_dynclk_0_0/project1_axi_dynclk_0_0/project1_axi_dynclk_0_0_in_context.xdc] for cell 'project1_i/axi_dynclk_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0_in_context.xdc] for cell 'project1_i/util_ds_buf_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0/project1_util_ds_buf_0_0_in_context.xdc] for cell 'project1_i/util_ds_buf_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/project1_smartconnect_0_0/project1_smartconnect_0_0_in_context.xdc] for cell 'project1_i/smartconnect_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/project1_smartconnect_0_0/project1_smartconnect_0_0_in_context.xdc] for cell 'project1_i/smartconnect_0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_quad_frame_remapper_0_0/project1_quad_frame_remapper_0_0/project1_quad_frame_remapper_0_0_in_context.xdc] for cell 'project1_i/quad_frame_remapper_0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_quad_frame_remapper_0_0/project1_quad_frame_remapper_0_0/project1_quad_frame_remapper_0_0_in_context.xdc] for cell 'project1_i/quad_frame_remapper_0'
Parsing XDC File [C:/project9/project1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_scl_io'. [C:/project9/project1.srcs/constrs_1/new/project1.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [C:/project9/project1.srcs/constrs_1/new/project1.xdc:35]
Finished Parsing XDC File [C:/project9/project1.srcs/constrs_1/new/project1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/project9/project1.srcs/constrs_1/new/project1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/project9/project1.srcs/constrs_1/new/project1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1498.062 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'project1_i/proc_sys_reset_pixel' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'project1_i/quad_frame_remapper_0' at clock pin 'ap_clk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'project1_i/v_tc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'project1_i/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1498.328 ; gain = 657.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1498.328 ; gain = 657.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1498.328 ; gain = 657.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1498.328 ; gain = 657.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module project1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module project1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1498.328 ; gain = 657.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1639.152 ; gain = 798.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.703 ; gain = 799.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1651.875 ; gain = 810.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |project1_axi_dynclk_0_0                   |         1|
|2     |project1_axi_interconnect_0_imp_xbar_0    |         1|
|3     |project1_axi_interconnect_0_imp_auto_cc_0 |         1|
|4     |project1_axi_interconnect_0_imp_auto_pc_0 |         1|
|5     |project1_axi_vdma_0_0                     |         1|
|6     |project1_dvi2rgb_0_0                      |         1|
|7     |project1_proc_sys_reset_0_1               |         1|
|8     |project1_processing_system7_0_0           |         1|
|9     |project1_quad_frame_remapper_0_0          |         1|
|10    |project1_rgb2dvi_0_0                      |         1|
|11    |project1_rst_ps7_0_100M_0                 |         1|
|12    |project1_proc_sys_reset_0_0               |         1|
|13    |project1_smartconnect_0_0                 |         1|
|14    |project1_util_ds_buf_0_0                  |         1|
|15    |project1_v_axi4s_vid_out_0_0              |         1|
|16    |project1_v_tc_0_0                         |         1|
|17    |project1_v_tc_0_1                         |         1|
|18    |project1_v_vid_in_axi4s_0_0               |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |project1_axi_dynclk_0                   |     1|
|2     |project1_axi_interconnect_0_imp_auto_cc |     1|
|3     |project1_axi_interconnect_0_imp_auto_pc |     1|
|4     |project1_axi_interconnect_0_imp_xbar    |     1|
|5     |project1_axi_vdma_0                     |     1|
|6     |project1_dvi2rgb_0                      |     1|
|7     |project1_proc_sys_reset_0               |     2|
|9     |project1_processing_system7_0           |     1|
|10    |project1_quad_frame_remapper_0          |     1|
|11    |project1_rgb2dvi_0                      |     1|
|12    |project1_rst_ps7_0_100M                 |     1|
|13    |project1_smartconnect_0                 |     1|
|14    |project1_util_ds_buf_0                  |     1|
|15    |project1_v_axi4s_vid_out_0              |     1|
|16    |project1_v_tc_0                         |     2|
|18    |project1_v_vid_in_axi4s_0               |     1|
|19    |IOBUF                                   |     2|
|20    |OBUF                                    |     2|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1885.223 ; gain = 1044.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1885.223 ; gain = 1000.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1885.223 ; gain = 1044.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1885.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: 520fad94
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1898.004 ; gain = 1290.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1898.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/synth_1/project1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file project1_wrapper_utilization_synth.rpt -pb project1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 26 11:55:47 2026...
