Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul_subexpression_dsr
Version: T-2022.03-SP2
Date   : Tue May 13 12:39:33 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.80
  Critical Path Slack:          -0.70
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -7.97
  No. of Violating Paths:       16.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                673
  Buf/Inv Cell Count:             189
  Buf Cell Count:                  27
  Inv Cell Count:                 162
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       673
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      654.093995
  Noncombinational Area:     0.000000
  Buf/Inv Area:            107.996000
  Total Buffer Area:            21.81
  Total Inverter Area:          86.18
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               654.093995
  Design Area:             654.093995


  Design Rules
  -----------------------------------
  Total Number of Nets:           689
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.39
  Logic Optimization:                  1.97
  Mapping Optimization:                2.15
  -----------------------------------------
  Overall Compile Time:                4.95
  Overall Compile Wall Clock Time:     5.16

  --------------------------------------------------------------------

  Design  WNS: 0.70  TNS: 7.97  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
