// Seed: 2608671080
module module_0 (
    output wand id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri1 id_12,
    output tri1 id_13,
    input wand id_14,
    input tri id_15,
    input wand id_16
);
  id_18 :
  assert property (@(posedge -1) 1'h0)
  else $signed(97);
  ;
  assign module_1.id_7 = 0;
  assign id_5 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7,
    input wand id_8,
    input wand id_9,
    output tri id_10,
    output tri1 id_11,
    input supply0 id_12,
    output tri1 id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_13,
      id_6,
      id_4,
      id_6,
      id_9,
      id_4,
      id_0,
      id_5,
      id_1,
      id_10,
      id_9,
      id_2,
      id_8,
      id_7,
      id_8,
      id_1,
      id_0
  );
  assign id_7 = id_2;
endmodule
