// Seed: 246456069
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4;
  logic id_5;
  wire  id_6;
  tri0  id_7;
  parameter id_8 = -1 - -1'h0;
  bit id_9;
  assign id_4 = id_7 == 1;
  assign id_7 = id_8 - 1;
  wire id_10;
  parameter id_11 = 1;
  always_latch #((1)) id_9 <= id_6;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_7
  );
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  nand primCall (
      id_7,
      id_2,
      id_19,
      id_4,
      id_1,
      id_17,
      id_12,
      id_3,
      id_9,
      id_10,
      id_16,
      id_21,
      id_20,
      id_11,
      id_18,
      id_14
  );
  wire id_22;
endmodule
