// Seed: 1744015044
module module_0 (
    output logic id_0,
    output reg   id_1
);
  always @(posedge id_2 or posedge id_2) begin
    id_1 <= 1;
  end
endmodule
