Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 16:13:43 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: key_detecter/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: key_detecter/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.253        0.000                      0                  662        0.185        0.000                      0                  662        4.500        0.000                       0                   246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.253        0.000                      0                  509        0.185        0.000                      0                  509        4.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.347        0.000                      0                  153        0.891        0.000                      0                  153  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 3.379ns (34.778%)  route 6.337ns (65.222%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.628     5.149    bird_unit/clk
    SLICE_X5Y15          FDCE                                         r  bird_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  bird_unit/s_y_reg_reg[2]/Q
                         net (fo=37, routed)          1.182     6.787    score_dispaly/num2[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124     6.911 r  score_dispaly/show_i_29/O
                         net (fo=1, routed)           0.000     6.911    score_dispaly/show_i_29_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.309 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.309    score_dispaly/show_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.548 r  score_dispaly/show_i_5/O[2]
                         net (fo=2, routed)           0.696     8.244    score_dispaly/show_i_5_n_5
    SLICE_X3Y17          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774     9.018 r  score_dispaly/show_i_1/O[3]
                         net (fo=11, routed)          0.850     9.868    score_dispaly/show/ddd/binary[13]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.306    10.174 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_13/O
                         net (fo=6, routed)           0.688    10.862    score_dispaly/show/ddd/thousands[3]_INST_0_i_13_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_8/O
                         net (fo=8, routed)           0.887    11.874    score_dispaly/show/ddd/thousands[3]_INST_0_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.998 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.788    12.786    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.150    12.936 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.614    13.550    score_dispaly/show/ddd/thousands[0]_INST_0_i_2_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.358    13.908 r  score_dispaly/show/ddd/thousands[0]_INST_0/O
                         net (fo=1, routed)           0.631    14.539    score_dispaly/show/bcd3[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.326    14.865 r  score_dispaly/show/decode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.865    score_dispaly/show/decode_next[0]
    SLICE_X7Y18          FDRE                                         r  score_dispaly/show/decode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.507    14.848    score_dispaly/show/clk
    SLICE_X7Y18          FDRE                                         r  score_dispaly/show/decode_reg_reg[0]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.032    15.118    score_dispaly/show/decode_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 3.151ns (33.363%)  route 6.294ns (66.637%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.628     5.149    bird_unit/clk
    SLICE_X5Y15          FDCE                                         r  bird_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  bird_unit/s_y_reg_reg[2]/Q
                         net (fo=37, routed)          1.182     6.787    score_dispaly/num2[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124     6.911 r  score_dispaly/show_i_29/O
                         net (fo=1, routed)           0.000     6.911    score_dispaly/show_i_29_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.309 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.309    score_dispaly/show_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.548 r  score_dispaly/show_i_5/O[2]
                         net (fo=2, routed)           0.696     8.244    score_dispaly/show_i_5_n_5
    SLICE_X3Y17          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774     9.018 r  score_dispaly/show_i_1/O[3]
                         net (fo=11, routed)          0.850     9.868    score_dispaly/show/ddd/binary[13]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.306    10.174 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_13/O
                         net (fo=6, routed)           0.688    10.862    score_dispaly/show/ddd/thousands[3]_INST_0_i_13_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_8/O
                         net (fo=8, routed)           0.887    11.874    score_dispaly/show/ddd/thousands[3]_INST_0_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.998 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.788    12.786    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.150    12.936 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.614    13.550    score_dispaly/show/ddd/thousands[0]_INST_0_i_2_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.332    13.882 r  score_dispaly/show/ddd/hundreds[1]_INST_0/O
                         net (fo=1, routed)           0.588    14.470    score_dispaly/show/bcd2[1]
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.124    14.594 r  score_dispaly/show/decode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.594    score_dispaly/show/decode_next[1]
    SLICE_X7Y18          FDRE                                         r  score_dispaly/show/decode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.507    14.848    score_dispaly/show/clk
    SLICE_X7Y18          FDRE                                         r  score_dispaly/show/decode_reg_reg[1]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)        0.031    15.117    score_dispaly/show/decode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 3.151ns (33.613%)  route 6.223ns (66.387%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.628     5.149    bird_unit/clk
    SLICE_X5Y15          FDCE                                         r  bird_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  bird_unit/s_y_reg_reg[2]/Q
                         net (fo=37, routed)          1.182     6.787    score_dispaly/num2[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124     6.911 r  score_dispaly/show_i_29/O
                         net (fo=1, routed)           0.000     6.911    score_dispaly/show_i_29_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.309 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.309    score_dispaly/show_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.548 r  score_dispaly/show_i_5/O[2]
                         net (fo=2, routed)           0.696     8.244    score_dispaly/show_i_5_n_5
    SLICE_X3Y17          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774     9.018 r  score_dispaly/show_i_1/O[3]
                         net (fo=11, routed)          0.850     9.868    score_dispaly/show/ddd/binary[13]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.306    10.174 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_13/O
                         net (fo=6, routed)           0.688    10.862    score_dispaly/show/ddd/thousands[3]_INST_0_i_13_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_8/O
                         net (fo=8, routed)           0.887    11.874    score_dispaly/show/ddd/thousands[3]_INST_0_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.998 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.788    12.786    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.150    12.936 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.714    13.650    score_dispaly/show/ddd/thousands[0]_INST_0_i_2_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I3_O)        0.332    13.982 r  score_dispaly/show/ddd/hundreds[2]_INST_0/O
                         net (fo=1, routed)           0.417    14.400    score_dispaly/show/bcd2[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    14.524 r  score_dispaly/show/decode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.524    score_dispaly/show/decode_next[2]
    SLICE_X4Y19          FDRE                                         r  score_dispaly/show/decode_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.506    14.847    score_dispaly/show/clk
    SLICE_X4Y19          FDRE                                         r  score_dispaly/show/decode_reg_reg[2]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)        0.029    15.114    score_dispaly/show/decode_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_dispaly/show/decode_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 3.151ns (33.655%)  route 6.212ns (66.345%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.628     5.149    bird_unit/clk
    SLICE_X5Y15          FDCE                                         r  bird_unit/s_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  bird_unit/s_y_reg_reg[2]/Q
                         net (fo=37, routed)          1.182     6.787    score_dispaly/num2[2]
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124     6.911 r  score_dispaly/show_i_29/O
                         net (fo=1, routed)           0.000     6.911    score_dispaly/show_i_29_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.309 r  score_dispaly/show_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.309    score_dispaly/show_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.548 r  score_dispaly/show_i_5/O[2]
                         net (fo=2, routed)           0.696     8.244    score_dispaly/show_i_5_n_5
    SLICE_X3Y17          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774     9.018 r  score_dispaly/show_i_1/O[3]
                         net (fo=11, routed)          0.850     9.868    score_dispaly/show/ddd/binary[13]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.306    10.174 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_13/O
                         net (fo=6, routed)           0.688    10.862    score_dispaly/show/ddd/thousands[3]_INST_0_i_13_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_8/O
                         net (fo=8, routed)           0.887    11.874    score_dispaly/show/ddd/thousands[3]_INST_0_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.998 r  score_dispaly/show/ddd/thousands[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.788    12.786    score_dispaly/show/ddd/thousands[3]_INST_0_i_1_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.150    12.936 r  score_dispaly/show/ddd/thousands[0]_INST_0_i_2/O
                         net (fo=4, routed)           0.687    13.623    score_dispaly/show/ddd/thousands[0]_INST_0_i_2_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I3_O)        0.332    13.955 r  score_dispaly/show/ddd/hundreds[3]_INST_0/O
                         net (fo=1, routed)           0.432    14.388    score_dispaly/show/bcd2[3]
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124    14.512 r  score_dispaly/show/decode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.512    score_dispaly/show/decode_next[3]
    SLICE_X4Y18          FDRE                                         r  score_dispaly/show/decode_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.507    14.848    score_dispaly/show/clk
    SLICE_X4Y18          FDRE                                         r  score_dispaly/show/decode_reg_reg[3]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)        0.031    15.117    score_dispaly/show/decode_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 3.022ns (38.892%)  route 4.748ns (61.108%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.628     5.149    bird_unit/clk
    SLICE_X6Y15          FDCE                                         r  bird_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.667 r  bird_unit/s_y_reg_reg[0]/Q
                         net (fo=42, routed)          1.153     6.821    is_collide1/f_y[0]
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.416 r  is_collide1/collision_INST_0_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.416    is_collide1/collision_INST_0_i_87_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.655 f  is_collide1/collision_INST_0_i_79/O[2]
                         net (fo=3, routed)           0.671     8.326    is_collide1/collide4[7]
    SLICE_X14Y10         LUT2 (Prop_lut2_I1_O)        0.301     8.627 r  is_collide1/collision_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.627    is_collide1/collision_INST_0_i_75_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.003 r  is_collide1/collision_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.003    is_collide1/collision_INST_0_i_55_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.257 r  is_collide1/collision_INST_0_i_19/CO[0]
                         net (fo=1, routed)           0.689     9.946    is_collide1/collide3
    SLICE_X13Y10         LUT4 (Prop_lut4_I2_O)        0.367    10.313 r  is_collide1/collision_INST_0_i_5/O
                         net (fo=1, routed)           0.858    11.171    is_collide1/collide1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.124    11.295 r  is_collide1/collision_INST_0/O
                         net (fo=1, routed)           1.060    12.356    collisions[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    12.480 r  led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.316    12.795    game_FSM/collision
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.919 r  game_FSM/game_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.919    game_FSM/game_state_reg[2]_i_1_n_0
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.445    14.786    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.029    15.040    game_FSM/game_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 bird_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 3.022ns (38.913%)  route 4.744ns (61.087%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.628     5.149    bird_unit/clk
    SLICE_X6Y15          FDCE                                         r  bird_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.667 r  bird_unit/s_y_reg_reg[0]/Q
                         net (fo=42, routed)          1.153     6.821    is_collide1/f_y[0]
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.416 r  is_collide1/collision_INST_0_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.416    is_collide1/collision_INST_0_i_87_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.655 f  is_collide1/collision_INST_0_i_79/O[2]
                         net (fo=3, routed)           0.671     8.326    is_collide1/collide4[7]
    SLICE_X14Y10         LUT2 (Prop_lut2_I1_O)        0.301     8.627 r  is_collide1/collision_INST_0_i_75/O
                         net (fo=1, routed)           0.000     8.627    is_collide1/collision_INST_0_i_75_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.003 r  is_collide1/collision_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.003    is_collide1/collision_INST_0_i_55_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.257 f  is_collide1/collision_INST_0_i_19/CO[0]
                         net (fo=1, routed)           0.689     9.946    is_collide1/collide3
    SLICE_X13Y10         LUT4 (Prop_lut4_I2_O)        0.367    10.313 f  is_collide1/collision_INST_0_i_5/O
                         net (fo=1, routed)           0.858    11.171    is_collide1/collide1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.124    11.295 f  is_collide1/collision_INST_0/O
                         net (fo=1, routed)           1.060    12.356    collisions[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    12.480 f  led_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.312    12.791    game_FSM/collision
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  game_FSM/game_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.915    game_FSM/game_state_reg[1]_i_1_n_0
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.445    14.786    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.031    15.042    game_FSM/game_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 bird_unit/jump_t_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.585ns (22.630%)  route 5.419ns (77.370%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.569     5.090    bird_unit/clk
    SLICE_X9Y3           FDCE                                         r  bird_unit/jump_t_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.456     5.546 f  bird_unit/jump_t_reg_reg[13]/Q
                         net (fo=6, routed)           1.273     6.819    bird_unit/jump_t_reg[13]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.152     6.971 f  bird_unit/extra_up_reg[25]_i_13/O
                         net (fo=2, routed)           0.772     7.743    bird_unit/extra_up_reg[25]_i_13_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.348     8.091 f  bird_unit/extra_up_reg[25]_i_4/O
                         net (fo=55, routed)          0.925     9.016    bird_unit/extra_up_reg[25]_i_4_n_0
    SLICE_X9Y3           LUT2 (Prop_lut2_I0_O)        0.124     9.140 f  bird_unit/jump_t_reg[4]_i_3/O
                         net (fo=11, routed)          1.162    10.302    bird_unit/jump_t_reg[4]_i_3_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.150    10.452 r  bird_unit/y_start_reg[19]_i_5/O
                         net (fo=1, routed)           0.430    10.882    bird_unit/y_start_reg[19]_i_5_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.355    11.237 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.857    12.094    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X4Y1           FDCE                                         r  bird_unit/y_start_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.518    14.859    bird_unit/clk
    SLICE_X4Y1           FDCE                                         r  bird_unit/y_start_reg_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y1           FDCE (Setup_fdce_C_CE)      -0.205    14.879    bird_unit/y_start_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 bird_unit/jump_t_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 1.585ns (22.698%)  route 5.398ns (77.302%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.569     5.090    bird_unit/clk
    SLICE_X9Y3           FDCE                                         r  bird_unit/jump_t_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.456     5.546 f  bird_unit/jump_t_reg_reg[13]/Q
                         net (fo=6, routed)           1.273     6.819    bird_unit/jump_t_reg[13]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.152     6.971 f  bird_unit/extra_up_reg[25]_i_13/O
                         net (fo=2, routed)           0.772     7.743    bird_unit/extra_up_reg[25]_i_13_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.348     8.091 f  bird_unit/extra_up_reg[25]_i_4/O
                         net (fo=55, routed)          0.925     9.016    bird_unit/extra_up_reg[25]_i_4_n_0
    SLICE_X9Y3           LUT2 (Prop_lut2_I0_O)        0.124     9.140 f  bird_unit/jump_t_reg[4]_i_3/O
                         net (fo=11, routed)          1.162    10.302    bird_unit/jump_t_reg[4]_i_3_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.150    10.452 r  bird_unit/y_start_reg[19]_i_5/O
                         net (fo=1, routed)           0.430    10.882    bird_unit/y_start_reg[19]_i_5_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.355    11.237 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.836    12.073    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X7Y0           FDCE                                         r  bird_unit/y_start_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.518    14.859    bird_unit/clk
    SLICE_X7Y0           FDCE                                         r  bird_unit/y_start_reg_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y0           FDCE (Setup_fdce_C_CE)      -0.205    14.879    bird_unit/y_start_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 bird_unit/jump_t_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.585ns (22.729%)  route 5.388ns (77.271%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.569     5.090    bird_unit/clk
    SLICE_X9Y3           FDCE                                         r  bird_unit/jump_t_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.456     5.546 f  bird_unit/jump_t_reg_reg[13]/Q
                         net (fo=6, routed)           1.273     6.819    bird_unit/jump_t_reg[13]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.152     6.971 f  bird_unit/extra_up_reg[25]_i_13/O
                         net (fo=2, routed)           0.772     7.743    bird_unit/extra_up_reg[25]_i_13_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.348     8.091 f  bird_unit/extra_up_reg[25]_i_4/O
                         net (fo=55, routed)          0.925     9.016    bird_unit/extra_up_reg[25]_i_4_n_0
    SLICE_X9Y3           LUT2 (Prop_lut2_I0_O)        0.124     9.140 f  bird_unit/jump_t_reg[4]_i_3/O
                         net (fo=11, routed)          1.162    10.302    bird_unit/jump_t_reg[4]_i_3_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.150    10.452 r  bird_unit/y_start_reg[19]_i_5/O
                         net (fo=1, routed)           0.430    10.882    bird_unit/y_start_reg[19]_i_5_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.355    11.237 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.827    12.064    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  bird_unit/y_start_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.520    14.861    bird_unit/clk
    SLICE_X3Y2           FDCE                                         r  bird_unit/y_start_reg_reg[11]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.881    bird_unit/y_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 bird_unit/jump_t_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.585ns (22.729%)  route 5.388ns (77.271%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.569     5.090    bird_unit/clk
    SLICE_X9Y3           FDCE                                         r  bird_unit/jump_t_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.456     5.546 f  bird_unit/jump_t_reg_reg[13]/Q
                         net (fo=6, routed)           1.273     6.819    bird_unit/jump_t_reg[13]
    SLICE_X12Y2          LUT4 (Prop_lut4_I1_O)        0.152     6.971 f  bird_unit/extra_up_reg[25]_i_13/O
                         net (fo=2, routed)           0.772     7.743    bird_unit/extra_up_reg[25]_i_13_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.348     8.091 f  bird_unit/extra_up_reg[25]_i_4/O
                         net (fo=55, routed)          0.925     9.016    bird_unit/extra_up_reg[25]_i_4_n_0
    SLICE_X9Y3           LUT2 (Prop_lut2_I0_O)        0.124     9.140 f  bird_unit/jump_t_reg[4]_i_3/O
                         net (fo=11, routed)          1.162    10.302    bird_unit/jump_t_reg[4]_i_3_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.150    10.452 r  bird_unit/y_start_reg[19]_i_5/O
                         net (fo=1, routed)           0.430    10.882    bird_unit/y_start_reg[19]_i_5_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.355    11.237 r  bird_unit/y_start_reg[19]_i_1/O
                         net (fo=15, routed)          0.827    12.064    bird_unit/y_start_reg[19]_i_1_n_0
    SLICE_X3Y2           FDCE                                         r  bird_unit/y_start_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.520    14.861    bird_unit/clk
    SLICE_X3Y2           FDCE                                         r  bird_unit/y_start_reg_reg[12]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.205    14.881    bird_unit/y_start_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  2.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.475    bird_unit/clk
    SLICE_X5Y8           FDCE                                         r  bird_unit/btnU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  bird_unit/btnU_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.743    bird_unit/btnU_reg[3]
    SLICE_X4Y8           FDCE                                         r  bird_unit/btnU_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.990    bird_unit/clk
    SLICE_X4Y8           FDCE                                         r  bird_unit/btnU_reg_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.070     1.558    bird_unit/btnU_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.475    vsync_unit/clk
    SLICE_X7Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vsync_unit/h_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.155     1.771    vsync_unit/x[6]
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  vsync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vsync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X6Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.990    vsync_unit/clk
    SLICE_X6Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.120     1.608    vsync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.475    vsync_unit/clk
    SLICE_X6Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.164     1.639 r  vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=16, routed)          0.105     1.744    vsync_unit/x[5]
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.789 r  vsync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vsync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X7Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.990    vsync_unit/clk
    SLICE_X7Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X7Y9           FDCE (Hold_fdce_C_D)         0.091     1.579    vsync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.475    vsync_unit/clk
    SLICE_X7Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vsync_unit/h_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.159     1.775    vsync_unit/x[6]
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  vsync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vsync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X6Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.863     1.990    vsync_unit/clk
    SLICE_X6Y9           FDCE                                         r  vsync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.121     1.609    vsync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.567     1.450    bird_unit/clk
    SLICE_X12Y0          FDCE                                         r  bird_unit/extra_up_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  bird_unit/extra_up_reg_reg[1]/Q
                         net (fo=5, routed)           0.106     1.721    bird_unit/extra_up_reg[1]
    SLICE_X13Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  bird_unit/extra_up_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    bird_unit/extra_up_reg[2]_i_1_n_0
    SLICE_X13Y0          FDCE                                         r  bird_unit/extra_up_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.837     1.964    bird_unit/clk
    SLICE_X13Y0          FDCE                                         r  bird_unit/extra_up_reg_reg[2]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X13Y0          FDCE (Hold_fdce_C_D)         0.091     1.554    bird_unit/extra_up_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.765%)  route 0.136ns (42.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.567     1.450    bird_unit/clk
    SLICE_X13Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bird_unit/extra_up_reg_reg[9]/Q
                         net (fo=5, routed)           0.136     1.727    bird_unit/extra_up_reg[9]
    SLICE_X13Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  bird_unit/extra_up_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.772    bird_unit/extra_up_reg[10]_i_1_n_0
    SLICE_X13Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.837     1.964    bird_unit/clk
    SLICE_X13Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[10]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     1.542    bird_unit/extra_up_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/game_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  game_FSM/start_reg_reg/Q
                         net (fo=4, routed)           0.096     1.669    game_FSM/start_reg
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.099     1.768 r  game_FSM/game_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    game_FSM/game_state_reg[0]_i_1_n_0
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.831     1.958    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y13          FDCE (Hold_fdce_C_D)         0.092     1.537    game_FSM/game_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.022%)  route 0.172ns (47.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.567     1.450    bird_unit/clk
    SLICE_X13Y1          FDCE                                         r  bird_unit/extra_up_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  bird_unit/extra_up_reg_reg[8]/Q
                         net (fo=5, routed)           0.172     1.763    bird_unit/extra_up_reg[8]
    SLICE_X13Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  bird_unit/extra_up_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.808    bird_unit/extra_up_reg[9]_i_1_n_0
    SLICE_X13Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.837     1.964    bird_unit/clk
    SLICE_X13Y2          FDCE                                         r  bird_unit/extra_up_reg_reg[9]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.092     1.558    bird_unit/extra_up_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 bird_unit/x_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_time_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.683%)  route 0.196ns (51.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.583     1.466    bird_unit/clk
    SLICE_X7Y21          FDCE                                         r  bird_unit/x_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  bird_unit/x_state_reg_reg[1]/Q
                         net (fo=32, routed)          0.196     1.803    bird_unit/x_state_reg[1]
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  bird_unit/x_time_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.848    bird_unit/x_time_reg[9]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  bird_unit/x_time_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.849     1.976    bird_unit/clk
    SLICE_X6Y23          FDCE                                         r  bird_unit/x_time_reg_reg[9]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.121     1.598    bird_unit/x_time_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bird_unit/x_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/x_start_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.319%)  route 0.176ns (48.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.583     1.466    bird_unit/clk
    SLICE_X7Y21          FDCE                                         r  bird_unit/x_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  bird_unit/x_state_reg_reg[1]/Q
                         net (fo=32, routed)          0.176     1.784    bird_unit/x_state_reg[1]
    SLICE_X4Y21          LUT5 (Prop_lut5_I2_O)        0.045     1.829 r  bird_unit/x_start_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    bird_unit/x_start_reg[4]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  bird_unit/x_start_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.852     1.979    bird_unit/clk
    SLICE_X4Y21          FDCE                                         r  bird_unit/x_start_reg_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.091     1.571    bird_unit/x_start_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    pipe_rom_unit1/color_data[10]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    pipe_rom_unit1/color_data[2]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    pipe_rom_unit1/color_data[4]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    pipe_rom_unit1/color_data[6]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    pipe_rom_unit1/color_data[8]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    pipe_rom_unit1/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    object_rom_unit1/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y8     bird_unit/btnU_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y8     bird_unit/btnU_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13    game_FSM/game_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13    game_FSM/game_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13    game_FSM/game_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13    game_FSM/start_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    vsync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y12    vsync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y8     bird_unit/btnU_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y8     bird_unit/btnU_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y8     bird_unit/btnU_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y8     bird_unit/btnU_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y4    bird_unit/jump_t_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5     bird_unit/jump_t_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5    bird_unit/jump_t_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     bird_unit/jump_t_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     bird_unit/jump_t_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5    bird_unit/jump_t_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2     bird_unit/y_start_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2     bird_unit/y_start_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y3     bird_unit/y_start_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     bird_unit/y_start_reg_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 0.704ns (13.564%)  route 4.486ns (86.436%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.338    10.345    bird_unit/reset
    SLICE_X4Y0           FDCE                                         f  bird_unit/y_time_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.518    14.859    bird_unit/clk
    SLICE_X4Y0           FDCE                                         r  bird_unit/y_time_reg_reg[5]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y0           FDCE (Recov_fdce_C_CLR)     -0.405    14.692    bird_unit/y_time_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.704ns (13.633%)  route 4.460ns (86.367%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.312    10.319    bird_unit/reset
    SLICE_X3Y0           FDCE                                         f  bird_unit/y_time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.520    14.861    bird_unit/clk
    SLICE_X3Y0           FDCE                                         r  bird_unit/y_time_reg_reg[6]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405    14.681    bird_unit/y_time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_time_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.704ns (13.633%)  route 4.460ns (86.367%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.312    10.319    bird_unit/reset
    SLICE_X3Y0           FDCE                                         f  bird_unit/y_time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.520    14.861    bird_unit/clk
    SLICE_X3Y0           FDCE                                         r  bird_unit/y_time_reg_reg[7]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405    14.681    bird_unit/y_time_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.704ns (14.010%)  route 4.321ns (85.990%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.173    10.180    bird_unit/reset
    SLICE_X13Y3          FDCE                                         f  bird_unit/extra_up_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[13]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.704ns (14.010%)  route 4.321ns (85.990%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.173    10.180    bird_unit/reset
    SLICE_X13Y3          FDCE                                         f  bird_unit/extra_up_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[14]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.704ns (14.010%)  route 4.321ns (85.990%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.173    10.180    bird_unit/reset
    SLICE_X13Y3          FDCE                                         f  bird_unit/extra_up_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[15]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.704ns (14.010%)  route 4.321ns (85.990%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.173    10.180    bird_unit/reset
    SLICE_X13Y3          FDCE                                         f  bird_unit/extra_up_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y3          FDCE                                         r  bird_unit/extra_up_reg_reg[16]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.704ns (14.041%)  route 4.310ns (85.959%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.162    10.169    bird_unit/reset
    SLICE_X13Y4          FDCE                                         f  bird_unit/extra_up_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y4          FDCE                                         r  bird_unit/extra_up_reg_reg[17]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.704ns (14.041%)  route 4.310ns (85.959%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.162    10.169    bird_unit/reset
    SLICE_X13Y4          FDCE                                         f  bird_unit/extra_up_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y4          FDCE                                         r  bird_unit/extra_up_reg_reg[18]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 key_detecter/space_fsm/temp_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.704ns (14.041%)  route 4.310ns (85.959%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.634     5.155    key_detecter/space_fsm/clk
    SLICE_X5Y7           FDRE                                         r  key_detecter/space_fsm/temp_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 f  key_detecter/space_fsm/temp_pressed_reg/Q
                         net (fo=6, routed)           0.745     6.356    game_FSM/start
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.480 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.403     6.883    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.007 f  bird_unit_i_1/O
                         net (fo=153, routed)         3.162    10.169    bird_unit/reset
    SLICE_X13Y4          FDCE                                         f  bird_unit/extra_up_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.450    14.791    bird_unit/clk
    SLICE_X13Y4          FDCE                                         r  bird_unit/extra_up_reg_reg[19]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y4          FDCE (Recov_fdce_C_CLR)     -0.405    14.611    bird_unit/extra_up_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.231ns (26.081%)  route 0.655ns (73.919%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.349     2.331    bird_unit/reset
    SLICE_X6Y15          FDCE                                         f  bird_unit/s_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.985    bird_unit/clk
    SLICE_X6Y15          FDCE                                         r  bird_unit/s_y_reg_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.440    bird_unit/s_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.231ns (24.624%)  route 0.707ns (75.376%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.402     2.383    bird_unit/reset
    SLICE_X5Y17          FDCE                                         f  bird_unit/s_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.856     1.983    bird_unit/clk
    SLICE_X5Y17          FDCE                                         r  bird_unit/s_y_reg_reg[9]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X5Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    bird_unit/s_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.231ns (23.274%)  route 0.762ns (76.726%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.456     2.438    bird_unit/reset
    SLICE_X5Y16          FDCE                                         f  bird_unit/s_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     1.984    bird_unit/clk
    SLICE_X5Y16          FDCE                                         r  bird_unit/s_y_reg_reg[8]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    bird_unit/s_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.231ns (23.274%)  route 0.762ns (76.726%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.456     2.438    bird_unit/reset
    SLICE_X5Y16          FDPE                                         f  bird_unit/s_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     1.984    bird_unit/clk
    SLICE_X5Y16          FDPE                                         r  bird_unit/s_y_reg_reg[5]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    bird_unit/s_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.231ns (23.274%)  route 0.762ns (76.726%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.456     2.438    bird_unit/reset
    SLICE_X5Y16          FDPE                                         f  bird_unit/s_y_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     1.984    bird_unit/clk
    SLICE_X5Y16          FDPE                                         r  bird_unit/s_y_reg_reg[6]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    bird_unit/s_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.231ns (23.274%)  route 0.762ns (76.726%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.456     2.438    bird_unit/reset
    SLICE_X5Y16          FDPE                                         f  bird_unit/s_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     1.984    bird_unit/clk
    SLICE_X5Y16          FDPE                                         r  bird_unit/s_y_reg_reg[7]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    bird_unit/s_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_start_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.495%)  route 0.752ns (76.505%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.447     2.428    bird_unit/reset
    SLICE_X8Y1           FDCE                                         f  bird_unit/y_start_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.837     1.964    bird_unit/clk
    SLICE_X8Y1           FDCE                                         r  bird_unit/y_start_reg_reg[5]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X8Y1           FDCE (Remov_fdce_C_CLR)     -0.067     1.399    bird_unit/y_start_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.495%)  route 0.752ns (76.505%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.447     2.428    bird_unit/reset
    SLICE_X9Y1           FDCE                                         f  bird_unit/jump_t_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.837     1.964    bird_unit/clk
    SLICE_X9Y1           FDCE                                         r  bird_unit/jump_t_reg_reg[8]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X9Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.374    bird_unit/jump_t_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.218%)  route 0.809ns (77.782%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.503     2.485    bird_unit/reset
    SLICE_X5Y15          FDCE                                         f  bird_unit/s_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.985    bird_unit/clk
    SLICE_X5Y15          FDCE                                         r  bird_unit/s_y_reg_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    bird_unit/s_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/s_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.218%)  route 0.809ns (77.782%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.562     1.445    game_FSM/clk
    SLICE_X9Y13          FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.754    game_FSM/game_state_reg_reg_n_0_[2]
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.799 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.138     1.937    game_reset
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.982 f  bird_unit_i_1/O
                         net (fo=153, routed)         0.503     2.485    bird_unit/reset
    SLICE_X5Y15          FDCE                                         f  bird_unit/s_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.985    bird_unit/clk
    SLICE_X5Y15          FDCE                                         r  bird_unit/s_y_reg_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    bird_unit/s_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.070    





