# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/a9be" --include "../../../../riscv_microprocessor.gen/sources_1/bd/design_1/ipshared/a9be" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_bram_1/sim/system_axi_bram_ctrl_0_bram_1.v" \
"../../../../riscv_microprocessor.ip_user_files/bd/system/ip/system_blk_mem_gen_0_0/sim/system_blk_mem_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
