Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/WorkPlace/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2013f0a798f44d1fb10f5738f67bb300 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CPU_behav xil_defaultlib.tb_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_0' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v:345]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_1' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v:346]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/OneDrive - USTC/WorkPlace/2022spring/COD_Lab/Lab5/pipeline_cpu/pipeline_cpu.srcs/sources_1/imports/new/pipeline_CPU.v:347]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_inst_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.multi_mux
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_data_ram
Compiling module xil_defaultlib.pipeline_cpu
Compiling module xil_defaultlib.tb_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CPU_behav
