# SymbiYosys configuration for FullAdder formal verification
# This can be used for property checking on individual implementations

[options]
mode prove
depth 10

[engines]
smtbmc z3

[script]
read_verilog -sv FullAdder.sv
prep -top FullAdder

[files]
../output/sv-from-chisel/FullAdder.sv FullAdder.sv
