 
****************************************
Report : qor
Design : mul_A_bw32
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:56:53 2022
****************************************


  Timing Path Group 'MAIN_CLOCK'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.09
  Critical Path Slack:           2.37
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.44
  Total Hold Violation:      -1507.44
  No. of Hold Violations:     3477.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         31
  Hierarchical Port Count:       6014
  Leaf Cell Count:               7120
  Buf/Inv Cell Count:             693
  Buf Cell Count:                 153
  Inv Cell Count:                 540
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3582
  Sequential Cell Count:         3538
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10608.732956
  Noncombinational Area: 25176.521653
  Buf/Inv Area:            997.261075
  Total Buffer Area:           311.07
  Total Inverter Area:         686.19
  Macro/Black Box Area:      0.000000
  Net Area:               9697.183984
  -----------------------------------
  Cell Area:             35785.254610
  Design Area:           45482.438594


  Design Rules
  -----------------------------------
  Total Number of Nets:         11779
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: AIHA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.80
  Logic Optimization:                  4.07
  Mapping Optimization:               26.54
  -----------------------------------------
  Overall Compile Time:               35.02
  Overall Compile Wall Clock Time:    35.05

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.44  TNS: 1507.49  Number of Violating Paths: 3477

  --------------------------------------------------------------------


1
