# Verilog 4-bit Comparator

This project implements a 4-bit comparator in Verilog, tested with ModelSim.

## ğŸ§¾ Files
- `comparator_4bit.v` â€” 4-bit comparator design file
- `comparator_4bit_tb.v` â€” Testbench for simulation
- `monitor_log.txt` â€” Output log from testbench
- `wave_comparator_4bit_tb.png` â€” Waveform screenshot from ModelSim

## ğŸ” Function
Compares 4-bit inputs `a` and `b` and outputs:
- `gt` (a > b)
- `eq` (a == b)
- `lt` (a < b)

## ğŸ“Š Waveform

![Waveform](wave_comparator_4bit_tb.png)
