
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.2 EDK_MS2.63c
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x82020000
#define STDOUT_BASEADDRESS 0x82020000

/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR2_CONTROL */
#define XPAR_DDR2_CONTROL_DEVICE_ID 0
#define XPAR_DDR2_CONTROL_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR2_CONTROL_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR2_CONTROL_USE_STATIC_PHY 0
#define XPAR_DDR2_CONTROL_PM_ENABLE 0
#define XPAR_DDR2_CONTROL_NUM_PORTS 2
#define XPAR_DDR2_CONTROL_MEM_DATA_WIDTH 16
#define XPAR_DDR2_CONTROL_MEM_PART_NUM_BANK_BITS 3
#define XPAR_DDR2_CONTROL_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR2_CONTROL_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR2_CONTROL_MEM_TYPE DDR2
#define XPAR_DDR2_CONTROL_ECC_SEC_THRESHOLD 1
#define XPAR_DDR2_CONTROL_ECC_DEC_THRESHOLD 1
#define XPAR_DDR2_CONTROL_ECC_PEC_THRESHOLD 1
#define XPAR_DDR2_CONTROL_MEM_DQS_WIDTH 2
#define XPAR_DDR2_CONTROL_MPMC_CLK0_PERIOD_PS 8000


/******************************************************************/


/* Definitions for peripheral DDR2_CONTROL */
#define XPAR_DDR2_CONTROL_MPMC_BASEADDR 0x88000000
#define XPAR_DDR2_CONTROL_MPMC_HIGHADDR 0x8FFFFFFF
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL0 0x000
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL0 0x00d
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL2 0x018
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL2 0x025
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL3 0x026
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL3 0x02f
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL4 0x030
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL4 0x03d
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL5 0x03e
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL5 0x047
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL6 0x048
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL6 0x05b
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL7 0x05c
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL7 0x06a
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL8 0x06b
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL8 0x086
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL9 0x087
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL9 0x09d
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL10 0x09e
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL10 0x0a5
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL11 0x0a6
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL11 0x0ad
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL12 0x0ae
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL12 0x0b5
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL13 0x0b6
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL13 0x0bd
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL14 0x0be
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL14 0x0d0
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL15 0x0d1
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL15 0x0d8
#define XPAR_DDR2_CONTROL_BASEADDR_CTRL16 0x0d9
#define XPAR_DDR2_CONTROL_HIGHADDR_CTRL16 0x0da


/******************************************************************/

/* Canonical definitions for peripheral DDR2_CONTROL */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR2_CONTROL_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x88000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x8FFFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 2
#define XPAR_MPMC_0_MEM_DATA_WIDTH 16
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 3
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR2
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 2
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 8000


/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00003FFF


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00003FFF


/******************************************************************/


/* Definitions for peripheral ETH0 */
#define XPAR_ETH0_BASEADDR 0x82050000
#define XPAR_ETH0_HIGHADDR 0x8205FFFF


/* Definitions for peripheral ETH0_AUDIO_PACKETIZER */
#define XPAR_ETH0_AUDIO_PACKETIZER_BASEADDR 0x82090000
#define XPAR_ETH0_AUDIO_PACKETIZER_HIGHADDR 0x8209FFFF


/* Definitions for peripheral ETH1 */
#define XPAR_ETH1_BASEADDR 0x82070000
#define XPAR_ETH1_HIGHADDR 0x8207FFFF


/* Definitions for peripheral ETH1_AUDIO_PACKETIZER */
#define XPAR_ETH1_AUDIO_PACKETIZER_BASEADDR 0x820A0000
#define XPAR_ETH1_AUDIO_PACKETIZER_HIGHADDR 0x820AFFFF


/* Definitions for peripheral LABX_PTP0 */
#define XPAR_LABX_PTP0_BASEADDR 0x82080000
#define XPAR_LABX_PTP0_HIGHADDR 0x8208FFFF


/******************************************************************/


/* Definitions for peripheral FLASH_CONTROL */
#define XPAR_FLASH_CONTROL_NUM_BANKS_MEM 1


/******************************************************************/

/* Definitions for peripheral FLASH_CONTROL */
#define XPAR_FLASH_CONTROL_MEM0_BASEADDR 0x87000000
#define XPAR_FLASH_CONTROL_MEM0_HIGHADDR 0x87FFFFFF

/******************************************************************/

/* Canonical definitions for peripheral FLASH_CONTROL */
#define XPAR_EMC_0_NUM_BANKS_MEM 1
#define XPAR_EMC_0_MEM0_BASEADDR 0x87000000
#define XPAR_EMC_0_MEM0_HIGHADDR 0x87FFFFFF

/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 10
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral IRQ_CONTROL */
#define XPAR_IRQ_CONTROL_DEVICE_ID 0
#define XPAR_IRQ_CONTROL_BASEADDR 0x82000000
#define XPAR_IRQ_CONTROL_HIGHADDR 0x8200FFFF
#define XPAR_IRQ_CONTROL_KIND_OF_INTR 0xFFFFFCC1


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x82000000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8200FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_IRQ_CONTROL_DEVICE_ID
#define XPAR_SYSTEM_TIMER_INTERRUPT_MASK 0X000001
#define XPAR_IRQ_CONTROL_SYSTEM_TIMER_INTERRUPT_INTR 0
#define XPAR_LABX_PTP0_INTERRUPT_MASK 0X000002
#define XPAR_IRQ_CONTROL_LABX_PTP0_INTERRUPT_INTR 1
#define XPAR_ETH0_FIFO_INTERRUPT_MASK 0X000004
#define XPAR_IRQ_CONTROL_ETH0_FIFO_INTERRUPT_INTR 2
#define XPAR_ETH0_INTERRUPT_MASK 0X000008
#define XPAR_IRQ_CONTROL_ETH0_INTERRUPT_INTR 3
#define XPAR_ETH1_FIFO_INTERRUPT_MASK 0X000010
#define XPAR_IRQ_CONTROL_ETH1_FIFO_INTERRUPT_INTR 4
#define XPAR_ETH1_INTERRUPT_MASK 0X000020
#define XPAR_IRQ_CONTROL_ETH1_INTERRUPT_INTR 5
#define XPAR_MDM_0_INTERRUPT_MASK 0X000040
#define XPAR_IRQ_CONTROL_MDM_0_INTERRUPT_INTR 6
#define XPAR_SERIAL_CONSOLE_INTERRUPT_MASK 0X000080
#define XPAR_IRQ_CONTROL_SERIAL_CONSOLE_INTERRUPT_INTR 7
#define XPAR_ETH0_AUDIO_PACKETIZER_INTERRUPT_MASK 0X000100
#define XPAR_IRQ_CONTROL_ETH0_AUDIO_PACKETIZER_INTERRUPT_INTR 8
#define XPAR_ETH1_AUDIO_PACKETIZER_INTERRUPT_MASK 0X000200
#define XPAR_IRQ_CONTROL_ETH1_AUDIO_PACKETIZER_INTERRUPT_INTR 9

/******************************************************************/

/* Canonical definitions for peripheral IRQ_CONTROL */
#define XPAR_INTC_0_DEVICE_ID XPAR_IRQ_CONTROL_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x82000000
#define XPAR_INTC_0_HIGHADDR 0x8200FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFCC1

#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_IRQ_CONTROL_SYSTEM_TIMER_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_0_VEC_ID XPAR_IRQ_CONTROL_MDM_0_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_1_VEC_ID XPAR_IRQ_CONTROL_SERIAL_CONSOLE_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_BASEADDR 0x82010000
#define XPAR_MDM_0_HIGHADDR 0x8201FFFF
#define XPAR_MDM_0_DEVICE_ID 0
#define XPAR_MDM_0_BAUDRATE 0
#define XPAR_MDM_0_USE_PARITY 0
#define XPAR_MDM_0_ODD_PARITY 0
#define XPAR_MDM_0_DATA_BITS 0


/* Definitions for peripheral SERIAL_CONSOLE */
#define XPAR_SERIAL_CONSOLE_BASEADDR 0x82020000
#define XPAR_SERIAL_CONSOLE_HIGHADDR 0x8202FFFF
#define XPAR_SERIAL_CONSOLE_DEVICE_ID 1
#define XPAR_SERIAL_CONSOLE_BAUDRATE 115200
#define XPAR_SERIAL_CONSOLE_USE_PARITY 0
#define XPAR_SERIAL_CONSOLE_ODD_PARITY 1
#define XPAR_SERIAL_CONSOLE_DATA_BITS 8


/******************************************************************/


/* Canonical definitions for peripheral MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x82010000
#define XPAR_UARTLITE_0_HIGHADDR 0x8201FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1


/* Canonical definitions for peripheral SERIAL_CONSOLE */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_SERIAL_CONSOLE_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x82020000
#define XPAR_UARTLITE_1_HIGHADDR 0x8202FFFF
#define XPAR_UARTLITE_1_BAUDRATE 115200
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 1
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN -1


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral SYSTEM_TIMER */
#define XPAR_SYSTEM_TIMER_DEVICE_ID 0
#define XPAR_SYSTEM_TIMER_BASEADDR 0x82030000
#define XPAR_SYSTEM_TIMER_HIGHADDR 0x8203FFFF


/******************************************************************/

/* Canonical definitions for peripheral SYSTEM_TIMER */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_SYSTEM_TIMER_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x82030000
#define XPAR_TMRCTR_0_HIGHADDR 0x8203FFFF


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 62500000
#define XPAR_CPU_IPLB_FREQ_HZ 62500000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 62500000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 62500000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 62500000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 62500000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 1
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 2
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 14
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 62500000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 1
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 1
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 2
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 14
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "7.30.b"

/******************************************************************/

