================================================================================ 
Commit: 42b399f641f2d82fc7728001a7b3548846b2ec05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:39:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update Auto-Gen FSP files

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 63001b9414fefce09c31fad3eac0f3d9837bc1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:22:02 2020 -0700 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 2527.17

Hsd-es-id: NA
Original commit date: Wed Feb 26 17:14:06 2020 -0800
Change-Id: I83943310f83bd962728b2f29dc1154be637255bb
Original commit hash: 953dd69981d892180f6cf671131fcc1d4926f0a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5339ced7b5ee028585abcc7d09c8895183cceae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_UP3_A6/A7][20H1][Corp_ROC][Storage][Reg]SUT not entering to S4/Hybrid Shutdown with VMD & RTD3 enabled on Neptune Harbor

Fix to remove _PXP, _ON and _OFF methods of regular flow if they are mapped under VMD to avoid regular flow _OFF method of these RPs getting invoked by OS during entry to S4.

Hsd-es-id: 14011013267
Original commit date: Wed Feb 26 13:45:36 2020 -0800
Change-Id: I32ba221f0628e10e847ef9d52ed613786b4abcd4
Original commit hash: 0c0a0ef3af97937b5beb21d106ef0b9c3e8f8980

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: dd5662f85081c5473af058942ef1f735c3e9af4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Numbering scheme in CPU.asl should match MADT table generated by MinPlatform.

Make AcpiProcessorIds 0-based.

Hsd-es-id: 14010590859
Original commit date: Fri Jan 10 16:50:10 2020 +0800
Change-Id: If551a79ec9b45eb12916e87b782d7d5cadbd5086
Original commit hash: a85a10a23ac1c3fec7e3a64b0659a48b59d70b67

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl

================================================================================ 
Commit: c6ffb0e6e2c72c9063ab75fdcf270add10f16c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:55 2020 -0700 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM

1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
2. Add SETUP item to control the PCIe tunneling for USB4
3. Based on policy to program security level register.

Hsd-es-id: 2209619657
Original commit date: Wed Nov 20 11:58:53 2019 +0800
Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
Original commit hash: 76c0f2e60f3baf59621e49fd749b0ba238b6855b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 229d699e3592b87c11eab84cb841c46e57dcf26f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SUT hangs at PC 9C7F on giving power interrupt while performing Standalone Bios Capsule Update

Fix monolithic or other capsules (other than BIOS components) update interruption.

Hsd-es-id: 1607847757
Original commit date: Thu Feb 27 14:08:33 2020 +0800
Change-Id: I0945ac9031cb9ce60a0841599d19943f47cc0c32
Original commit hash: 8be386694d8d6400ec983f664a61625d5b701a3c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c

================================================================================ 
Commit: cf8da126f694488c5c74927229a65d79023b836a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:51 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW4919 - Part2

 - Aligned HSD 22010280506: BIOS does not retain overridden IMON slope/offset values.
 - In order to pass non-zero value to VR Strap Read, the response buffer must be defined.
   Currently the VrTopology.Fields only define 32bit [Lower DWORD].

Hsd-es-id: 14010630781
Original commit date: Thu Feb 27 11:34:13 2020 +0800
Change-Id: Ie3c379a248c88424f931b0b6bc46aa7a4b4b4c2f
Original commit hash: 0faf71e5b401ae2da3babb2e448aaa86190e4e14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c

================================================================================ 
Commit: 804ea50e8b56b76b2af8aa0840213522d5fdc787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:49 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW4919

 - Updates for 28W to cTDP 15W, 12W and 10W

Hsd-es-id: 14010630781
Original commit date: Wed Feb 26 16:19:29 2020 +0530
Change-Id: I8a0338415f2385fabc9b9ba2845fa2fa9ebf524b
Original commit hash: d410b4369c79bb5032bf9c1de28aba7844c7c7ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 5ea0a69c2ed9eda65d0d14ce0e9e99627d99bf1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:44 2020 -0700 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 2527.16

Hsd-es-id: TBD
Original commit date: Sun Feb 23 16:43:58 2020 -0800
Change-Id: I6bd0a322d5a120a89c2f412797c2ee7371de13bd
Original commit hash: c0339b8f25616f35834e8783e524fc7a29cdf008

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 855b0c8d0e3f6f7abc791e6bffe7974397f42ba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:41 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers

For HSTI driver to be able to properly read EPMASK Lock registers, P2SB needs to be unhidden

Hsd-es-id: 1609229169
Original commit date: Wed Feb 5 14:25:35 2020 +0100
Change-Id: I2b115e5c2124e3eebe03bc2c59b35704e4926ebf
Original commit hash: 93aaefeceab15c07ec3e8017847deef660847801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: d6754329ac9ec3dab3e1f63c9473bbfd8406e535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:39 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Increase max configurable delay _ON methods to support Power Valid to PERST# input inactive timing

Increased tunability of delay for PERST# deassertion after power on/en up to 200ms in BIOS setup menu since optane drive was getting dropped. Optane drives needs 150ms.

Hsd-es-id: 14010955001
Original commit date: Fri Feb 21 12:37:45 2020 -0800
Change-Id: I9fa1e906eb448d5a64593b2f7d18746288d62ae9
Original commit hash: 133ab975472a8112fb52280b84fb2363850f4950

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: bf0dd306eec1376d5157dccd94ecfa5b5d1f2dea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system

Even though both devices in TG share same power and clkreq, TG is pulling the circuit to drive clkreq asserted on both ports.
As per current implementation in BIOS RPn of TG CLKREQ# is only masked in FIA during RTD3 entry flow due to which Gen2 PLL is still active.
So added a WA to Mask/Unmask the clkreq on BOTH ports (RPn and RPn+2) for TG during D3Cold cycles to shutdown Gen2 PLL.

Hsd-es-id: 14010953615
Original commit date: Fri Feb 21 11:12:15 2020 -0800
Change-Id: Ifc1f8cf1134a062a8c887fb13ef1f09a736674b0
Original commit hash: 4c172711cc1485f65790473913884aa9c02f4445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: d9a31bcc1483715135bfa195fab38952d8f49b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:32 2020 -0700 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 2527.15

Hsd-es-id: TBD
Original commit date: Fri Feb 21 14:55:22 2020 -0800
Change-Id: I6b675c2281103ee8332afe6d01207cabcdb2968c
Original commit hash: 6a0d71ecb50359f0beeb9a2913705667373c364b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 693cff292a9521a0d57d58ee7702fa8d94bbb551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove SGx feature

-Remove SGX code from TGL codebase

Hsd-es-id: 14010181218
Original commit date: Mon Nov 25 17:28:13 2019 -0800
Change-Id: I67bf9c0c592cbb32a853186ad0a16c82fbcb53d8
Original commit hash: bb4dfa8b526f53f970d4b8a04addd1d34e773704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: bbfc30f82c63447b8f146c468fa5d607efce671f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:19 2020 -0700 
-------------------------------------------------------------------------------- 
Non-MRC KW fixes

Hsd-es-id: TBD
Original commit date: Wed Feb 19 14:45:01 2020 -0800
Change-Id: I05d339a3f1c861c4b24afc7eb65695bbb05bec41
Original commit hash: 0b97e5cbd16cf8b45eee77b1bf5b5b9943541a81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 92746adac42f0358f8efeaa22a2b4d8eb66f2f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:16 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system"

This reverts commit 473ccaa0368e77dbf661151dd45f1af6cbabb545.

Tere is a concern this extra delay might cause some other issues for other PCIe devices, 150ms is only required for the Optane drives.
Separating this code review into 2 code review.
1. code review for TG SLP_S0 WA
2. code review for revert the default back to 100 ms but keep tunability up to 200ms

Hsd-es-id: N/A
Original commit date: Fri Feb 21 10:18:58 2020 -0800
Change-Id: I57901bd2301ed83c67a751a5ca3d68774a2b7925
Original commit hash: 0af0b4209b121f515bc8b15ebdd0c557d46913ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: e6db5135486111f78c4070c1c3e02c566dd04e25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Mar 14 10:21:11 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers

For HSTI driver to be able to properly read EPMASK related registers, P2SB needs to be unhidden

Hsd-es-id: 1609229169
Original commit date: Thu Dec 5 14:56:00 2019 +0100
Change-Id: I9497b45a55b8506631146c378bbe09b7bcc9bbac
Original commit hash: cecfc9743e41bf58ac65537cf3f9622de1df0591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
