Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:191]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:315]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:325]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:138]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2194528308
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
