// Seed: 2026299241
module module_0 (
    output id_0,
    input logic id_1
    , id_2
);
  assign id_0 = 1;
  type_7(
      1, id_0
  );
  logic id_3;
  reg   id_4;
  initial begin
    id_4 <= 1;
  end
  logic id_5;
endmodule
module module_1 (
    input logic id_0,
    input id_1
);
  type_13(
      id_1, id_0
  );
  type_14 id_2 (
      1,
      id_3[1'b0 : 1'b0]
  );
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  type_18 id_8 (
      .id_0 (1),
      .id_1 (id_6),
      .id_2 (id_2),
      .id_3 (1),
      .id_4 (id_4),
      .id_5 (id_6),
      .id_6 (1'd0),
      .id_7 (1 - 1),
      .id_8 ((1)),
      .id_9 (1),
      .id_10(1),
      .id_11(id_6),
      .id_12(1),
      .id_13(1),
      .id_14(1),
      .id_15(1'h0)
  );
  logic id_9;
  logic id_10;
  type_21 id_11 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1 - 1),
      .id_4(id_10),
      .id_5(id_9 - id_10),
      .id_6(1 | 1 / 1'd0),
      .id_7(1)
  );
endmodule
