# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/18.1]/Lab6 {D:/intelFPGA_lite/18.1]/Lab6/half.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:46 on Mar 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/18.1]/Lab6" D:/intelFPGA_lite/18.1]/Lab6/half.v 
# -- Compiling module half
# 
# Top level modules:
# 	half
# End time: 15:11:46 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/18.1]/Lab6 {D:/intelFPGA_lite/18.1]/Lab6/full.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:46 on Mar 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/18.1]/Lab6" D:/intelFPGA_lite/18.1]/Lab6/full.v 
# -- Compiling module full
# 
# Top level modules:
# 	full
# End time: 15:11:46 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/18.1]/Lab6 {D:/intelFPGA_lite/18.1]/Lab6/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:46 on Mar 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/18.1]/Lab6" D:/intelFPGA_lite/18.1]/Lab6/adder.v 
# -- Compiling module adder
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 15:11:46 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1\]/Lab6/half.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:13 on Mar 11,2019
# vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1]/Lab6/half.v 
# -- Compiling module half
# 
# Top level modules:
# 	half
# End time: 15:12:13 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1\]/Lab6/full.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:32 on Mar 11,2019
# vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1]/Lab6/full.v 
# -- Compiling module full
# 
# Top level modules:
# 	full
# End time: 15:12:32 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1\]/Lab6/full.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:35 on Mar 11,2019
# vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1]/Lab6/full.v 
# -- Compiling module full
# 
# Top level modules:
# 	full
# End time: 15:12:35 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1\]/Lab6/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:47 on Mar 11,2019
# vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1]/Lab6/adder.v 
# -- Compiling module adder
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 15:12:47 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# vsim work.test 
# Start time: 15:12:53 on Mar 11,2019
# Loading work.test
# Loading work.adder
# Loading work.full
# Loading work.half
add wave -position end  sim:/test/A
add wave -position end  sim:/test/B
add wave -position end  sim:/test/M
add wave -position end  sim:/test/S
add wave -position end  sim:/test/C
run
# End time: 15:13:54 on Mar 11,2019, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
