<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64RegisterInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_f6f34bb863c83be24569949661875da3.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64RegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64RegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- AArch64RegisterInfo.h - AArch64 Register Information Impl --*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the MRegisterInfo class.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="AArch64RegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   17</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;AArch64GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>AArch64InstrInfo;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>RegScavenger;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structllvm_1_1AArch64RegisterInfo.html">   28</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="classAArch64GenRegisterInfo.html">AArch64GenRegisterInfo</a> {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> *TII;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *STI;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a2e98281e46a2670bd9600e0951732d2d">AArch64RegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> *tii, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *sti);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a6896d12716ccf4ba838e7deec95266c2">isReservedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#ade19b4b0e73d69326e926e7ba22da037">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> uint32_t *<a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a83c0bff0d210fa90eee7dc6e0cc0192c">getCallPreservedMask</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structllvm_1_1AArch64RegisterInfo.html#a3412da4a5b8c1999d660e6e780bcefaa">   43</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a3412da4a5b8c1999d660e6e780bcefaa">getCSRFirstUseCost</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// The cost will be compared against BlockFrequency where entry has the</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// value of 1 &lt;&lt; 14. A value of 5 will choose to spill or split really</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">// cold path instead of using a callee-saved register.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  }</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">// Calls involved in thread-local variable lookup save more registers than</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// normal calls, so they need a different mask to represent this.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">const</span> uint32_t *<a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a7e0c4b397e6a039c5d8c0f131c6e6eb4">getTLSCallPreservedMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// getThisReturnPreservedMask - Returns a call preserved mask specific to the</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// case that &#39;returned&#39; is on an i64 first argument if the calling convention</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// is one that can (partially) model this attribute with a preserved mask</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// (i.e. it is a calling convention that uses the same register for the first</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// i64 argument and an i64 return value)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// Should return NULL in the case that the calling convention does not have</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// this property</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint32_t *<a class="code" href="structllvm_1_1AArch64RegisterInfo.html#aefca2296728d31fa8e54576ae8bd7a0b">getThisReturnPreservedMask</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a366a7f426707271b798b4355c12ce57d">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a774a5b2a1b863baedbae7c5c9f62f360">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a192c197358f88606b27a80ceb34f2954">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a7926f85d35e77a4f1c4d9c041a0f7612">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#add6176251034fbacf30f8e906db5f347">useFPForScavengingIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#af81e5df3a149fe59116ca57fd66f92fa">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a83f94d5dd8793554e6f3be24bc75eea5">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a5551f4189eaad14bad41b6d52b39cbc8">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                          int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a586f39039a6a83b155c32ce721a8b006">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                    <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                    int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a8e54294c21fd62e16768b4127b3a5986">resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                         int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#ab4b3782490601ff04c29db478c5d0e8b">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#aa878f0f67e4c14b7ff1fea6fdd7bf25e">cannotEliminateFrame</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a51acc1b21295aa0d3e06392e26601e12">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a3d9cc746c80e0fe190d1624f4a02a8df">hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a882d7a4b3a59d3723dea6db66cc39045">getBaseRegister</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// Debug information queries.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a7f6c6c33084f611f7802dfb96d7d910e">getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AArch64RegisterInfo.html#a775319653f38bfae339473499629f8d9">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                               <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;};</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a6896d12716ccf4ba838e7deec95266c2"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a6896d12716ccf4ba838e7deec95266c2">llvm::AArch64RegisterInfo::isReservedReg</a></div><div class="ttdeci">bool isReservedReg(const MachineFunction &amp;MF, unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00118">AArch64RegisterInfo.cpp:118</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a2e98281e46a2670bd9600e0951732d2d"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a2e98281e46a2670bd9600e0951732d2d">llvm::AArch64RegisterInfo::AArch64RegisterInfo</a></div><div class="ttdeci">AArch64RegisterInfo(const AArch64InstrInfo *tii, const AArch64Subtarget *sti)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00040">AArch64RegisterInfo.cpp:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_af81e5df3a149fe59116ca57fd66f92fa"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#af81e5df3a149fe59116ca57fd66f92fa">llvm::AArch64RegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00208">AArch64RegisterInfo.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a83f94d5dd8793554e6f3be24bc75eea5"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a83f94d5dd8793554e6f3be24bc75eea5">llvm::AArch64RegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00227">AArch64RegisterInfo.cpp:227</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a83c0bff0d210fa90eee7dc6e0cc0192c"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a83c0bff0d210fa90eee7dc6e0cc0192c">llvm::AArch64RegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00058">AArch64RegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_ade19b4b0e73d69326e926e7ba22da037"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#ade19b4b0e73d69326e926e7ba22da037">llvm::AArch64RegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF=nullptr) const override</div><div class="ttdoc">Code Generation virtual methods... </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00045">AArch64RegisterInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00030">AArch64InstrInfo.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00028">AArch64RegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00033">AArch64Subtarget.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_aa878f0f67e4c14b7ff1fea6fdd7bf25e"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#aa878f0f67e4c14b7ff1fea6fdd7bf25e">llvm::AArch64RegisterInfo::cannotEliminateFrame</a></div><div class="ttdeci">bool cannotEliminateFrame(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00214">AArch64RegisterInfo.cpp:214</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a192c197358f88606b27a80ceb34f2954"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a192c197358f88606b27a80ceb34f2954">llvm::AArch64RegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00151">AArch64RegisterInfo.cpp:151</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a5551f4189eaad14bad41b6d52b39cbc8"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a5551f4189eaad14bad41b6d52b39cbc8">llvm::AArch64RegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00287">AArch64RegisterInfo.cpp:287</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a3d9cc746c80e0fe190d1624f4a02a8df"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a3d9cc746c80e0fe190d1624f4a02a8df">llvm::AArch64RegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00159">AArch64RegisterInfo.cpp:159</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a366a7f426707271b798b4355c12ce57d"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a366a7f426707271b798b4355c12ce57d">llvm::AArch64RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00090">AArch64RegisterInfo.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a3412da4a5b8c1999d660e6e780bcefaa"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a3412da4a5b8c1999d660e6e780bcefaa">llvm::AArch64RegisterInfo::getCSRFirstUseCost</a></div><div class="ttdeci">unsigned getCSRFirstUseCost() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00043">AArch64RegisterInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a8e54294c21fd62e16768b4127b3a5986"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a8e54294c21fd62e16768b4127b3a5986">llvm::AArch64RegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00318">AArch64RegisterInfo.cpp:318</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a7f6c6c33084f611f7802dfb96d7d910e"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a7f6c6c33084f611f7802dfb96d7d910e">llvm::AArch64RegisterInfo::getFrameRegister</a></div><div class="ttdeci">unsigned getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00183">AArch64RegisterInfo.cpp:183</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a774a5b2a1b863baedbae7c5c9f62f360"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a774a5b2a1b863baedbae7c5c9f62f360">llvm::AArch64RegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00145">AArch64RegisterInfo.cpp:145</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a7e0c4b397e6a039c5d8c0f131c6e6eb4"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a7e0c4b397e6a039c5d8c0f131c6e6eb4">llvm::AArch64RegisterInfo::getTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getTLSCallPreservedMask() const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00068">AArch64RegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_aefca2296728d31fa8e54576ae8bd7a0b"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#aefca2296728d31fa8e54576ae8bd7a0b">llvm::AArch64RegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(CallingConv::ID) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00077">AArch64RegisterInfo.cpp:77</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a7926f85d35e77a4f1c4d9c041a0f7612"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a7926f85d35e77a4f1c4d9c041a0f7612">llvm::AArch64RegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00189">AArch64RegisterInfo.cpp:189</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a51acc1b21295aa0d3e06392e26601e12"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a51acc1b21295aa0d3e06392e26601e12">llvm::AArch64RegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00194">AArch64RegisterInfo.cpp:194</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00480">ExecutionEngine/ExecutionEngine.h:480</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a586f39039a6a83b155c32ce721a8b006"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a586f39039a6a83b155c32ce721a8b006">llvm::AArch64RegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00297">AArch64RegisterInfo.cpp:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_ab4b3782490601ff04c29db478c5d0e8b"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#ab4b3782490601ff04c29db478c5d0e8b">llvm::AArch64RegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00332">AArch64RegisterInfo.cpp:332</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a882d7a4b3a59d3723dea6db66cc39045"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a882d7a4b3a59d3723dea6db66cc39045">llvm::AArch64RegisterInfo::getBaseRegister</a></div><div class="ttdeci">unsigned getBaseRegister() const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00157">AArch64RegisterInfo.cpp:157</a></div></div>
<div class="ttc" id="classAArch64GenRegisterInfo_html"><div class="ttname"><a href="classAArch64GenRegisterInfo.html">AArch64GenRegisterInfo</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_add6176251034fbacf30f8e906db5f347"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#add6176251034fbacf30f8e906db5f347">llvm::AArch64RegisterInfo::useFPForScavengingIndex</a></div><div class="ttdeci">bool useFPForScavengingIndex(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00200">AArch64RegisterInfo.cpp:200</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html_a775319653f38bfae339473499629f8d9"><div class="ttname"><a href="structllvm_1_1AArch64RegisterInfo.html#a775319653f38bfae339473499629f8d9">llvm::AArch64RegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00377">AArch64RegisterInfo.cpp:377</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:19 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
