//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8LB1_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void)
{
  // $[Config Calls]
  // Save the SFRPAGE
  uint8_t SFRPAGE_save = SFRPAGE;
  WDT_0_enter_DefaultMode_from_RESET();
  PORTS_0_enter_DefaultMode_from_RESET();
  PORTS_1_enter_DefaultMode_from_RESET();
  PORTS_2_enter_DefaultMode_from_RESET();
  PBCFG_0_enter_DefaultMode_from_RESET();
  ADC_0_enter_DefaultMode_from_RESET();
  CLOCK_0_enter_DefaultMode_from_RESET();
  TIMER01_0_enter_DefaultMode_from_RESET();
  TIMER16_3_enter_DefaultMode_from_RESET();
  TIMER_SETUP_0_enter_DefaultMode_from_RESET();
  PCA_0_enter_DefaultMode_from_RESET();
  PCACH_0_enter_DefaultMode_from_RESET();
  PCACH_1_enter_DefaultMode_from_RESET();
  PCACH_2_enter_DefaultMode_from_RESET();
  SPI_0_enter_DefaultMode_from_RESET();
  INTERRUPT_0_enter_DefaultMode_from_RESET();
  // Restore the SFRPAGE
  SFRPAGE = SFRPAGE_save;
  // [Config Calls]$

}

//================================================================================
// WDT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void WDT_0_enter_DefaultMode_from_RESET(void)
{
  // $[WDTCN - Watchdog Timer Control]
  SFRPAGE = 0x00;
  //Disable Watchdog with key sequence
  WDTCN = 0xDE; //First key
  WDTCN = 0xAD; //Second key
  // [WDTCN - Watchdog Timer Control]$

}

//================================================================================
// PORTS_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_0_enter_DefaultMode_from_RESET(void)
{
  // $[P0 - Port 0 Pin Latch]
  // [P0 - Port 0 Pin Latch]$

  // $[P0MDOUT - Port 0 Output Mode]
  /*
   // P0.0 output is open-drain
   // P0.1 output is open-drain
   // P0.2 output is open-drain
   // P0.3 output is open-drain
   // P0.4 output is open-drain
   // P0.5 output is open-drain
   // P0.6 output is push-pull
   // P0.7 output is open-drain
   */
  P0MDOUT = P0MDOUT_B0__OPEN_DRAIN
            | P0MDOUT_B1__OPEN_DRAIN
            | P0MDOUT_B2__OPEN_DRAIN
            | P0MDOUT_B3__OPEN_DRAIN
            | P0MDOUT_B4__OPEN_DRAIN
            | P0MDOUT_B5__OPEN_DRAIN
            | P0MDOUT_B6__PUSH_PULL
            | P0MDOUT_B7__OPEN_DRAIN;
  // [P0MDOUT - Port 0 Output Mode]$

  // $[P0MDIN - Port 0 Input Mode]
  // [P0MDIN - Port 0 Input Mode]$

  // $[P0SKIP - Port 0 Skip]
  /*
   // P0.0 pin is skipped by the crossbar
   // P0.1 pin is skipped by the crossbar
   // P0.2 pin is skipped by the crossbar
   // P0.3 pin is skipped by the crossbar
   // P0.4 pin is skipped by the crossbar
   // P0.5 pin is skipped by the crossbar
   // P0.6 pin is not skipped by the crossbar
   // P0.7 pin is not skipped by the crossbar
   */
  P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
           | P0SKIP_B3__SKIPPED
           | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
           | P0SKIP_B6__NOT_SKIPPED
           | P0SKIP_B7__NOT_SKIPPED;
  // [P0SKIP - Port 0 Skip]$

  // $[P0MASK - Port 0 Mask]
  // [P0MASK - Port 0 Mask]$

  // $[P0MAT - Port 0 Match]
  // [P0MAT - Port 0 Match]$

}

//================================================================================
// PORTS_1_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_1_enter_DefaultMode_from_RESET(void)
{
  // $[P1 - Port 1 Pin Latch]
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /*
   // P1.0 output is push-pull
   // P1.1 output is open-drain
   // P1.2 output is open-drain
   // P1.3 output is open-drain
   // P1.4 output is push-pull
   // P1.5 output is push-pull
   // P1.6 output is push-pull
   // P1.7 output is open-drain
   */
  P1MDOUT = P1MDOUT_B0__PUSH_PULL
            | P1MDOUT_B1__OPEN_DRAIN
            | P1MDOUT_B2__OPEN_DRAIN
            | P1MDOUT_B3__OPEN_DRAIN
            | P1MDOUT_B4__PUSH_PULL
            | P1MDOUT_B5__PUSH_PULL
            | P1MDOUT_B6__PUSH_PULL
            | P1MDOUT_B7__OPEN_DRAIN;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  /*
   // P1.0 pin is configured for digital mode
   // P1.1 pin is configured for digital mode
   // P1.2 pin is configured for digital mode
   // P1.3 pin is configured for analog mode
   // P1.4 pin is configured for digital mode
   // P1.5 pin is configured for digital mode
   // P1.6 pin is configured for digital mode
   // P1.7 pin is configured for analog mode
   */
  P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
           | P1MDIN_B3__ANALOG
           | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
           | P1MDIN_B6__DIGITAL
           | P1MDIN_B7__ANALOG;
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /*
   // P1.0 pin is not skipped by the crossbar
   // P1.1 pin is skipped by the crossbar
   // P1.2 pin is skipped by the crossbar
   // P1.3 pin is skipped by the crossbar
   // P1.4 pin is not skipped by the crossbar
   // P1.5 pin is not skipped by the crossbar
   // P1.6 pin is not skipped by the crossbar
   // P1.7 pin is skipped by the crossbar
   */
  P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
           | P1SKIP_B3__SKIPPED
           | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__NOT_SKIPPED
           | P1SKIP_B6__NOT_SKIPPED
           | P1SKIP_B7__SKIPPED;
  // [P1SKIP - Port 1 Skip]$

  // $[P1MASK - Port 1 Mask]
  // [P1MASK - Port 1 Mask]$

  // $[P1MAT - Port 1 Match]
  // [P1MAT - Port 1 Match]$

}

//================================================================================
// PORTS_2_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_2_enter_DefaultMode_from_RESET(void)
{
  // $[P2 - Port 2 Pin Latch]
  // [P2 - Port 2 Pin Latch]$

  // $[P2MDOUT - Port 2 Output Mode]
  /*
   // P2.0 output is open-drain
   // P2.1 output is open-drain
   // P2.2 output is open-drain
   // P2.3 output is push-pull
   // P2.4 output is open-drain
   // P2.5 output is open-drain
   // P2.6 output is push-pull
   */
  P2MDOUT = P2MDOUT_B0__OPEN_DRAIN
            | P2MDOUT_B1__OPEN_DRAIN
            | P2MDOUT_B2__OPEN_DRAIN
            | P2MDOUT_B3__PUSH_PULL
            | P2MDOUT_B4__OPEN_DRAIN
            | P2MDOUT_B5__OPEN_DRAIN
            | P2MDOUT_B6__PUSH_PULL;
  // [P2MDOUT - Port 2 Output Mode]$

  // $[P2MDIN - Port 2 Input Mode]
  // [P2MDIN - Port 2 Input Mode]$

  // $[P2SKIP - Port 2 Skip]
  /*
   // P2.0 pin is not skipped by the crossbar
   // P2.1 pin is not skipped by the crossbar
   // P2.2 pin is not skipped by the crossbar
   // P2.3 pin is skipped by the crossbar
   */
  SFRPAGE = 0x20;
  P2SKIP = P2SKIP_B0__NOT_SKIPPED
           | P2SKIP_B1__NOT_SKIPPED
           | P2SKIP_B2__NOT_SKIPPED
           | P2SKIP_B3__SKIPPED;
  // [P2SKIP - Port 2 Skip]$

  // $[P2MASK - Port 2 Mask]
  // [P2MASK - Port 2 Mask]$

  // $[P2MAT - Port 2 Match]
  // [P2MAT - Port 2 Match]$

}

//================================================================================
// PBCFG_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PBCFG_0_enter_DefaultMode_from_RESET(void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  /*
   // Weak Pullups enabled 
   // Crossbar enabled
   // UART1 I/O unavailable at Port pin
   // UART1 RTS1 unavailable at Port pin
   // UART1 CTS1 unavailable at Port pin
   */
  SFRPAGE = 0x00;
  XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED
         | XBR2_XBARE__ENABLED
         | XBR2_URT1E__DISABLED
         | XBR2_URT1RTSE__DISABLED
         | XBR2_URT1CTSE__DISABLED;
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  /*
   // UART0 I/O unavailable at Port pin
   // SPI I/O routed to Port pins. The SPI can be assigned either 3 or 4
   //     GPIO pins
   // SMBus 0 I/O unavailable at Port pins
   // CP0 unavailable at Port pin
   // Asynchronous CP0 unavailable at Port pin
   // CP1 unavailable at Port pin
   // Asynchronous CP1 unavailable at Port pin
   // SYSCLK unavailable at Port pin
   */
  XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
         | XBR0_CP0E__DISABLED
         | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
         | XBR0_CP1AE__DISABLED
         | XBR0_SYSCKE__DISABLED;
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  /*
   // CEX0, CEX1, CEX2 routed to Port pins
   // ECI unavailable at Port pin
   // T0 unavailable at Port pin
   // T1 unavailable at Port pin
   // T2 unavailable at Port pin
   */
  XBR1 = XBR1_PCA0ME__CEX0_TO_CEX2 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
         | XBR1_T1E__DISABLED
         | XBR1_T2E__DISABLED;
  // [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// CLOCK_0_enter_DefaultMode_from_RESET
//================================================================================
extern void CLOCK_0_enter_DefaultMode_from_RESET(void)
{
  // $[HFOSC1 Setup]
  // [HFOSC1 Setup]$

  // $[CLKSEL - Clock Select]
  /*
   // Clock derived from the Internal High Frequency Oscillator 0
   // SYSCLK is equal to selected clock source divided by 1
   */
  CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
  while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
    ;
  // [CLKSEL - Clock Select]$

}

//================================================================================
// TIMER01_0_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER01_0_enter_DefaultMode_from_RESET(void)
{
  // $[Timer Initialization]
  //Save Timer Configuration
  uint8_t TCON_save;
  TCON_save = TCON;
  //Stop Timers
  TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;

  // [Timer Initialization]$

  // $[TH0 - Timer 0 High Byte]
  /*
   // Timer 0 High Byte = 0xCF
   */
  TH0 = (0xCF << TH0_TH0__SHIFT);
  // [TH0 - Timer 0 High Byte]$

  // $[TL0 - Timer 0 Low Byte]
  // [TL0 - Timer 0 Low Byte]$

  // $[TH1 - Timer 1 High Byte]
  // [TH1 - Timer 1 High Byte]$

  // $[TL1 - Timer 1 Low Byte]
  // [TL1 - Timer 1 Low Byte]$

  // $[Timer Restoration]
  //Restore Timer Configuration
  TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);

  // [Timer Restoration]$

}

//================================================================================
// TIMER16_3_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER16_3_enter_DefaultMode_from_RESET(void)
{
  // $[Timer Initialization]
  // Save Timer Configuration
  uint8_t TMR3CN0_TR3_save;
  TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
  // Stop Timer
  TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
  // [Timer Initialization]$

  // $[TMR3CN1 - Timer 3 Control 1]
  // [TMR3CN1 - Timer 3 Control 1]$

  // $[TMR3CN0 - Timer 3 Control]
  // [TMR3CN0 - Timer 3 Control]$

  // $[TMR3H - Timer 3 High Byte]
  /*
   // Timer 3 High Byte = 0xF8
   */
  TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
  // [TMR3H - Timer 3 High Byte]$

  // $[TMR3L - Timer 3 Low Byte]
  /*
   // Timer 3 Low Byte = 0x06
   */
  TMR3L = (0x06 << TMR3L_TMR3L__SHIFT);
  // [TMR3L - Timer 3 Low Byte]$

  // $[TMR3RLH - Timer 3 Reload High Byte]
  /*
   // Timer 3 Reload High Byte = 0xF8
   */
  TMR3RLH = (0xF8 << TMR3RLH_TMR3RLH__SHIFT);
  // [TMR3RLH - Timer 3 Reload High Byte]$

  // $[TMR3RLL - Timer 3 Reload Low Byte]
  /*
   // Timer 3 Reload Low Byte = 0x06
   */
  TMR3RLL = (0x06 << TMR3RLL_TMR3RLL__SHIFT);
  // [TMR3RLL - Timer 3 Reload Low Byte]$

  // $[TMR3CN0]
  /*
   // Start Timer 3 running
   */
  TMR3CN0 |= TMR3CN0_TR3__RUN;
  // [TMR3CN0]$

  // $[Timer Restoration]
  // Restore Timer Configuration
  TMR3CN0 |= TMR3CN0_TR3_save;
  // [Timer Restoration]$

}

//================================================================================
// TIMER_SETUP_0_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void)
{
  // $[CKCON0 - Clock Control 0]
  /*
   // System clock divided by 12
   // Counter/Timer 0 uses the system clock
   // Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
   // Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
   // Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
   // Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
   // Timer 1 uses the clock defined by the prescale field, SCA
   */
  CKCON0 = CKCON0_SCA__SYSCLK_DIV_12
           | CKCON0_T0M__SYSCLK
           | CKCON0_T2MH__EXTERNAL_CLOCK
           | CKCON0_T2ML__EXTERNAL_CLOCK
           | CKCON0_T3MH__EXTERNAL_CLOCK
           | CKCON0_T3ML__EXTERNAL_CLOCK
           | CKCON0_T1M__PRESCALE;
  // [CKCON0 - Clock Control 0]$

  // $[CKCON1 - Clock Control 1]
  // [CKCON1 - Clock Control 1]$

  // $[TMOD - Timer 0/1 Mode]
  /*
   // Mode 2, 8-bit Counter/Timer with Auto-Reload
   // Mode 0, 13-bit Counter/Timer
   // Timer Mode. Timer 0 increments on the clock defined by T0M in the
   //     CKCON0 register
   // Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
   // Timer Mode. Timer 1 increments on the clock defined by T1M in the
   //     CKCON0 register
   // Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
   */
  TMOD = TMOD_T0M__MODE2
         | TMOD_T1M__MODE0
         | TMOD_CT0__TIMER
         | TMOD_GATE0__DISABLED
         | TMOD_CT1__TIMER
         | TMOD_GATE1__DISABLED;
  // [TMOD - Timer 0/1 Mode]$

  // $[TCON - Timer 0/1 Control]
  /*
   // Start Timer 0 running
   */
  TCON |= TCON_TR0__RUN;
  // [TCON - Timer 0/1 Control]$

}

//================================================================================
// PCA_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PCA_0_enter_DefaultMode_from_RESET(void)
{
  // $[PCA Off]
  PCA0CN0_CR = PCA0CN0_CR__STOP;
  // [PCA Off]$

  // $[PCA0MD - PCA Mode]
  // [PCA0MD - PCA Mode]$

  // $[PCA0CENT - PCA Center Alignment Enable]
  // [PCA0CENT - PCA Center Alignment Enable]$

  // $[PCA0CLR - PCA Comparator Clear Control]
  // [PCA0CLR - PCA Comparator Clear Control]$

  // $[PCA0L - PCA Counter/Timer Low Byte]
  // [PCA0L - PCA Counter/Timer Low Byte]$

  // $[PCA0H - PCA Counter/Timer High Byte]
  // [PCA0H - PCA Counter/Timer High Byte]$

  // $[PCA0POL - PCA Output Polarity]
  // [PCA0POL - PCA Output Polarity]$

  // $[PCA0PWM - PCA PWM Configuration]
  // [PCA0PWM - PCA PWM Configuration]$

  // $[PCA On]
  PCA0CN0_CR = PCA0CN0_CR__RUN;
  // [PCA On]$

}

//================================================================================
// PCACH_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PCACH_0_enter_DefaultMode_from_RESET(void)
{
  // $[PCA0 Settings Save]
  // Select Capture/Compare register)
  PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
  // [PCA0 Settings Save]$

  // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  /*
   // Disable negative edge capture
   // Disable CCF0 interrupts
   // Enable match function
   // 8 to 11-bit PWM selected
   // Disable positive edge capture
   // Enable comparator function
   // Enable PWM function
   // Disable toggle function
   */
  PCA0CPM0 = PCA0CPM0_CAPN__DISABLED
             | PCA0CPM0_ECCF__DISABLED
             | PCA0CPM0_MAT__ENABLED
             | PCA0CPM0_PWM16__8_BIT
             | PCA0CPM0_CAPP__DISABLED
             | PCA0CPM0_ECOM__ENABLED
             | PCA0CPM0_PWM__ENABLED
             | PCA0CPM0_TOG__DISABLED;
  // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$

  // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
  // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$

  // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
  // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$

  // $[Auto-reload]
  // [Auto-reload]$

  // $[PCA0 Settings Restore]
  // [PCA0 Settings Restore]$

}

//================================================================================
// PCACH_1_enter_DefaultMode_from_RESET
//================================================================================
extern void PCACH_1_enter_DefaultMode_from_RESET(void)
{
  // $[PCA0 Settings Save]
  // Select Capture/Compare register)
  PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
  // [PCA0 Settings Save]$

  // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
  /*
   // Disable negative edge capture
   // Disable CCF1 interrupts
   // Enable match function
   // 8 to 11-bit PWM selected
   // Disable positive edge capture
   // Enable comparator function
   // Enable PWM function
   // Disable toggle function
   */
  PCA0CPM1 = PCA0CPM1_CAPN__DISABLED
             | PCA0CPM1_ECCF__DISABLED
             | PCA0CPM1_MAT__ENABLED
             | PCA0CPM1_PWM16__8_BIT
             | PCA0CPM1_CAPP__DISABLED
             | PCA0CPM1_ECOM__ENABLED
             | PCA0CPM1_PWM__ENABLED
             | PCA0CPM1_TOG__DISABLED;
  // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$

  // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
  // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$

  // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
  // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$

  // $[Auto-reload]
  // [Auto-reload]$

  // $[PCA0 Settings Restore]
  // [PCA0 Settings Restore]$

}

//================================================================================
// PCACH_2_enter_DefaultMode_from_RESET
//================================================================================
extern void PCACH_2_enter_DefaultMode_from_RESET(void)
{
  // $[PCA0 Settings Save]
  // Select Capture/Compare register)
  PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
  // [PCA0 Settings Save]$

  // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
  /*
   // Disable negative edge capture
   // Disable CCF2 interrupts
   // Enable match function
   // 8 to 11-bit PWM selected
   // Disable positive edge capture
   // Enable comparator function
   // Enable PWM function
   // Disable toggle function
   */
  PCA0CPM2 = PCA0CPM2_CAPN__DISABLED
             | PCA0CPM2_ECCF__DISABLED
             | PCA0CPM2_MAT__ENABLED
             | PCA0CPM2_PWM16__8_BIT
             | PCA0CPM2_CAPP__DISABLED
             | PCA0CPM2_ECOM__ENABLED
             | PCA0CPM2_PWM__ENABLED
             | PCA0CPM2_TOG__DISABLED;
  // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$

  // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
  // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$

  // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
  // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$

  // $[Auto-reload]
  // [Auto-reload]$

  // $[PCA0 Settings Restore]
  // [PCA0 Settings Restore]$

}

//================================================================================
// SPI_0_enter_DefaultMode_from_RESET
//================================================================================
extern void SPI_0_enter_DefaultMode_from_RESET(void)
{
  // $[SPI0CKR - SPI0 Clock Rate]
  /*
   // SPI0 Clock Rate = 0x0B
   */
  SPI0CKR = (0x0B << SPI0CKR_SPI0CKR__SHIFT);
  // [SPI0CKR - SPI0 Clock Rate]$

  // $[SPI0CFG - SPI0 Configuration]
  /*
   // Enable master mode. Operate as a master
   */
  SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
  // [SPI0CFG - SPI0 Configuration]$

  // $[SPI0PCF - SPI0 Pin Configuration]
  // [SPI0PCF - SPI0 Pin Configuration]$

  // $[SPI0CN0 - SPI0 Control]
  /*
   // Enable the SPI module
   // 3-Wire Slave or 3-Wire Master Mode. NSS signal is not routed to a port
   //     pin
   */
  SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
  SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
  // [SPI0CN0 - SPI0 Control]$

  // $[SPI0FCN0 - SPI0 FIFO Control 0]
  // [SPI0FCN0 - SPI0 FIFO Control 0]$

  // $[SPI0FCN1 - SPI0 FIFO Control 1]
  // [SPI0FCN1 - SPI0 FIFO Control 1]$

}

//================================================================================
// INTERRUPT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  /*
   // Enable interrupt requests generated by the ADINT flag
   // Disable ADC0 Window Comparison interrupt
   // Disable CP0 interrupts
   // Disable CP1 interrupts
   // Disable all Port Match interrupts
   // Disable all PCA0 interrupts
   // Disable all SMB0 interrupts
   // Enable interrupt requests generated by the TF3L or TF3H flags
   */
  EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
         | EIE1_ECP1__DISABLED
         | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
         | EIE1_ESMB0__DISABLED
         | EIE1_ET3__ENABLED;
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIE2 - Extended Interrupt Enable 2]
  // [EIE2 - Extended Interrupt Enable 2]$

  // $[EIP1H - Extended Interrupt Priority 1 High]
  // [EIP1H - Extended Interrupt Priority 1 High]$

  // $[EIP1 - Extended Interrupt Priority 1 Low]
  /*
   // ADC0 Conversion Complete interrupt priority LSB set to high
   // ADC0 Window interrupt priority LSB set to high
   // CP0 interrupt priority LSB set to low
   // CP1 interrupt priority LSB set to low
   // Port Match interrupt priority LSB set to low
   // PCA0 interrupt priority LSB set to low
   // SMB0 interrupt priority LSB set to low
   // Timer 3 interrupt priority LSB set to low
   */
  SFRPAGE = 0x10;
  EIP1 = EIP1_PADC0__HIGH | EIP1_PWADC0__HIGH | EIP1_PCP0__LOW | EIP1_PCP1__LOW
         | EIP1_PMAT__LOW
         | EIP1_PPCA0__LOW | EIP1_PSMB0__LOW | EIP1_PT3__LOW;
  // [EIP1 - Extended Interrupt Priority 1 Low]$

  // $[EIP2 - Extended Interrupt Priority 2]
  // [EIP2 - Extended Interrupt Priority 2]$

  // $[EIP2H - Extended Interrupt Priority 2 High]
  // [EIP2H - Extended Interrupt Priority 2 High]$

  // $[IE - Interrupt Enable]
  /*
   // Disable all interrupt sources
   // Disable external interrupt 0
   // Disable external interrupt 1
   // Enable interrupt requests generated by SPI0
   // Disable all Timer 0 interrupt
   // Disable all Timer 1 interrupt
   // Enable interrupt requests generated by the TF2L or TF2H flags
   // Disable UART0 interrupt
   */
  SFRPAGE = 0x00;
  IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
       | IE_ET0__DISABLED
       | IE_ET1__DISABLED | IE_ET2__ENABLED | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

  // $[IPH - Interrupt Priority High]
  // [IPH - Interrupt Priority High]$

}

extern void ADC_0_enter_DefaultMode_from_RESET(void)
{
  // $[ADC0CN2 - ADC0 Control 2]
  /*
   // ADC0 conversion initiated on overflow of Timer 0
   // The ADC accumulator is over-written with the results of any conversion
   */
  ADC0CN2 = ADC0CN2_ADCM__TIMER0 | ADC0CN2_PACEN__PAC_DISABLED;
  // [ADC0CN2 - ADC0 Control 2]$

  // $[ADC0CN1 - ADC0 Control 1]
  /*
   // ADC0 operates in 10-bit mode
   // Right justified. Shifted right by 2 bits
   // Perform and Accumulate 1 conversion
   */
  ADC0CN1 = ADC0CN1_ADBITS__10_BIT | ADC0CN1_ADSJST__RIGHT_SHIFT_2
            | ADC0CN1_ADRPT__ACC_1;
  // [ADC0CN1 - ADC0 Control 1]$

  // $[ADC0MX - ADC0 Multiplexer Selection]
  /*
   // Select ADC0.13
   */
  ADC0MX = ADC0MX_ADC0MX__ADC0P13;
  // [ADC0MX - ADC0 Multiplexer Selection]$

  // $[ADC0CF2 - ADC0 Power Control]
  // [ADC0CF2 - ADC0 Power Control]$

  // $[ADC0CF0 - ADC0 Configuration]
  /*
   // ADCCLK = SYSCLK
   // SAR Clock Divider = 0x01
   */
  ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x01 << ADC0CF0_ADSC__SHIFT);
  // [ADC0CF0 - ADC0 Configuration]$

  // $[ADC0CF1 - ADC0 Configuration]
  /*
   // Disable low power mode
   // Conversion Tracking Time = 0x01
   */
  ADC0CF1 = ADC0CF1_ADLPM__LP_DISABLED | (0x01 << ADC0CF1_ADTK__SHIFT);
  // [ADC0CF1 - ADC0 Configuration]$

  // $[ADC0ASAL - ADC0 Autoscan Start Address Low Byte]
  // [ADC0ASAL - ADC0 Autoscan Start Address Low Byte]$

  // $[ADC0GTH - ADC0 Greater-Than High Byte]
  // [ADC0GTH - ADC0 Greater-Than High Byte]$

  // $[ADC0GTL - ADC0 Greater-Than Low Byte]
  // [ADC0GTL - ADC0 Greater-Than Low Byte]$

  // $[ADC0LTH - ADC0 Less-Than High Byte]
  // [ADC0LTH - ADC0 Less-Than High Byte]$

  // $[ADC0LTL - ADC0 Less-Than Low Byte]
  // [ADC0LTL - ADC0 Less-Than Low Byte]$

  // $[ADC0ASCF - ADC0 Autoscan Configuration]
  // [ADC0ASCF - ADC0 Autoscan Configuration]$

  // $[ADC0CN0 - ADC0 Control 0]
  /*
   // Enable ADC0 
   // The on-chip PGA gain is 0.5
   */
  ADC0CN0 &= ~ADC0CN0_ADGN__FMASK;
  ADC0CN0 |= ADC0CN0_ADEN__ENABLED
             | ADC0CN0_ADGN__GAIN_0P5;
  // [ADC0CN0 - ADC0 Control 0]$

}

