\doxysection{EF\+\_\+\+UART\+\_\+regs.\+h File Reference}
\hypertarget{CF__UART__regs_8h}{}\label{CF__UART__regs_8h}\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}}


C header file which contains UART registers definition.  


\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__CF__UART__TYPE__}{\+\_\+\+EF\+\_\+\+UART\+\_\+\+TYPE\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a470cd5845bed94d8b8b358933e4a3442}{IO\+\_\+\+TYPES}}
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_aef00c279597b188e4cdd14d288ddf77a}{\+\_\+\+\_\+R}}~volatile const unsigned int
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_ad8cfe7014044235a4c8d3239c2597f09}{\+\_\+\+\_\+W}}~volatile       unsigned int
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a81f369079976a46554fd9798ab035697}{\+\_\+\+\_\+\+RW}}~volatile       unsigned int
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a266874a7f0e8f44a104856cc9edf8e1b}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+EN\+\_\+\+BIT}}~0
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_afd2ff304610edfabd0274bb0719c2e1b}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+EN\+\_\+\+MASK}}~0x1
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a4803fa0200e936a1d8f112b1cda3a0be}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TXEN\+\_\+\+BIT}}~1
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a4b8b5bd1caaa4e1f65da544132cac877}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TXEN\+\_\+\+MASK}}~0x2
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a5ced1617f0c81c91c84feb6e67ab7e3f}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+RXEN\+\_\+\+BIT}}~2
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_afacdd0aef6658a33f7bfd07e21c8a68f}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+RXEN\+\_\+\+MASK}}~0x4
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_ad74f6f089ecffe1bee2d4d3dd3f416dc}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+LPEN\+\_\+\+BIT}}~3
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_aebbe2052a5a6b9355d3cee5bb904d0a2}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+LPEN\+\_\+\+MASK}}~0x8
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a5f47e9ee6518199926ec8b11ecdaac8c}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+GFEN\+\_\+\+BIT}}~4
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a7f87b5eccffb824604dcd31b26989dd5}{EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+GFEN\+\_\+\+MASK}}~0x10
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a0b828c908bc0843a0e9229adfcb29863}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+WLEN\+\_\+\+BIT}}~0
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_adba653133ac3677b18091f8ad0b3c6f2}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+WLEN\+\_\+\+MASK}}~0xf
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a16e0c9d637210b71aa88aa9f344d5f6e}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+STP2\+\_\+\+BIT}}~4
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a328e8490a01454a2449fc367991302a1}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+STP2\+\_\+\+MASK}}~0x10
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a385a3de23966fe78d4f7c08ce196ad15}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+PARITY\+\_\+\+BIT}}~5
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a798e3d66249e9defd1eaae7cde9b4d44}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+PARITY\+\_\+\+MASK}}~0xe0
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_afaa9ea2f3ab4ff8647532935574bcd88}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+TIMEOUT\+\_\+\+BIT}}~8
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_ad0c0bdddadfd3a44d43b5d7813af277d}{EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+TIMEOUT\+\_\+\+MASK}}~0x3f00
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a69c312c946bec91e3cea12cb9e66cdc0}{EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+TXLT\+\_\+\+BIT}}~0
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a1bf32ffbed1f291bbd4df32b64c975cc}{EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+TXLT\+\_\+\+MASK}}~0xf
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a7e595dafa06d084074a25de5721bd9ab}{EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+RXLT\+\_\+\+BIT}}~8
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a3d1d577c97f279d55c8dd912417042e8}{EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+RXLT\+\_\+\+MASK}}~0xf00
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a643adcc29f4cb4f27f47117c59065edf}{EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+RXL\+\_\+\+BIT}}~0
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a678dfcd394bda6fdccea37a799177325}{EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+RXL\+\_\+\+MASK}}~0xf
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a61be2c6547b44c7a6655abc3a82ad8d7}{EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+TXL\+\_\+\+BIT}}~8
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a4bcda73b2207720bd3b1212fc047337a}{EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+TXL\+\_\+\+MASK}}~0xf00
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_af0ef9bb61d418f4ec8031e74ac1374f3}{EF\+\_\+\+UART\+\_\+\+TXE\+\_\+\+FLAG}}~0x1
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_abdbd275b9e49d27fc0631f3db144626c}{EF\+\_\+\+UART\+\_\+\+RXF\+\_\+\+FLAG}}~0x2
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a1d10765fcb44dabc4653269f5f45d7e0}{EF\+\_\+\+UART\+\_\+\+TXB\+\_\+\+FLAG}}~0x4
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_afcc839803a3e147726c4d0ff8aa631ac}{EF\+\_\+\+UART\+\_\+\+RXA\+\_\+\+FLAG}}~0x8
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a4e2eaae9e111bb3a77eadb3141f123a3}{EF\+\_\+\+UART\+\_\+\+BRK\+\_\+\+FLAG}}~0x10
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_aa5f6a28e7e7c0693a5d922ab8788d70c}{EF\+\_\+\+UART\+\_\+\+MATCH\+\_\+\+FLAG}}~0x20
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_aafc66529a3139c689109d2406ed67a57}{EF\+\_\+\+UART\+\_\+\+FE\+\_\+\+FLAG}}~0x40
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_a3cff4fc63e9ab01bad003a962a6d3938}{EF\+\_\+\+UART\+\_\+\+PRE\+\_\+\+FLAG}}~0x80
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_ad2021fcd6ecdc551490d95ff8a2227f4}{EF\+\_\+\+UART\+\_\+\+OR\+\_\+\+FLAG}}~0x100
\item 
\#define \mbox{\hyperlink{CF__UART__regs_8h_aa5b304f625110ba9a40b9fb5d0f22928}{EF\+\_\+\+UART\+\_\+\+RTO\+\_\+\+FLAG}}~0x200
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct__CF__UART__TYPE__}{\+\_\+\+EF\+\_\+\+UART\+\_\+\+TYPE\+\_\+}} \mbox{\hyperlink{CF__UART__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
C header file which contains UART registers definition. 



\doxysubsection{Macro Definition Documentation}
\Hypertarget{CF__UART__regs_8h_aef00c279597b188e4cdd14d288ddf77a}\label{CF__UART__regs_8h_aef00c279597b188e4cdd14d288ddf77a} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!\_\_R@{\_\_R}}
\index{\_\_R@{\_\_R}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{\_\_R}{\_\_R}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+R~volatile const unsigned int}

\Hypertarget{CF__UART__regs_8h_a81f369079976a46554fd9798ab035697}\label{CF__UART__regs_8h_a81f369079976a46554fd9798ab035697} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!\_\_RW@{\_\_RW}}
\index{\_\_RW@{\_\_RW}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{\_\_RW}{\_\_RW}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RW~volatile       unsigned int}

\Hypertarget{CF__UART__regs_8h_ad8cfe7014044235a4c8d3239c2597f09}\label{CF__UART__regs_8h_ad8cfe7014044235a4c8d3239c2597f09} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!\_\_W@{\_\_W}}
\index{\_\_W@{\_\_W}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{\_\_W}{\_\_W}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+W~volatile       unsigned int}

\Hypertarget{CF__UART__regs_8h_a4e2eaae9e111bb3a77eadb3141f123a3}\label{CF__UART__regs_8h_a4e2eaae9e111bb3a77eadb3141f123a3} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_BRK\_FLAG@{EF\_UART\_BRK\_FLAG}}
\index{EF\_UART\_BRK\_FLAG@{EF\_UART\_BRK\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_BRK\_FLAG}{EF\_UART\_BRK\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+BRK\+\_\+\+FLAG~0x10}

\Hypertarget{CF__UART__regs_8h_a385a3de23966fe78d4f7c08ce196ad15}\label{CF__UART__regs_8h_a385a3de23966fe78d4f7c08ce196ad15} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_PARITY\_BIT@{EF\_UART\_CFG\_REG\_PARITY\_BIT}}
\index{EF\_UART\_CFG\_REG\_PARITY\_BIT@{EF\_UART\_CFG\_REG\_PARITY\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_PARITY\_BIT}{EF\_UART\_CFG\_REG\_PARITY\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+PARITY\+\_\+\+BIT~5}

\Hypertarget{CF__UART__regs_8h_a798e3d66249e9defd1eaae7cde9b4d44}\label{CF__UART__regs_8h_a798e3d66249e9defd1eaae7cde9b4d44} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_PARITY\_MASK@{EF\_UART\_CFG\_REG\_PARITY\_MASK}}
\index{EF\_UART\_CFG\_REG\_PARITY\_MASK@{EF\_UART\_CFG\_REG\_PARITY\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_PARITY\_MASK}{EF\_UART\_CFG\_REG\_PARITY\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+PARITY\+\_\+\+MASK~0xe0}

\Hypertarget{CF__UART__regs_8h_a16e0c9d637210b71aa88aa9f344d5f6e}\label{CF__UART__regs_8h_a16e0c9d637210b71aa88aa9f344d5f6e} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_STP2\_BIT@{EF\_UART\_CFG\_REG\_STP2\_BIT}}
\index{EF\_UART\_CFG\_REG\_STP2\_BIT@{EF\_UART\_CFG\_REG\_STP2\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_STP2\_BIT}{EF\_UART\_CFG\_REG\_STP2\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+STP2\+\_\+\+BIT~4}

\Hypertarget{CF__UART__regs_8h_a328e8490a01454a2449fc367991302a1}\label{CF__UART__regs_8h_a328e8490a01454a2449fc367991302a1} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_STP2\_MASK@{EF\_UART\_CFG\_REG\_STP2\_MASK}}
\index{EF\_UART\_CFG\_REG\_STP2\_MASK@{EF\_UART\_CFG\_REG\_STP2\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_STP2\_MASK}{EF\_UART\_CFG\_REG\_STP2\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+STP2\+\_\+\+MASK~0x10}

\Hypertarget{CF__UART__regs_8h_afaa9ea2f3ab4ff8647532935574bcd88}\label{CF__UART__regs_8h_afaa9ea2f3ab4ff8647532935574bcd88} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_TIMEOUT\_BIT@{EF\_UART\_CFG\_REG\_TIMEOUT\_BIT}}
\index{EF\_UART\_CFG\_REG\_TIMEOUT\_BIT@{EF\_UART\_CFG\_REG\_TIMEOUT\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_TIMEOUT\_BIT}{EF\_UART\_CFG\_REG\_TIMEOUT\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+TIMEOUT\+\_\+\+BIT~8}

\Hypertarget{CF__UART__regs_8h_ad0c0bdddadfd3a44d43b5d7813af277d}\label{CF__UART__regs_8h_ad0c0bdddadfd3a44d43b5d7813af277d} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_TIMEOUT\_MASK@{EF\_UART\_CFG\_REG\_TIMEOUT\_MASK}}
\index{EF\_UART\_CFG\_REG\_TIMEOUT\_MASK@{EF\_UART\_CFG\_REG\_TIMEOUT\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_TIMEOUT\_MASK}{EF\_UART\_CFG\_REG\_TIMEOUT\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+TIMEOUT\+\_\+\+MASK~0x3f00}

\Hypertarget{CF__UART__regs_8h_a0b828c908bc0843a0e9229adfcb29863}\label{CF__UART__regs_8h_a0b828c908bc0843a0e9229adfcb29863} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_WLEN\_BIT@{EF\_UART\_CFG\_REG\_WLEN\_BIT}}
\index{EF\_UART\_CFG\_REG\_WLEN\_BIT@{EF\_UART\_CFG\_REG\_WLEN\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_WLEN\_BIT}{EF\_UART\_CFG\_REG\_WLEN\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+WLEN\+\_\+\+BIT~0}

\Hypertarget{CF__UART__regs_8h_adba653133ac3677b18091f8ad0b3c6f2}\label{CF__UART__regs_8h_adba653133ac3677b18091f8ad0b3c6f2} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CFG\_REG\_WLEN\_MASK@{EF\_UART\_CFG\_REG\_WLEN\_MASK}}
\index{EF\_UART\_CFG\_REG\_WLEN\_MASK@{EF\_UART\_CFG\_REG\_WLEN\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CFG\_REG\_WLEN\_MASK}{EF\_UART\_CFG\_REG\_WLEN\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CFG\+\_\+\+REG\+\_\+\+WLEN\+\_\+\+MASK~0xf}

\Hypertarget{CF__UART__regs_8h_a266874a7f0e8f44a104856cc9edf8e1b}\label{CF__UART__regs_8h_a266874a7f0e8f44a104856cc9edf8e1b} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_EN\_BIT@{EF\_UART\_CTRL\_REG\_EN\_BIT}}
\index{EF\_UART\_CTRL\_REG\_EN\_BIT@{EF\_UART\_CTRL\_REG\_EN\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_EN\_BIT}{EF\_UART\_CTRL\_REG\_EN\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+EN\+\_\+\+BIT~0}

\Hypertarget{CF__UART__regs_8h_afd2ff304610edfabd0274bb0719c2e1b}\label{CF__UART__regs_8h_afd2ff304610edfabd0274bb0719c2e1b} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_EN\_MASK@{EF\_UART\_CTRL\_REG\_EN\_MASK}}
\index{EF\_UART\_CTRL\_REG\_EN\_MASK@{EF\_UART\_CTRL\_REG\_EN\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_EN\_MASK}{EF\_UART\_CTRL\_REG\_EN\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+EN\+\_\+\+MASK~0x1}

\Hypertarget{CF__UART__regs_8h_a5f47e9ee6518199926ec8b11ecdaac8c}\label{CF__UART__regs_8h_a5f47e9ee6518199926ec8b11ecdaac8c} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_GFEN\_BIT@{EF\_UART\_CTRL\_REG\_GFEN\_BIT}}
\index{EF\_UART\_CTRL\_REG\_GFEN\_BIT@{EF\_UART\_CTRL\_REG\_GFEN\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_GFEN\_BIT}{EF\_UART\_CTRL\_REG\_GFEN\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+GFEN\+\_\+\+BIT~4}

\Hypertarget{CF__UART__regs_8h_a7f87b5eccffb824604dcd31b26989dd5}\label{CF__UART__regs_8h_a7f87b5eccffb824604dcd31b26989dd5} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_GFEN\_MASK@{EF\_UART\_CTRL\_REG\_GFEN\_MASK}}
\index{EF\_UART\_CTRL\_REG\_GFEN\_MASK@{EF\_UART\_CTRL\_REG\_GFEN\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_GFEN\_MASK}{EF\_UART\_CTRL\_REG\_GFEN\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+GFEN\+\_\+\+MASK~0x10}

\Hypertarget{CF__UART__regs_8h_ad74f6f089ecffe1bee2d4d3dd3f416dc}\label{CF__UART__regs_8h_ad74f6f089ecffe1bee2d4d3dd3f416dc} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_LPEN\_BIT@{EF\_UART\_CTRL\_REG\_LPEN\_BIT}}
\index{EF\_UART\_CTRL\_REG\_LPEN\_BIT@{EF\_UART\_CTRL\_REG\_LPEN\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_LPEN\_BIT}{EF\_UART\_CTRL\_REG\_LPEN\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+LPEN\+\_\+\+BIT~3}

\Hypertarget{CF__UART__regs_8h_aebbe2052a5a6b9355d3cee5bb904d0a2}\label{CF__UART__regs_8h_aebbe2052a5a6b9355d3cee5bb904d0a2} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_LPEN\_MASK@{EF\_UART\_CTRL\_REG\_LPEN\_MASK}}
\index{EF\_UART\_CTRL\_REG\_LPEN\_MASK@{EF\_UART\_CTRL\_REG\_LPEN\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_LPEN\_MASK}{EF\_UART\_CTRL\_REG\_LPEN\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+LPEN\+\_\+\+MASK~0x8}

\Hypertarget{CF__UART__regs_8h_a5ced1617f0c81c91c84feb6e67ab7e3f}\label{CF__UART__regs_8h_a5ced1617f0c81c91c84feb6e67ab7e3f} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_RXEN\_BIT@{EF\_UART\_CTRL\_REG\_RXEN\_BIT}}
\index{EF\_UART\_CTRL\_REG\_RXEN\_BIT@{EF\_UART\_CTRL\_REG\_RXEN\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_RXEN\_BIT}{EF\_UART\_CTRL\_REG\_RXEN\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+RXEN\+\_\+\+BIT~2}

\Hypertarget{CF__UART__regs_8h_afacdd0aef6658a33f7bfd07e21c8a68f}\label{CF__UART__regs_8h_afacdd0aef6658a33f7bfd07e21c8a68f} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_RXEN\_MASK@{EF\_UART\_CTRL\_REG\_RXEN\_MASK}}
\index{EF\_UART\_CTRL\_REG\_RXEN\_MASK@{EF\_UART\_CTRL\_REG\_RXEN\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_RXEN\_MASK}{EF\_UART\_CTRL\_REG\_RXEN\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+RXEN\+\_\+\+MASK~0x4}

\Hypertarget{CF__UART__regs_8h_a4803fa0200e936a1d8f112b1cda3a0be}\label{CF__UART__regs_8h_a4803fa0200e936a1d8f112b1cda3a0be} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_TXEN\_BIT@{EF\_UART\_CTRL\_REG\_TXEN\_BIT}}
\index{EF\_UART\_CTRL\_REG\_TXEN\_BIT@{EF\_UART\_CTRL\_REG\_TXEN\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_TXEN\_BIT}{EF\_UART\_CTRL\_REG\_TXEN\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TXEN\+\_\+\+BIT~1}

\Hypertarget{CF__UART__regs_8h_a4b8b5bd1caaa4e1f65da544132cac877}\label{CF__UART__regs_8h_a4b8b5bd1caaa4e1f65da544132cac877} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_CTRL\_REG\_TXEN\_MASK@{EF\_UART\_CTRL\_REG\_TXEN\_MASK}}
\index{EF\_UART\_CTRL\_REG\_TXEN\_MASK@{EF\_UART\_CTRL\_REG\_TXEN\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_CTRL\_REG\_TXEN\_MASK}{EF\_UART\_CTRL\_REG\_TXEN\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+CTRL\+\_\+\+REG\+\_\+\+TXEN\+\_\+\+MASK~0x2}

\Hypertarget{CF__UART__regs_8h_aafc66529a3139c689109d2406ed67a57}\label{CF__UART__regs_8h_aafc66529a3139c689109d2406ed67a57} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FE\_FLAG@{EF\_UART\_FE\_FLAG}}
\index{EF\_UART\_FE\_FLAG@{EF\_UART\_FE\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FE\_FLAG}{EF\_UART\_FE\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FE\+\_\+\+FLAG~0x40}

\Hypertarget{CF__UART__regs_8h_a7e595dafa06d084074a25de5721bd9ab}\label{CF__UART__regs_8h_a7e595dafa06d084074a25de5721bd9ab} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOCTRL\_REG\_RXLT\_BIT@{EF\_UART\_FIFOCTRL\_REG\_RXLT\_BIT}}
\index{EF\_UART\_FIFOCTRL\_REG\_RXLT\_BIT@{EF\_UART\_FIFOCTRL\_REG\_RXLT\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOCTRL\_REG\_RXLT\_BIT}{EF\_UART\_FIFOCTRL\_REG\_RXLT\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+RXLT\+\_\+\+BIT~8}

\Hypertarget{CF__UART__regs_8h_a3d1d577c97f279d55c8dd912417042e8}\label{CF__UART__regs_8h_a3d1d577c97f279d55c8dd912417042e8} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOCTRL\_REG\_RXLT\_MASK@{EF\_UART\_FIFOCTRL\_REG\_RXLT\_MASK}}
\index{EF\_UART\_FIFOCTRL\_REG\_RXLT\_MASK@{EF\_UART\_FIFOCTRL\_REG\_RXLT\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOCTRL\_REG\_RXLT\_MASK}{EF\_UART\_FIFOCTRL\_REG\_RXLT\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+RXLT\+\_\+\+MASK~0xf00}

\Hypertarget{CF__UART__regs_8h_a69c312c946bec91e3cea12cb9e66cdc0}\label{CF__UART__regs_8h_a69c312c946bec91e3cea12cb9e66cdc0} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOCTRL\_REG\_TXLT\_BIT@{EF\_UART\_FIFOCTRL\_REG\_TXLT\_BIT}}
\index{EF\_UART\_FIFOCTRL\_REG\_TXLT\_BIT@{EF\_UART\_FIFOCTRL\_REG\_TXLT\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOCTRL\_REG\_TXLT\_BIT}{EF\_UART\_FIFOCTRL\_REG\_TXLT\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+TXLT\+\_\+\+BIT~0}

\Hypertarget{CF__UART__regs_8h_a1bf32ffbed1f291bbd4df32b64c975cc}\label{CF__UART__regs_8h_a1bf32ffbed1f291bbd4df32b64c975cc} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOCTRL\_REG\_TXLT\_MASK@{EF\_UART\_FIFOCTRL\_REG\_TXLT\_MASK}}
\index{EF\_UART\_FIFOCTRL\_REG\_TXLT\_MASK@{EF\_UART\_FIFOCTRL\_REG\_TXLT\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOCTRL\_REG\_TXLT\_MASK}{EF\_UART\_FIFOCTRL\_REG\_TXLT\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOCTRL\+\_\+\+REG\+\_\+\+TXLT\+\_\+\+MASK~0xf}

\Hypertarget{CF__UART__regs_8h_a643adcc29f4cb4f27f47117c59065edf}\label{CF__UART__regs_8h_a643adcc29f4cb4f27f47117c59065edf} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOS\_REG\_RXL\_BIT@{EF\_UART\_FIFOS\_REG\_RXL\_BIT}}
\index{EF\_UART\_FIFOS\_REG\_RXL\_BIT@{EF\_UART\_FIFOS\_REG\_RXL\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOS\_REG\_RXL\_BIT}{EF\_UART\_FIFOS\_REG\_RXL\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+RXL\+\_\+\+BIT~0}

\Hypertarget{CF__UART__regs_8h_a678dfcd394bda6fdccea37a799177325}\label{CF__UART__regs_8h_a678dfcd394bda6fdccea37a799177325} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOS\_REG\_RXL\_MASK@{EF\_UART\_FIFOS\_REG\_RXL\_MASK}}
\index{EF\_UART\_FIFOS\_REG\_RXL\_MASK@{EF\_UART\_FIFOS\_REG\_RXL\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOS\_REG\_RXL\_MASK}{EF\_UART\_FIFOS\_REG\_RXL\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+RXL\+\_\+\+MASK~0xf}

\Hypertarget{CF__UART__regs_8h_a61be2c6547b44c7a6655abc3a82ad8d7}\label{CF__UART__regs_8h_a61be2c6547b44c7a6655abc3a82ad8d7} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOS\_REG\_TXL\_BIT@{EF\_UART\_FIFOS\_REG\_TXL\_BIT}}
\index{EF\_UART\_FIFOS\_REG\_TXL\_BIT@{EF\_UART\_FIFOS\_REG\_TXL\_BIT}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOS\_REG\_TXL\_BIT}{EF\_UART\_FIFOS\_REG\_TXL\_BIT}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+TXL\+\_\+\+BIT~8}

\Hypertarget{CF__UART__regs_8h_a4bcda73b2207720bd3b1212fc047337a}\label{CF__UART__regs_8h_a4bcda73b2207720bd3b1212fc047337a} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_FIFOS\_REG\_TXL\_MASK@{EF\_UART\_FIFOS\_REG\_TXL\_MASK}}
\index{EF\_UART\_FIFOS\_REG\_TXL\_MASK@{EF\_UART\_FIFOS\_REG\_TXL\_MASK}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_FIFOS\_REG\_TXL\_MASK}{EF\_UART\_FIFOS\_REG\_TXL\_MASK}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+FIFOS\+\_\+\+REG\+\_\+\+TXL\+\_\+\+MASK~0xf00}

\Hypertarget{CF__UART__regs_8h_aa5f6a28e7e7c0693a5d922ab8788d70c}\label{CF__UART__regs_8h_aa5f6a28e7e7c0693a5d922ab8788d70c} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_MATCH\_FLAG@{EF\_UART\_MATCH\_FLAG}}
\index{EF\_UART\_MATCH\_FLAG@{EF\_UART\_MATCH\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_MATCH\_FLAG}{EF\_UART\_MATCH\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+MATCH\+\_\+\+FLAG~0x20}

\Hypertarget{CF__UART__regs_8h_ad2021fcd6ecdc551490d95ff8a2227f4}\label{CF__UART__regs_8h_ad2021fcd6ecdc551490d95ff8a2227f4} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_OR\_FLAG@{EF\_UART\_OR\_FLAG}}
\index{EF\_UART\_OR\_FLAG@{EF\_UART\_OR\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_OR\_FLAG}{EF\_UART\_OR\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+OR\+\_\+\+FLAG~0x100}

\Hypertarget{CF__UART__regs_8h_a3cff4fc63e9ab01bad003a962a6d3938}\label{CF__UART__regs_8h_a3cff4fc63e9ab01bad003a962a6d3938} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_PRE\_FLAG@{EF\_UART\_PRE\_FLAG}}
\index{EF\_UART\_PRE\_FLAG@{EF\_UART\_PRE\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_PRE\_FLAG}{EF\_UART\_PRE\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+PRE\+\_\+\+FLAG~0x80}

\Hypertarget{CF__UART__regs_8h_aa5b304f625110ba9a40b9fb5d0f22928}\label{CF__UART__regs_8h_aa5b304f625110ba9a40b9fb5d0f22928} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_RTO\_FLAG@{EF\_UART\_RTO\_FLAG}}
\index{EF\_UART\_RTO\_FLAG@{EF\_UART\_RTO\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_RTO\_FLAG}{EF\_UART\_RTO\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+RTO\+\_\+\+FLAG~0x200}

\Hypertarget{CF__UART__regs_8h_afcc839803a3e147726c4d0ff8aa631ac}\label{CF__UART__regs_8h_afcc839803a3e147726c4d0ff8aa631ac} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_RXA\_FLAG@{EF\_UART\_RXA\_FLAG}}
\index{EF\_UART\_RXA\_FLAG@{EF\_UART\_RXA\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_RXA\_FLAG}{EF\_UART\_RXA\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+RXA\+\_\+\+FLAG~0x8}

\Hypertarget{CF__UART__regs_8h_abdbd275b9e49d27fc0631f3db144626c}\label{CF__UART__regs_8h_abdbd275b9e49d27fc0631f3db144626c} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_RXF\_FLAG@{EF\_UART\_RXF\_FLAG}}
\index{EF\_UART\_RXF\_FLAG@{EF\_UART\_RXF\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_RXF\_FLAG}{EF\_UART\_RXF\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+RXF\+\_\+\+FLAG~0x2}

\Hypertarget{CF__UART__regs_8h_a1d10765fcb44dabc4653269f5f45d7e0}\label{CF__UART__regs_8h_a1d10765fcb44dabc4653269f5f45d7e0} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_TXB\_FLAG@{EF\_UART\_TXB\_FLAG}}
\index{EF\_UART\_TXB\_FLAG@{EF\_UART\_TXB\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_TXB\_FLAG}{EF\_UART\_TXB\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+TXB\+\_\+\+FLAG~0x4}

\Hypertarget{CF__UART__regs_8h_af0ef9bb61d418f4ec8031e74ac1374f3}\label{CF__UART__regs_8h_af0ef9bb61d418f4ec8031e74ac1374f3} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_TXE\_FLAG@{EF\_UART\_TXE\_FLAG}}
\index{EF\_UART\_TXE\_FLAG@{EF\_UART\_TXE\_FLAG}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_TXE\_FLAG}{EF\_UART\_TXE\_FLAG}}
{\footnotesize\ttfamily \#define EF\+\_\+\+UART\+\_\+\+TXE\+\_\+\+FLAG~0x1}

\Hypertarget{CF__UART__regs_8h_a470cd5845bed94d8b8b358933e4a3442}\label{CF__UART__regs_8h_a470cd5845bed94d8b8b358933e4a3442} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!IO\_TYPES@{IO\_TYPES}}
\index{IO\_TYPES@{IO\_TYPES}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{IO\_TYPES}{IO\_TYPES}}
{\footnotesize\ttfamily \#define IO\+\_\+\+TYPES}



\doxysubsection{Typedef Documentation}
\Hypertarget{CF__UART__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}\label{CF__UART__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf} 
\index{EF\_UART\_regs.h@{EF\_UART\_regs.h}!EF\_UART\_TYPE@{EF\_UART\_TYPE}}
\index{EF\_UART\_TYPE@{EF\_UART\_TYPE}!EF\_UART\_regs.h@{EF\_UART\_regs.h}}
\doxysubsubsection{\texorpdfstring{EF\_UART\_TYPE}{EF\_UART\_TYPE}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct__CF__UART__TYPE__}{\+\_\+\+EF\+\_\+\+UART\+\_\+\+TYPE\+\_\+}} \mbox{\hyperlink{CF__UART__regs_8h_ae6e04bb01bfd86ba243d7502c0afedbf}{EF\+\_\+\+UART\+\_\+\+TYPE}}}

