
*** Running vivado
    with args -log system_FIR_Filter_1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_FIR_Filter_1_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_FIR_Filter_1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 393.328 ; gain = 54.512
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_FIR_Filter_1_0_0
Command: synth_design -top system_FIR_Filter_1_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6616
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 842.648 ; gain = 409.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_FIR_Filter_1_0_0' [c:/Users/John/Desktop/Honours_Project/Zynq_Testing/Zynq_Testing.gen/sources_1/bd/system/ip/system_FIR_Filter_1_0_0/synth/system_FIR_Filter_1_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'FIR_Filter_1' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Generated_Filter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter_1' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Generated_Filter.vhd:13]
INFO: [Synth 8-6155] done synthesizing module 'system_FIR_Filter_1_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/Zynq_Testing/Zynq_Testing.gen/sources_1/bd/system/ip/system_FIR_Filter_1_0_0/synth/system_FIR_Filter_1_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 933.785 ; gain = 501.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 933.785 ; gain = 501.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 933.785 ; gain = 501.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 933.785 ; gain = 501.031
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/inner_product0, operation Mode is: A2*(B:0x4de).
DSP Report: register inst/signal_buffer_reg[7] is absorbed into DSP inst/inner_product0.
DSP Report: operator inst/inner_product0 is absorbed into DSP inst/inner_product0.
DSP Report: Generating DSP inst/inner_product, operation Mode is: PCIN+A''*(B:0x4de).
DSP Report: register inst/signal_buffer_reg[1] is absorbed into DSP inst/inner_product.
DSP Report: register inst/signal_buffer_reg[0] is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product6 is absorbed into DSP inst/inner_product.
DSP Report: Generating DSP inst/inner_product, operation Mode is: PCIN+A''*(B:0x5f4).
DSP Report: register inst/signal_buffer_reg[7] is absorbed into DSP inst/inner_product.
DSP Report: register inst/signal_buffer_reg[6] is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product1 is absorbed into DSP inst/inner_product.
DSP Report: Generating DSP inst/inner_product, operation Mode is: PCIN+ACIN''*(B:0x809).
DSP Report: register inst/signal_buffer_reg[6] is absorbed into DSP inst/inner_product.
DSP Report: register inst/signal_buffer_reg[5] is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product2 is absorbed into DSP inst/inner_product.
DSP Report: Generating DSP inst/inner_product, operation Mode is: PCIN+ACIN2*(B:0x943).
DSP Report: register inst/signal_buffer_reg[4] is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product3 is absorbed into DSP inst/inner_product.
DSP Report: Generating DSP inst/inner_product, operation Mode is: PCIN+ACIN2*(B:0x943).
DSP Report: register inst/signal_buffer_reg[3] is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product4 is absorbed into DSP inst/inner_product.
DSP Report: Generating DSP inst/inner_product, operation Mode is: PCIN+ACIN2*(B:0x809).
DSP Report: register inst/signal_buffer_reg[2] is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product is absorbed into DSP inst/inner_product.
DSP Report: operator inst/inner_product5 is absorbed into DSP inst/inner_product.
DSP Report: Generating DSP inst/Signal_Output_reg, operation Mode is: PCIN+A''*(B:0x5f4).
DSP Report: register inst/signal_buffer_reg[2] is absorbed into DSP inst/Signal_Output_reg.
DSP Report: register inst/signal_buffer_reg[1] is absorbed into DSP inst/Signal_Output_reg.
DSP Report: register inst/Signal_Output_reg is absorbed into DSP inst/Signal_Output_reg.
DSP Report: operator inst/inner_product is absorbed into DSP inst/Signal_Output_reg.
DSP Report: operator inst/inner_product6 is absorbed into DSP inst/Signal_Output_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Filter_1            | A2*(B:0x4de)          | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+A''*(B:0x4de)    | 16     | 12     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+A''*(B:0x5f4)    | 16     | 12     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|system_FIR_Filter_1_0_0 | PCIN+ACIN''*(B:0x809) | 16     | 13     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|system_FIR_Filter_1_0_0 | PCIN+ACIN2*(B:0x943)  | 16     | 13     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_FIR_Filter_1_0_0 | PCIN+ACIN2*(B:0x943)  | 16     | 13     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+ACIN2*(B:0x809)  | 16     | 13     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+A''*(B:0x5f4)    | 16     | 12     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_FIR_Filter_1_0_0 | inst/signal_buffer_reg[3][15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Filter_1            | A'*B          | 30     | 11     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+A''*B    | 30     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+A''*B    | 30     | 11     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|system_FIR_Filter_1_0_0 | PCIN+A''*B    | 0      | 12     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|system_FIR_Filter_1_0_0 | PCIN+A'*B     | 0      | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_FIR_Filter_1_0_0 | PCIN+A'*B     | 0      | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | PCIN+A'*B     | 0      | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter_1            | (PCIN+A''*B)' | 30     | 11     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     8|
|2     |SRL16E  |    16|
|3     |FDRE    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    56|
|2     |  inst   |FIR_Filter_1 |    56|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.961 ; gain = 678.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1121.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1224.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 25865e1c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1224.301 ; gain = 795.516
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/Zynq_Testing/Zynq_Testing.runs/system_FIR_Filter_1_0_0_synth_1/system_FIR_Filter_1_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.453 ; gain = 301.152
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_FIR_Filter_1_0_0, cache-ID = 3d27fd38f6cb1407
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/Zynq_Testing/Zynq_Testing.runs/system_FIR_Filter_1_0_0_synth_1/system_FIR_Filter_1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_FIR_Filter_1_0_0_utilization_synth.rpt -pb system_FIR_Filter_1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 17:43:03 2023...
