$date
	Sat Sep 05 20:09:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y $end
$var wire 3 % SP2 [2:0] $end
$var wire 2 & SP [1:0] $end
$var wire 3 ' SF2 [2:0] $end
$var wire 2 ( SF [1:0] $end
$var reg 1 ) A $end
$var reg 1 * A2 $end
$var reg 1 + B $end
$var reg 1 , CLK $end
$var reg 1 - reset $end
$scope module E1 $end
$var wire 1 ) A $end
$var wire 1 + B $end
$var wire 1 , CLK $end
$var wire 1 - RESET $end
$var wire 1 . SF0 $end
$var wire 1 / SF1 $end
$var wire 1 $ Y $end
$var wire 2 0 SF2 [1:0] $end
$var wire 2 1 S2 [1:0] $end
$var wire 1 2 S1 $end
$var wire 1 3 S0 $end
$scope module F1 $end
$var wire 1 , clk $end
$var wire 1 . d $end
$var wire 1 - reset $end
$var reg 1 3 q $end
$upscope $end
$scope module F2 $end
$var wire 1 , clk $end
$var wire 1 / d $end
$var wire 1 - reset $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$scope module E3 $end
$var wire 1 * A $end
$var wire 1 4 SF0 $end
$var wire 1 5 SF1 $end
$var wire 1 6 SF2 $end
$var wire 1 7 Y1 $end
$var wire 1 8 Y2 $end
$var wire 1 # Y3 $end
$var wire 1 , clk $end
$var wire 1 - reset $end
$var wire 3 9 SF3 [2:0] $end
$var wire 3 : S3 [2:0] $end
$var wire 1 ; S2 $end
$var wire 1 < S1 $end
$var wire 1 = S0 $end
$scope module F0 $end
$var wire 1 , clk $end
$var wire 1 4 d $end
$var wire 1 - reset $end
$var reg 1 = q $end
$upscope $end
$scope module F1 $end
$var wire 1 , clk $end
$var wire 1 5 d $end
$var wire 1 - reset $end
$var reg 1 < q $end
$upscope $end
$scope module F2 $end
$var wire 1 , clk $end
$var wire 1 6 d $end
$var wire 1 - reset $end
$var reg 1 ; q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
x<
x;
bx :
bx 9
x8
x7
x6
x5
x4
x3
x2
bx 1
b0 0
0/
0.
0-
0,
0+
x*
0)
b0 (
b0x '
bx &
b0x %
0$
x#
x"
x!
$end
#1
04
b0 %
08
0#
1"
0!
b0x1 9
16
03
b0 &
b0 1
02
b0 '
07
0=
0<
b0 :
0;
1,
1-
#2
0,
b10 (
b10 0
1.
1+
1)
0-
#3
1,
b0 (
b0 0
0.
0+
0)
1-
#4
0-
0,
#5
x4
b0x %
x8
x#
0"
1!
bx0 9
06
x<
b0x1 :
1;
1,
#6
0,
#7
x5
1"
0!
bx1 9
16
0;
bx0 :
b0x '
x7
x=
1,
#8
0,
#9
04
b11 9
15
0#
b0 %
08
b0 '
07
0=
b0 :
0<
1,
1*
1-
#10
0-
0,
#11
b1 %
18
0#
0"
1!
b10 9
06
1<
b11 :
1;
1,
#12
0,
#13
1#
05
1"
0!
b1 9
16
b10 :
0;
1,
#14
0,
#15
1#
b0 %
08
0"
1!
b0 9
06
0<
b1 :
1;
1,
#16
0,
#17
15
0#
1"
0!
b11 9
16
b0 :
0;
1,
#18
0,
#19
1#
0"
1!
06
b1 :
1;
1,
b0 9
05
0*
#20
0,
#21
0#
1"
0!
b1 9
16
b0 :
0;
1,
#22
0,
#23
1#
0"
1!
b0 9
06
b1 :
1;
1,
#24
0,
#25
0#
1"
0!
b1 9
16
b0 :
0;
1,
