C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGEXE

Top level modules:
	REGEXE

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IMEM

Top level modules:
	IMEM

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/WB.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/WB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module WB

Top level modules:
	WB

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage_bb.v {1 {vlog -work work -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage_bb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RomImage

Top level modules:
	RomImage

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SIGNEXTEND.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SIGNEXTEND.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SIGNEXTEND

Top level modules:
	SIGNEXTEND

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPC.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGDECO

Top level modules:
	REGDECO

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ADD.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ADD.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ADD

Top level modules:
	ADD

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/LSR.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/LSR.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module LSR

Top level modules:
	LSR

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module EXE

Top level modules:
	EXE

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SUB.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SUB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SUB

Top level modules:
	SUB

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TOP

Top level modules:
	TOP

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DECO

Top level modules:
	DECO

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_regmemory.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_regmemory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_regmemory

Top level modules:
	tb_regmemory

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TOPALU

Top level modules:
	TOPALU

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_imem.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_imem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_imem

Top level modules:
	tb_imem

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGPCD

Top level modules:
	REGPCD

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module UNIDAD_CONTROL

Top level modules:
	UNIDAD_CONTROL

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUL.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUL.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUL

Top level modules:
	MUL

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ROM

Top level modules:
	ROM

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEMORY.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEMORY.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGMEMORY

Top level modules:
	REGMEMORY

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_fetch

Top level modules:
	tb_fetch

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_deco

Top level modules:
	tb_deco

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGFETCH

Top level modules:
	REGFETCH

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/COMPARATOR.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/COMPARATOR.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module COMPARATOR

Top level modules:
	COMPARATOR

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/testbench.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/testbench.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FETCH

Top level modules:
	FETCH

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MULTIPLEXER.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MULTIPLEXER.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MULTIPLEXER

Top level modules:
	MULTIPLEXER

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DMEM.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DMEM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DMEM

Top level modules:
	DMEM

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_mem

Top level modules:
	tb_mem

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUXALU

Top level modules:
	MUXALU

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/AND2.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/AND2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module AND2

Top level modules:
	AND2

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGMEM

Top level modules:
	REGMEM

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ROM_F2

Top level modules:
	ROM_F2

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DECODER

Top level modules:
	DECODER

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_RomImage.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_RomImage.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_ROMSimulation

Top level modules:
	tb_ROMSimulation

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage.v {1 {vlog -work work -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RomImage

Top level modules:
	RomImage

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM

Top level modules:
	MEM

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_exe.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_exe.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_exe

Top level modules:
	tb_exe

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_alu.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_alu

Top level modules:
	tb_alu

} {} {}} C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SHL.sv {1 {vlog -work work -sv -stats=none C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SHL.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SHL

Top level modules:
	SHL

} {} {}}
