<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6afd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     8.22 --||-- Mem Ch  0: Reads (MB/s):   690.87 --|
|--            Writes(MB/s):     1.35 --||--            Writes(MB/s):  2929.34 --|
|-- Mem Ch  1: Reads (MB/s):     8.58 --||-- Mem Ch  1: Reads (MB/s):   694.61 --|
|--            Writes(MB/s):     5.34 --||--            Writes(MB/s):  2933.94 --|
|-- Mem Ch  2: Reads (MB/s):     4.16 --||-- Mem Ch  2: Reads (MB/s):   690.14 --|
|--            Writes(MB/s):     1.30 --||--            Writes(MB/s):  2929.84 --|
|-- Mem Ch  3: Reads (MB/s):    14.43 --||-- Mem Ch  3: Reads (MB/s):   694.00 --|
|--            Writes(MB/s):     5.28 --||--            Writes(MB/s):  2933.69 --|
|-- NODE 0 Mem Read (MB/s) :    35.40 --||-- NODE 1 Mem Read (MB/s) :  2769.62 --|
|-- NODE 0 Mem Write(MB/s) :    13.27 --||-- NODE 1 Mem Write(MB/s) : 11726.81 --|
|-- NODE 0 P. Write (T/s):     124312 --||-- NODE 1 P. Write (T/s):     127009 --|
|-- NODE 0 Memory (MB/s):       48.66 --||-- NODE 1 Memory (MB/s):    14496.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       2805.02                --|
            |--                System Write Throughput(MB/s):      11740.07                --|
            |--               System Memory Throughput(MB/s):      14545.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6bd3
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112          12     874 K   382 K      0       0      36  
 1    1321 K       909 K    47 M   274 M    194 M     0    1637 K
-----------------------------------------------------------------------
 *    1329 K       909 K    48 M   274 M    194 M     0    1637 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.08        Core1: 16.09        
Core2: 28.91        Core3: 11.04        
Core4: 27.48        Core5: 15.35        
Core6: 31.39        Core7: 14.92        
Core8: 30.70        Core9: 21.88        
Core10: 26.41        Core11: 15.19        
Core12: 28.38        Core13: 16.59        
Core14: 27.77        Core15: 10.45        
Core16: 28.18        Core17: 16.86        
Core18: 28.13        Core19: 21.66        
Core20: 30.13        Core21: 18.34        
Core22: 28.36        Core23: 17.93        
Core24: 29.52        Core25: 14.48        
Core26: 29.48        Core27: 18.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.75
Socket1: 14.85
DDR read Latency(ns)
Socket0: 375203.58
Socket1: 5055.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 16.81        
Core2: 31.26        Core3: 10.99        
Core4: 29.63        Core5: 15.46        
Core6: 30.66        Core7: 15.12        
Core8: 31.43        Core9: 22.05        
Core10: 29.44        Core11: 15.93        
Core12: 29.76        Core13: 17.31        
Core14: 29.53        Core15: 10.80        
Core16: 29.08        Core17: 17.63        
Core18: 29.91        Core19: 21.79        
Core20: 29.46        Core21: 18.50        
Core22: 28.72        Core23: 18.04        
Core24: 29.55        Core25: 14.49        
Core26: 29.47        Core27: 18.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.05
Socket1: 15.13
DDR read Latency(ns)
Socket0: 382487.90
Socket1: 4880.92
irq_total: 332349.538174287
cpu_total: 16.04
cpu_0: 0.80
cpu_1: 39.23
cpu_2: 0.13
cpu_3: 63.56
cpu_4: 0.13
cpu_5: 40.49
cpu_6: 0.07
cpu_7: 26.26
cpu_8: 0.07
cpu_9: 11.90
cpu_10: 0.13
cpu_11: 40.29
cpu_12: 0.13
cpu_13: 25.33
cpu_14: 0.07
cpu_15: 36.50
cpu_16: 0.07
cpu_17: 30.78
cpu_18: 0.07
cpu_19: 20.21
cpu_20: 0.13
cpu_21: 32.18
cpu_22: 0.07
cpu_23: 31.91
cpu_24: 0.07
cpu_25: 26.60
cpu_26: 0.27
cpu_27: 21.81
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1370566
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1370566
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1370567
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1370567
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 15854872
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 15854872
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12291276475
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12291276475
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 240215
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 240215
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 16815108
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16815108
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12359769774
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12359769774
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 240225
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 240225


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.16        Core1: 17.03        
Core2: 22.27        Core3: 11.07        
Core4: 20.62        Core5: 15.66        
Core6: 33.96        Core7: 15.22        
Core8: 29.43        Core9: 20.77        
Core10: 31.62        Core11: 16.13        
Core12: 29.54        Core13: 17.60        
Core14: 29.23        Core15: 10.72        
Core16: 30.34        Core17: 18.11        
Core18: 28.73        Core19: 21.82        
Core20: 29.54        Core21: 18.95        
Core22: 28.42        Core23: 18.03        
Core24: 22.32        Core25: 14.88        
Core26: 19.44        Core27: 18.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 15.28
DDR read Latency(ns)
Socket0: 343021.84
Socket1: 4786.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.93        Core1: 17.32        
Core2: 30.11        Core3: 11.00        
Core4: 29.98        Core5: 15.58        
Core6: 31.48        Core7: 14.93        
Core8: 28.47        Core9: 21.95        
Core10: 30.96        Core11: 16.52        
Core12: 28.68        Core13: 17.84        
Core14: 30.49        Core15: 10.70        
Core16: 32.14        Core17: 18.41        
Core18: 28.76        Core19: 21.76        
Core20: 28.75        Core21: 19.73        
Core22: 28.01        Core23: 18.01        
Core24: 29.53        Core25: 14.93        
Core26: 30.59        Core27: 18.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 15.37
DDR read Latency(ns)
Socket0: 429092.90
Socket1: 4711.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 17.31        
Core2: 31.93        Core3: 11.13        
Core4: 31.89        Core5: 15.89        
Core6: 32.19        Core7: 14.98        
Core8: 30.34        Core9: 22.10        
Core10: 31.35        Core11: 17.93        
Core12: 30.41        Core13: 17.57        
Core14: 29.75        Core15: 10.90        
Core16: 28.50        Core17: 17.03        
Core18: 30.68        Core19: 21.78        
Core20: 29.42        Core21: 20.66        
Core22: 27.61        Core23: 18.33        
Core24: 28.98        Core25: 14.89        
Core26: 29.72        Core27: 18.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 15.54
DDR read Latency(ns)
Socket0: 405572.73
Socket1: 4557.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.03        Core1: 16.63        
Core2: 28.66        Core3: 11.08        
Core4: 29.75        Core5: 15.39        
Core6: 30.70        Core7: 15.07        
Core8: 30.92        Core9: 21.97        
Core10: 29.27        Core11: 15.49        
Core12: 29.11        Core13: 17.70        
Core14: 28.80        Core15: 10.86        
Core16: 30.02        Core17: 17.21        
Core18: 29.21        Core19: 21.70        
Core20: 30.21        Core21: 18.57        
Core22: 28.83        Core23: 18.32        
Core24: 29.78        Core25: 14.80        
Core26: 32.07        Core27: 18.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.12
Socket1: 15.12
DDR read Latency(ns)
Socket0: 409158.43
Socket1: 5049.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28019
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411044870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411047510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205588413; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205588413; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205592088; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205592088; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205595504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205595504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205598730; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205598730; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004703756; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016294; Consumed Joules: 245.14; Watts: 40.83; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2275888; Consumed DRAM Joules: 34.82; DRAM Watts: 5.80
S1P0; QPIClocks: 14411146522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411148966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205655317; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205655317; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205655447; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205655447; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205655592; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205655592; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205655672; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205655672; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004727606; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5752213; Consumed Joules: 351.09; Watts: 58.48; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 3666117; Consumed DRAM Joules: 56.09; DRAM Watts: 9.34
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e47
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     287 K    803 K    0.64    0.07    0.01    0.02     7392        0       11     70
   1    1     0.17   0.42   0.40    0.86      24 M     47 M    0.48    0.52    0.01    0.03     3584     1283        1     58
   2    0     0.00   0.32   0.00    0.60    8525       35 K    0.76    0.11    0.00    0.02      168        0        0     69
   3    1     0.40   0.45   0.87    1.20      14 M     64 M    0.78    0.66    0.00    0.02    13888      459        4     57
   4    0     0.00   0.31   0.00    0.60    4482       27 K    0.83    0.11    0.00    0.02     3024        0        0     69
   5    1     0.24   0.53   0.45    0.92      17 M     43 M    0.59    0.56    0.01    0.02     1008      544        3     58
   6    0     0.00   0.31   0.00    0.60    6604       27 K    0.76    0.11    0.00    0.02      168        0        0     69
   7    1     0.16   0.69   0.24    0.66    3569 K     18 M    0.80    0.64    0.00    0.01      336       31        2     58
   8    0     0.00   0.34   0.00    0.60    6535       26 K    0.76    0.13    0.00    0.02      168        0        0     68
   9    1     0.09   0.79   0.12    0.60     711 K   5406 K    0.87    0.41    0.00    0.01       56       26        3     58
  10    0     0.00   0.33   0.00    0.60    5565       28 K    0.81    0.16    0.00    0.02      336        0        0     68
  11    1     0.40   0.68   0.59    1.15      16 M     48 M    0.65    0.45    0.00    0.01     2016      862        3     57
  12    0     0.00   0.58   0.00    0.60      26 K     51 K    0.48    0.18    0.01    0.01     2184        1        1     70
  13    1     0.12   0.54   0.22    0.63    7815 K     17 M    0.55    0.67    0.01    0.01      840      214        3     57
  14    0     0.00   0.63   0.00    0.60      20 K     50 K    0.60    0.28    0.00    0.01     1344        0        1     70
  15    1     0.30   0.55   0.55    1.04    8140 K     37 M    0.78    0.68    0.00    0.01      336      155        1     56
  16    0     0.00   0.31   0.00    0.60    6856       25 K    0.74    0.17    0.00    0.02      112        0        0     69
  17    1     0.17   0.63   0.26    0.70      12 M     26 M    0.54    0.56    0.01    0.02     1008      470       12     57
  18    0     0.00   0.32   0.00    0.60    5152       33 K    0.85    0.12    0.00    0.02      392        0        0     70
  19    1     0.07   0.45   0.15    0.60      17 M     24 M    0.30    0.48    0.03    0.04     1624      788        1     59
  20    0     0.00   0.30   0.00    0.60    3797       30 K    0.88    0.12    0.00    0.02      224        0        0     70
  21    1     0.19   0.58   0.33    0.78      18 M     34 M    0.47    0.48    0.01    0.02     1736      873        1     59
  22    0     0.00   0.32   0.00    0.60    3625       30 K    0.88    0.12    0.00    0.02       56        0        0     70
  23    1     0.20   0.59   0.34    0.80      16 M     33 M    0.52    0.50    0.01    0.02     1400      694        0     59
  24    0     0.00   0.30   0.00    0.60    4112       24 K    0.84    0.10    0.00    0.02      280        0        0     70
  25    1     0.17   0.68   0.26    0.69    3591 K     17 M    0.80    0.66    0.00    0.01      224       43        0     58
  26    0     0.00   0.32   0.00    0.60    5502       25 K    0.79    0.11    0.00    0.02     7616        0        1     70
  27    1     0.09   0.53   0.17    0.60    9293 K     17 M    0.47    0.63    0.01    0.02     1176      310        1     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     395 K   1222 K    0.68    0.10    0.01    0.02    23464        1       14     61
 SKT    1     0.20   0.56   0.35    0.86     170 M    436 M    0.61    0.58    0.01    0.02    29232     6752       35     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.56   0.18    0.86     170 M    437 M    0.61    0.58    0.01    0.02     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.60 %

 C1 core residency: 29.82 %; C3 core residency: 0.03 %; C6 core residency: 49.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.56 => corresponds to 14.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4226 M   4214 M   |    4%     4%   
 SKT    1     4167 M   4167 M   |    4%     4%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   16 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.06     203.52      28.95         131.75
 SKT   1    12.10    54.67     294.13      46.74         109.14
---------------------------------------------------------------------------------------------------------------
       *    12.28    54.73     497.65      75.70         109.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f2a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    12.43 --||-- Mem Ch  0: Reads (MB/s):  1588.31 --|
|--            Writes(MB/s):     3.00 --||--            Writes(MB/s):  2911.73 --|
|-- Mem Ch  1: Reads (MB/s):    13.04 --||-- Mem Ch  1: Reads (MB/s):  1595.07 --|
|--            Writes(MB/s):     6.87 --||--            Writes(MB/s):  2915.76 --|
|-- Mem Ch  2: Reads (MB/s):     8.85 --||-- Mem Ch  2: Reads (MB/s):  1589.13 --|
|--            Writes(MB/s):     2.95 --||--            Writes(MB/s):  2911.25 --|
|-- Mem Ch  3: Reads (MB/s):    15.92 --||-- Mem Ch  3: Reads (MB/s):  1593.51 --|
|--            Writes(MB/s):     6.77 --||--            Writes(MB/s):  2916.06 --|
|-- NODE 0 Mem Read (MB/s) :    50.23 --||-- NODE 1 Mem Read (MB/s) :  6366.03 --|
|-- NODE 0 Mem Write(MB/s) :    19.60 --||-- NODE 1 Mem Write(MB/s) : 11654.81 --|
|-- NODE 0 P. Write (T/s):     124316 --||-- NODE 1 P. Write (T/s):     129891 --|
|-- NODE 0 Memory (MB/s):       69.83 --||-- NODE 1 Memory (MB/s):    18020.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6416.26                --|
            |--                System Write Throughput(MB/s):      11674.41                --|
            |--               System Memory Throughput(MB/s):      18090.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7001
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9312          84     926 K   434 K     12       0      36  
 1     905 K       819 K    35 M   250 M    196 M     0    1001 K
-----------------------------------------------------------------------
 *     915 K       819 K    36 M   250 M    196 M     0    1001 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 20.66        
Core2: 30.62        Core3: 16.12        
Core4: 28.33        Core5: 24.95        
Core6: 27.84        Core7: 21.02        
Core8: 28.03        Core9: 17.96        
Core10: 28.43        Core11: 18.29        
Core12: 30.03        Core13: 27.61        
Core14: 28.47        Core15: 25.33        
Core16: 26.36        Core17: 24.41        
Core18: 28.15        Core19: 23.77        
Core20: 29.21        Core21: 27.32        
Core22: 26.35        Core23: 33.73        
Core24: 29.94        Core25: 35.60        
Core26: 30.83        Core27: 19.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 24.44
DDR read Latency(ns)
Socket0: 287646.56
Socket1: 1488.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 20.72        
Core2: 30.03        Core3: 16.83        
Core4: 30.59        Core5: 25.58        
Core6: 29.75        Core7: 21.60        
Core8: 28.79        Core9: 18.03        
Core10: 27.60        Core11: 18.60        
Core12: 28.77        Core13: 27.83        
Core14: 27.69        Core15: 25.04        
Core16: 27.45        Core17: 25.42        
Core18: 26.51        Core19: 23.62        
Core20: 29.56        Core21: 27.52        
Core22: 26.79        Core23: 33.76        
Core24: 27.43        Core25: 35.66        
Core26: 29.17        Core27: 19.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 24.75
DDR read Latency(ns)
Socket0: 295478.24
Socket1: 1475.88
irq_total: 211484.342792046
cpu_total: 14.89
cpu_0: 0.73
cpu_1: 46.61
cpu_2: 0.07
cpu_3: 39.63
cpu_4: 0.07
cpu_5: 38.63
cpu_6: 0.07
cpu_7: 30.98
cpu_8: 0.13
cpu_9: 5.59
cpu_10: 0.07
cpu_11: 34.84
cpu_12: 0.07
cpu_13: 31.91
cpu_14: 0.07
cpu_15: 25.73
cpu_16: 0.07
cpu_17: 15.56
cpu_18: 0.07
cpu_19: 39.69
cpu_20: 0.07
cpu_21: 21.21
cpu_22: 0.07
cpu_23: 31.05
cpu_24: 0.07
cpu_25: 29.92
cpu_26: 0.13
cpu_27: 23.74
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 160695
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 160695
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1362749
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1362749
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12235129368
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12235129368
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11248783
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11248783
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1362733
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1362733
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 160696
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 160696
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12289133142
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12289133142
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10605891
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10605891


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 20.40        
Core2: 21.91        Core3: 17.32        
Core4: 31.98        Core5: 24.47        
Core6: 23.00        Core7: 22.52        
Core8: 24.94        Core9: 17.70        
Core10: 22.20        Core11: 19.66        
Core12: 29.76        Core13: 27.98        
Core14: 26.88        Core15: 23.07        
Core16: 28.36        Core17: 22.42        
Core18: 26.28        Core19: 24.26        
Core20: 28.48        Core21: 28.30        
Core22: 26.22        Core23: 33.37        
Core24: 21.91        Core25: 35.42        
Core26: 17.47        Core27: 19.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.15
Socket1: 24.47
DDR read Latency(ns)
Socket0: 255237.53
Socket1: 1477.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 23.07        
Core2: 31.08        Core3: 21.28        
Core4: 30.27        Core5: 26.48        
Core6: 29.40        Core7: 21.27        
Core8: 29.97        Core9: 18.42        
Core10: 27.69        Core11: 22.43        
Core12: 29.84        Core13: 30.87        
Core14: 27.00        Core15: 22.89        
Core16: 27.46        Core17: 22.74        
Core18: 27.73        Core19: 27.93        
Core20: 30.48        Core21: 31.01        
Core22: 27.84        Core23: 34.18        
Core24: 28.38        Core25: 36.33        
Core26: 28.52        Core27: 16.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 25.77
DDR read Latency(ns)
Socket0: 280362.03
Socket1: 1319.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.27        Core1: 23.40        
Core2: 29.78        Core3: 21.73        
Core4: 31.20        Core5: 26.56        
Core6: 30.18        Core7: 21.70        
Core8: 29.74        Core9: 18.36        
Core10: 28.02        Core11: 21.47        
Core12: 28.66        Core13: 30.80        
Core14: 27.32        Core15: 25.23        
Core16: 28.46        Core17: 22.31        
Core18: 27.52        Core19: 27.49        
Core20: 29.37        Core21: 31.40        
Core22: 27.81        Core23: 34.42        
Core24: 29.02        Core25: 36.29        
Core26: 28.07        Core27: 16.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 25.98
DDR read Latency(ns)
Socket0: 287757.97
Socket1: 1316.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.43        Core1: 22.28        
Core2: 28.98        Core3: 21.50        
Core4: 28.61        Core5: 26.46        
Core6: 29.46        Core7: 21.15        
Core8: 28.92        Core9: 18.27        
Core10: 28.62        Core11: 21.38        
Core12: 28.91        Core13: 30.55        
Core14: 27.33        Core15: 25.18        
Core16: 27.41        Core17: 22.25        
Core18: 27.21        Core19: 26.51        
Core20: 30.41        Core21: 29.45        
Core22: 27.73        Core23: 34.32        
Core24: 28.88        Core25: 36.23        
Core26: 28.86        Core27: 16.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 25.55
DDR read Latency(ns)
Socket0: 276837.95
Socket1: 1338.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29092
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412106462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412108370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206137269; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206137269; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206136660; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206136660; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206135527; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206135527; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206134355; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206134355; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005137497; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4005850; Consumed Joules: 244.50; Watts: 40.72; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2285260; Consumed DRAM Joules: 34.96; DRAM Watts: 5.82
S1P0; QPIClocks: 14412187350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412189402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206175718; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206175718; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206175708; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206175708; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206175664; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206175664; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206175671; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206175671; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005153768; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5716169; Consumed Joules: 348.89; Watts: 58.11; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4162977; Consumed DRAM Joules: 63.69; DRAM Watts: 10.61
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7275
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     285 K    836 K    0.66    0.08    0.01    0.02     9240        1        2     70
   1    1     0.18   0.35   0.51    1.00      66 M     92 M    0.28    0.33    0.04    0.05     1120     1088        1     59
   2    0     0.00   0.32   0.00    0.60    8172       34 K    0.76    0.11    0.00    0.02      560        0        0     68
   3    1     0.34   0.70   0.48    0.96      38 M     61 M    0.38    0.40    0.01    0.02      672      228        5     59
   4    0     0.00   0.31   0.00    0.61    5002       27 K    0.82    0.11    0.00    0.02      280        0        0     70
   5    1     0.19   0.40   0.47    0.95      81 M    103 M    0.21    0.29    0.04    0.06     1176      531        3     59
   6    0     0.00   0.64   0.00    0.60      42 K     71 K    0.41    0.19    0.01    0.01     3864        1        3     69
   7    1     0.20   0.47   0.43    0.90      35 M     56 M    0.38    0.45    0.02    0.03     1512      419        2     59
   8    0     0.00   0.35   0.00    0.60    8669       38 K    0.78    0.13    0.00    0.02      896        0        0     68
   9    1     0.05   0.68   0.08    0.60     492 K   2180 K    0.77    0.25    0.00    0.00       56       18       15     59
  10    0     0.00   0.35   0.00    0.60    7204       38 K    0.81    0.16    0.00    0.02      392        0        0     67
  11    1     0.29   0.80   0.36    0.82      19 M     36 M    0.47    0.44    0.01    0.01      728      584        0     58
  12    0     0.00   0.29   0.00    0.60    4073       19 K    0.80    0.16    0.00    0.02      168        0        0     70
  13    1     0.16   0.44   0.36    0.83      73 M     90 M    0.19    0.21    0.05    0.06      784      192        4     58
  14    0     0.00   0.35   0.00    0.60    5669       29 K    0.81    0.19    0.00    0.01       56        0        0     69
  15    1     0.12   0.57   0.21    0.62      19 M     28 M    0.33    0.43    0.02    0.02     1008      830        0     58
  16    0     0.00   0.32   0.00    0.60    5624       25 K    0.78    0.18    0.00    0.02     1344        0        0     69
  17    1     0.05   0.45   0.12    0.60      16 M     21 M    0.24    0.49    0.03    0.04     1624      448        4     59
  18    0     0.00   0.31   0.00    0.60    3010       24 K    0.88    0.13    0.00    0.02      224        0        0     70
  19    1     0.29   0.88   0.33    0.80      31 M     47 M    0.33    0.35    0.01    0.02      112       18        1     59
  20    0     0.00   0.32   0.00    0.60    3881       30 K    0.87    0.11    0.00    0.02     3136        0        0     70
  21    1     0.08   0.49   0.17    0.60      29 M     37 M    0.21    0.32    0.04    0.05       56       13        1     60
  22    0     0.00   0.31   0.00    0.60    4314       26 K    0.84    0.11    0.00    0.02       56        0        0     70
  23    1     0.09   0.37   0.23    0.66      71 M     80 M    0.11    0.17    0.08    0.09    12152     7246        1     60
  24    0     0.00   0.31   0.00    0.60    6134       27 K    0.77    0.10    0.00    0.02      448        0        0     71
  25    1     0.05   0.25   0.19    0.60      72 M     79 M    0.08    0.16    0.16    0.17     8736     6074        5     60
  26    0     0.00   0.32   0.00    0.60    5555       29 K    0.81    0.10    0.00    0.02     5600        0        0     70
  27    1     0.13   0.62   0.20    0.61    5800 K     13 M    0.58    0.74    0.00    0.01      336       60        0     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     395 K   1259 K    0.69    0.10    0.01    0.02    26264        2        5     62
 SKT    1     0.16   0.53   0.30    0.80     560 M    751 M    0.25    0.34    0.03    0.03    30072    17749       42     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.53   0.15    0.80     561 M    752 M    0.25    0.34    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.68 %

 C1 core residency: 31.73 %; C3 core residency: 0.24 %; C6 core residency: 49.35 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.53 => corresponds to 13.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6483 M   6484 M   |    6%     6%   
 SKT    1     6418 M   6415 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   25 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.24     0.09     204.05      29.10         129.88
 SKT   1    41.25    61.51     291.56      53.45         112.14
---------------------------------------------------------------------------------------------------------------
       *    41.49    61.60     495.61      82.55         112.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7359
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     9.03 --||-- Mem Ch  0: Reads (MB/s):  1366.08 --|
|--            Writes(MB/s):     2.41 --||--            Writes(MB/s):  3060.80 --|
|-- Mem Ch  1: Reads (MB/s):    11.01 --||-- Mem Ch  1: Reads (MB/s):  1368.68 --|
|--            Writes(MB/s):     6.45 --||--            Writes(MB/s):  3064.28 --|
|-- Mem Ch  2: Reads (MB/s):     6.87 --||-- Mem Ch  2: Reads (MB/s):  1364.98 --|
|--            Writes(MB/s):     2.41 --||--            Writes(MB/s):  3060.92 --|
|-- Mem Ch  3: Reads (MB/s):    17.27 --||-- Mem Ch  3: Reads (MB/s):  1367.91 --|
|--            Writes(MB/s):     6.35 --||--            Writes(MB/s):  3063.99 --|
|-- NODE 0 Mem Read (MB/s) :    44.18 --||-- NODE 1 Mem Read (MB/s) :  5467.65 --|
|-- NODE 0 Mem Write(MB/s) :    17.62 --||-- NODE 1 Mem Write(MB/s) : 12249.99 --|
|-- NODE 0 P. Write (T/s):     124326 --||-- NODE 1 P. Write (T/s):     131122 --|
|-- NODE 0 Memory (MB/s):       61.80 --||-- NODE 1 Memory (MB/s):    17717.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5511.83                --|
            |--                System Write Throughput(MB/s):      12267.60                --|
            |--               System Memory Throughput(MB/s):      17779.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 742e
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124          36     680 K   368 K    528       0      36  
 1     942 K      1003 K    42 M   257 M    195 M     0    1344 K
-----------------------------------------------------------------------
 *     950 K      1003 K    42 M   257 M    195 M     0    1344 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.93        Core1: 27.83        
Core2: 29.46        Core3: 19.96        
Core4: 28.27        Core5: 24.00        
Core6: 28.98        Core7: 18.11        
Core8: 31.62        Core9: 21.75        
Core10: 29.41        Core11: 18.76        
Core12: 30.73        Core13: 21.78        
Core14: 29.72        Core15: 24.04        
Core16: 28.17        Core17: 20.11        
Core18: 29.66        Core19: 23.95        
Core20: 29.52        Core21: 17.71        
Core22: 30.42        Core23: 18.04        
Core24: 30.77        Core25: 24.62        
Core26: 30.57        Core27: 11.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.28
Socket1: 21.05
DDR read Latency(ns)
Socket0: 357879.81
Socket1: 2140.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 28.03        
Core2: 27.38        Core3: 19.78        
Core4: 28.58        Core5: 24.06        
Core6: 30.84        Core7: 18.69        
Core8: 30.75        Core9: 21.06        
Core10: 28.88        Core11: 18.24        
Core12: 29.32        Core13: 20.82        
Core14: 29.04        Core15: 20.54        
Core16: 29.08        Core17: 19.71        
Core18: 30.86        Core19: 23.64        
Core20: 29.59        Core21: 25.59        
Core22: 29.24        Core23: 17.71        
Core24: 31.11        Core25: 24.40        
Core26: 29.78        Core27: 11.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 21.07
DDR read Latency(ns)
Socket0: 377815.38
Socket1: 2170.72
irq_total: 276094.315478503
cpu_total: 14.45
cpu_0: 0.73
cpu_1: 48.74
cpu_2: 0.07
cpu_3: 48.07
cpu_4: 0.07
cpu_5: 44.02
cpu_6: 0.13
cpu_7: 27.99
cpu_8: 0.07
cpu_9: 10.84
cpu_10: 0.07
cpu_11: 16.29
cpu_12: 0.00
cpu_13: 26.73
cpu_14: 0.07
cpu_15: 26.46
cpu_16: 0.07
cpu_17: 34.64
cpu_18: 0.07
cpu_19: 29.39
cpu_20: 0.07
cpu_21: 26.80
cpu_22: 0.07
cpu_23: 13.90
cpu_24: 0.07
cpu_25: 30.98
cpu_26: 0.13
cpu_27: 18.22
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12314643575
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12314643575
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1365562
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1365562
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 168201
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 168201
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 168212
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 168212
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1365547
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1365547
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11101325
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11101325
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11774839
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11774839
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12242365874
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12242365874


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.02        Core1: 29.04        
Core2: 29.74        Core3: 18.32        
Core4: 30.09        Core5: 23.36        
Core6: 23.22        Core7: 19.55        
Core8: 23.10        Core9: 21.46        
Core10: 28.61        Core11: 18.15        
Core12: 21.51        Core13: 21.43        
Core14: 24.05        Core15: 21.22        
Core16: 21.28        Core17: 19.89        
Core18: 28.02        Core19: 23.76        
Core20: 28.74        Core21: 25.49        
Core22: 28.82        Core23: 18.02        
Core24: 31.47        Core25: 24.18        
Core26: 28.97        Core27: 11.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.25
Socket1: 20.94
DDR read Latency(ns)
Socket0: 310332.29
Socket1: 2201.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.87        Core1: 29.05        
Core2: 29.51        Core3: 16.85        
Core4: 30.37        Core5: 22.65        
Core6: 29.39        Core7: 20.68        
Core8: 30.20        Core9: 21.46        
Core10: 26.55        Core11: 18.43        
Core12: 29.24        Core13: 20.26        
Core14: 29.45        Core15: 21.37        
Core16: 29.52        Core17: 19.60        
Core18: 28.96        Core19: 25.75        
Core20: 28.60        Core21: 24.11        
Core22: 29.84        Core23: 17.18        
Core24: 31.54        Core25: 23.89        
Core26: 29.26        Core27: 11.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.08
Socket1: 20.61
DDR read Latency(ns)
Socket0: 386438.65
Socket1: 2283.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 21.86        
Core2: 30.94        Core3: 17.78        
Core4: 29.74        Core5: 22.26        
Core6: 29.21        Core7: 14.04        
Core8: 30.72        Core9: 20.95        
Core10: 26.79        Core11: 18.56        
Core12: 29.42        Core13: 19.80        
Core14: 29.40        Core15: 21.18        
Core16: 27.39        Core17: 19.28        
Core18: 29.98        Core19: 23.25        
Core20: 29.32        Core21: 22.62        
Core22: 29.21        Core23: 18.34        
Core24: 30.68        Core25: 24.02        
Core26: 29.93        Core27: 12.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 19.18
DDR read Latency(ns)
Socket0: 414381.68
Socket1: 2785.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.82        Core1: 21.56        
Core2: 29.53        Core3: 21.60        
Core4: 31.31        Core5: 22.77        
Core6: 28.73        Core7: 13.83        
Core8: 32.73        Core9: 21.07        
Core10: 29.42        Core11: 17.18        
Core12: 30.16        Core13: 20.18        
Core14: 28.34        Core15: 21.80        
Core16: 28.96        Core17: 18.21        
Core18: 28.66        Core19: 22.55        
Core20: 27.56        Core21: 21.20        
Core22: 28.45        Core23: 19.46        
Core24: 30.46        Core25: 24.55        
Core26: 28.58        Core27: 12.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.12
Socket1: 19.71
DDR read Latency(ns)
Socket0: 397476.54
Socket1: 2557.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30158
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409525482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409529554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204827393; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204827393; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204832280; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204832280; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204834265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204834265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204838275; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204838275; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004072826; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4006193; Consumed Joules: 244.52; Watts: 40.73; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2280794; Consumed DRAM Joules: 34.90; DRAM Watts: 5.81
S1P0; QPIClocks: 14409637018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409638886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204899785; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204899785; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204899947; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204899947; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204900000; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204900000; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204900100; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204900100; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004394310; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5494859; Consumed Joules: 335.38; Watts: 55.86; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4106312; Consumed DRAM Joules: 62.83; DRAM Watts: 10.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 769f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     245 K    735 K    0.67    0.07    0.01    0.02     8960        1        1     70
   1    1     0.15   0.36   0.42    0.89      41 M     62 M    0.34    0.42    0.03    0.04     3248     2137        0     59
   2    0     0.00   0.28   0.00    0.60    5501       24 K    0.78    0.12    0.00    0.02       56        0        0     69
   3    1     0.25   0.43   0.59    1.17      66 M     93 M    0.29    0.35    0.03    0.04     6944     2705        6     59
   4    0     0.00   0.31   0.00    0.60    4301       25 K    0.83    0.12    0.00    0.02       56        0        0     70
   5    1     0.18   0.42   0.42    0.90      55 M     78 M    0.29    0.34    0.03    0.04     3248     2163        2     60
   6    0     0.00   0.28   0.00    0.60    5101       21 K    0.77    0.12    0.00    0.02     4816        1        0     69
   7    1     0.14   0.56   0.24    0.67      11 M     24 M    0.52    0.58    0.01    0.02      616      407       15     60
   8    0     0.00   0.32   0.00    0.60      48 K     72 K    0.34    0.22    0.02    0.04     4312        1        3     69
   9    1     0.09   0.83   0.11    0.60     913 K   4860 K    0.81    0.46    0.00    0.01       56       32        4     60
  10    0     0.00   0.34   0.00    0.60    5839       28 K    0.80    0.16    0.00    0.02      504        0        0     68
  11    1     0.09   0.60   0.16    0.60    3952 K   9943 K    0.60    0.69    0.00    0.01      224      127        1     59
  12    0     0.00   0.33   0.00    0.60    6236       29 K    0.79    0.18    0.00    0.02      224        0        0     70
  13    1     0.15   0.56   0.27    0.70      10 M     24 M    0.55    0.59    0.01    0.02      952      301        2     59
  14    0     0.00   0.31   0.00    0.60    3797       24 K    0.85    0.18    0.00    0.02     1232        0        0     70
  15    1     0.13   0.39   0.34    0.80      57 M     72 M    0.22    0.31    0.04    0.06     8848     4335        2     58
  16    0     0.00   0.33   0.00    0.60    6489       25 K    0.75    0.17    0.00    0.02      672        0        0     69
  17    1     0.18   0.61   0.29    0.74      14 M     29 M    0.53    0.55    0.01    0.02     1568      515       30     59
  18    0     0.00   0.31   0.00    0.61    4706       24 K    0.81    0.14    0.00    0.02     2632        0        0     70
  19    1     0.12   0.53   0.22    0.65      21 M     32 M    0.36    0.45    0.02    0.03     1512      845        0     61
  20    0     0.00   0.65   0.00    0.60      25 K     53 K    0.52    0.14    0.01    0.01     1512        0        2     70
  21    1     0.14   0.70   0.20    0.60    3010 K     12 M    0.76    0.68    0.00    0.01      224       50        0     61
  22    0     0.00   0.29   0.00    0.60    5237       24 K    0.79    0.12    0.00    0.02       56        0        0     71
  23    1     0.06   0.56   0.12    0.60    5828 K     10 M    0.46    0.63    0.01    0.02      616      166        3     62
  24    0     0.00   0.27   0.00    0.60    3285       18 K    0.83    0.12    0.00    0.02      112        0        0     71
  25    1     0.13   0.49   0.27    0.71      38 M     52 M    0.26    0.28    0.03    0.04     1792     1272        0     60
  26    0     0.00   0.31   0.00    0.60    4583       24 K    0.81    0.11    0.00    0.02     2632        0        0     70
  27    1     0.07   0.56   0.13    0.60    7946 K     13 M    0.40    0.58    0.01    0.02      504      259        0     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     375 K   1134 K    0.67    0.10    0.01    0.02    27776        3        6     61
 SKT    1     0.13   0.50   0.27    0.77     338 M    522 M    0.35    0.44    0.02    0.03    30352    15314       65     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.50   0.13    0.77     338 M    524 M    0.35    0.44    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.53 %

 C1 core residency: 33.30 %; C3 core residency: 0.00 %; C6 core residency: 49.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.50 => corresponds to 12.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5412 M   5422 M   |    5%     5%   
 SKT    1     5371 M   5369 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   21 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.19     0.08     203.86      29.16         133.04
 SKT   1    25.14    60.24     282.65      50.58         110.11
---------------------------------------------------------------------------------------------------------------
       *    25.33    60.32     486.52      79.74         110.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7782
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    12.45 --||-- Mem Ch  0: Reads (MB/s):  2194.43 --|
|--            Writes(MB/s):     3.94 --||--            Writes(MB/s):  3099.57 --|
|-- Mem Ch  1: Reads (MB/s):    14.92 --||-- Mem Ch  1: Reads (MB/s):  2198.01 --|
|--            Writes(MB/s):     7.95 --||--            Writes(MB/s):  3103.35 --|
|-- Mem Ch  2: Reads (MB/s):    11.07 --||-- Mem Ch  2: Reads (MB/s):  2193.55 --|
|--            Writes(MB/s):     4.23 --||--            Writes(MB/s):  3099.81 --|
|-- Mem Ch  3: Reads (MB/s):    18.05 --||-- Mem Ch  3: Reads (MB/s):  2196.75 --|
|--            Writes(MB/s):     7.81 --||--            Writes(MB/s):  3103.41 --|
|-- NODE 0 Mem Read (MB/s) :    56.49 --||-- NODE 1 Mem Read (MB/s) :  8782.74 --|
|-- NODE 0 Mem Write(MB/s) :    23.92 --||-- NODE 1 Mem Write(MB/s) : 12406.15 --|
|-- NODE 0 P. Write (T/s):     124306 --||-- NODE 1 P. Write (T/s):     131336 --|
|-- NODE 0 Memory (MB/s):       80.41 --||-- NODE 1 Memory (MB/s):    21188.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8839.22                --|
            |--                System Write Throughput(MB/s):      12430.07                --|
            |--               System Memory Throughput(MB/s):      21269.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7858
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568          72     971 K   441 K     24       0      36  
 1    1107 K       653 K    38 M   260 M    196 M     0    1095 K
-----------------------------------------------------------------------
 *    1116 K       653 K    38 M   260 M    196 M     0    1095 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.26        Core1: 29.65        
Core2: 30.36        Core3: 23.83        
Core4: 30.25        Core5: 27.94        
Core6: 32.03        Core7: 36.14        
Core8: 29.91        Core9: 19.37        
Core10: 27.73        Core11: 23.24        
Core12: 27.99        Core13: 12.18        
Core14: 27.36        Core15: 32.50        
Core16: 28.89        Core17: 39.00        
Core18: 28.65        Core19: 33.59        
Core20: 28.97        Core21: 20.10        
Core22: 28.20        Core23: 26.27        
Core24: 29.77        Core25: 24.89        
Core26: 28.56        Core27: 23.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 26.21
DDR read Latency(ns)
Socket0: 228925.08
Socket1: 1293.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 30.06        
Core2: 30.15        Core3: 23.68        
Core4: 32.85        Core5: 28.03        
Core6: 30.24        Core7: 37.67        
Core8: 30.31        Core9: 19.38        
Core10: 28.72        Core11: 23.73        
Core12: 29.60        Core13: 12.21        
Core14: 29.01        Core15: 32.61        
Core16: 29.93        Core17: 38.63        
Core18: 27.92        Core19: 32.98        
Core20: 30.06        Core21: 20.88        
Core22: 28.91        Core23: 26.38        
Core24: 30.12        Core25: 26.33        
Core26: 32.00        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 26.54
DDR read Latency(ns)
Socket0: 232058.14
Socket1: 1279.09
irq_total: 230420.765785391
cpu_total: 15.58
cpu_0: 0.73
cpu_1: 45.88
cpu_2: 0.07
cpu_3: 43.62
cpu_4: 0.07
cpu_5: 41.22
cpu_6: 0.07
cpu_7: 30.98
cpu_8: 0.07
cpu_9: 4.12
cpu_10: 0.07
cpu_11: 35.90
cpu_12: 0.13
cpu_13: 41.62
cpu_14: 0.00
cpu_15: 36.57
cpu_16: 0.07
cpu_17: 21.94
cpu_18: 0.13
cpu_19: 31.38
cpu_20: 0.07
cpu_21: 23.01
cpu_22: 0.07
cpu_23: 29.32
cpu_24: 0.07
cpu_25: 31.85
cpu_26: 0.13
cpu_27: 17.22
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12329413706
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12329413706
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 163604
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 163604
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1367200
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1367200
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11452145
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11452145
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 163602
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 163602
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10797917
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10797917
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12281316777
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12281316777
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1367218
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1367218


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 30.04        
Core2: 22.29        Core3: 23.43        
Core4: 30.57        Core5: 28.01        
Core6: 22.49        Core7: 37.03        
Core8: 25.88        Core9: 18.66        
Core10: 22.18        Core11: 23.72        
Core12: 22.32        Core13: 12.30        
Core14: 29.16        Core15: 32.75        
Core16: 30.39        Core17: 38.48        
Core18: 29.19        Core19: 33.11        
Core20: 29.77        Core21: 22.60        
Core22: 28.82        Core23: 25.54        
Core24: 30.29        Core25: 24.31        
Core26: 30.09        Core27: 23.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.56
Socket1: 26.39
DDR read Latency(ns)
Socket0: 203113.71
Socket1: 1292.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 30.23        
Core2: 31.35        Core3: 22.92        
Core4: 32.07        Core5: 27.47        
Core6: 29.40        Core7: 37.05        
Core8: 29.51        Core9: 19.65        
Core10: 30.18        Core11: 23.84        
Core12: 30.48        Core13: 12.19        
Core14: 29.45        Core15: 33.15        
Core16: 28.36        Core17: 38.44        
Core18: 26.62        Core19: 34.43        
Core20: 29.88        Core21: 25.86        
Core22: 28.07        Core23: 22.27        
Core24: 30.74        Core25: 24.42        
Core26: 30.51        Core27: 23.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 26.38
DDR read Latency(ns)
Socket0: 239919.99
Socket1: 1273.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 30.05        
Core2: 29.73        Core3: 23.02        
Core4: 32.18        Core5: 27.51        
Core6: 31.66        Core7: 36.09        
Core8: 30.80        Core9: 19.36        
Core10: 28.84        Core11: 23.34        
Core12: 29.78        Core13: 12.33        
Core14: 28.44        Core15: 32.80        
Core16: 28.74        Core17: 38.62        
Core18: 28.33        Core19: 34.16        
Core20: 30.49        Core21: 23.26        
Core22: 26.07        Core23: 22.32        
Core24: 32.29        Core25: 23.71        
Core26: 30.26        Core27: 21.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 26.06
DDR read Latency(ns)
Socket0: 242901.61
Socket1: 1305.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 29.16        
Core2: 29.97        Core3: 23.35        
Core4: 29.72        Core5: 27.30        
Core6: 32.04        Core7: 35.82        
Core8: 34.16        Core9: 19.49        
Core10: 28.50        Core11: 22.79        
Core12: 31.46        Core13: 12.28        
Core14: 30.45        Core15: 32.46        
Core16: 27.33        Core17: 38.94        
Core18: 29.88        Core19: 33.92        
Core20: 28.50        Core21: 20.47        
Core22: 31.78        Core23: 22.77        
Core24: 31.59        Core25: 22.05        
Core26: 29.69        Core27: 21.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 25.65
DDR read Latency(ns)
Socket0: 231856.56
Socket1: 1326.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31226
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409355890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409358826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204739164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204739164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204743689; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204743689; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204748160; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204748160; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204752410; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204752410; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003980406; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017768; Consumed Joules: 245.23; Watts: 40.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2284328; Consumed DRAM Joules: 34.95; DRAM Watts: 5.82
S1P0; QPIClocks: 14409411522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409414266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204787063; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204787063; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204787041; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204787041; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204787167; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204787167; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204787234; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204787234; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003995815; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5637834; Consumed Joules: 344.11; Watts: 57.31; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4233051; Consumed DRAM Joules: 64.77; DRAM Watts: 10.79
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7acb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     214 K    711 K    0.70    0.08    0.01    0.02     7280        0        3     70
   1    1     0.14   0.31   0.46    0.94      91 M    113 M    0.19    0.23    0.06    0.08     4312     2419        2     59
   2    0     0.00   0.34   0.00    0.60    7821       36 K    0.79    0.13    0.00    0.02      224        0        0     68
   3    1     0.24   0.47   0.51    0.98      53 M     78 M    0.31    0.34    0.02    0.03     1176      675        6     60
   4    0     0.00   0.38   0.00    0.60      10 K     40 K    0.75    0.16    0.00    0.01       56        0        0     69
   5    1     0.11   0.29   0.38    0.86      83 M    101 M    0.17    0.25    0.08    0.09     4536     3224        2     60
   6    0     0.00   0.37   0.00    0.60    7860       39 K    0.80    0.18    0.00    0.01     1736        0        0     69
   7    1     0.16   0.76   0.21    0.63      42 M     51 M    0.17    0.19    0.03    0.03      616       19        5     60
   8    0     0.00   0.60   0.00    0.60      35 K     76 K    0.53    0.39    0.01    0.01     2352        0        2     69
   9    1     0.04   0.68   0.06    0.60     422 K   1741 K    0.76    0.21    0.00    0.00       56       10       11     60
  10    0     0.00   0.36   0.00    0.60    6994       35 K    0.80    0.20    0.00    0.01     1176        0        0     68
  11    1     0.16   0.46   0.34    0.80      43 M     60 M    0.28    0.37    0.03    0.04     1064      566        1     59
  12    0     0.00   0.33   0.00    0.60    4348       28 K    0.85    0.19    0.00    0.02      224        0        0     70
  13    1     0.34   0.67   0.50    0.98      10 M     33 M    0.68    0.68    0.00    0.01     1120      108        1     59
  14    0     0.00   0.30   0.00    0.60    3769       23 K    0.84    0.18    0.00    0.02      896        0        0     70
  15    1     0.14   0.44   0.33    0.79      70 M     83 M    0.16    0.19    0.05    0.06     8904     6665        1     59
  16    0     0.00   0.30   0.00    0.60    2882       23 K    0.88    0.19    0.00    0.02      224        0        0     69
  17    1     0.06   0.39   0.15    0.60      41 M     48 M    0.13    0.13    0.07    0.08      616       36       43     59
  18    0     0.00   0.30   0.00    0.62    3773       25 K    0.85    0.13    0.00    0.02     1344        0        0     70
  19    1     0.07   0.30   0.24    0.67      70 M     80 M    0.12    0.18    0.10    0.11     3696     2117        0     61
  20    0     0.00   0.29   0.00    0.60    3900       22 K    0.83    0.12    0.00    0.02        0        0        0     70
  21    1     0.12   0.55   0.22    0.63      13 M     21 M    0.37    0.54    0.01    0.02     1008      570        1     61
  22    0     0.00   0.29   0.00    0.60    4015       23 K    0.83    0.12    0.00    0.02       56        0        0     71
  23    1     0.17   0.82   0.20    0.62      24 M     34 M    0.27    0.33    0.01    0.02     1512      768        1     61
  24    0     0.00   0.29   0.00    0.60    6568       24 K    0.73    0.11    0.00    0.02       56        0        0     71
  25    1     0.22   0.82   0.26    0.71      22 M     34 M    0.36    0.39    0.01    0.02      728      738        0     60
  26    0     0.00   0.33   0.00    0.60    5125       29 K    0.83    0.15    0.00    0.02     6720        1        0     70
  27    1     0.06   0.47   0.14    0.60      16 M     23 M    0.26    0.47    0.03    0.04      840      612        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     317 K   1140 K    0.72    0.13    0.01    0.02    22344        1        5     61
 SKT    1     0.14   0.51   0.29    0.78     587 M    766 M    0.23    0.32    0.03    0.04    30184    18527       74     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.51   0.14    0.78     587 M    767 M    0.23    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.40 %

 C1 core residency: 31.62 %; C3 core residency: 0.93 %; C6 core residency: 49.05 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.51 => corresponds to 12.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6660 M   6654 M   |    6%     6%   
 SKT    1     6589 M   6590 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   26 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.12     205.05      29.21         130.62
 SKT   1    43.28    62.15     288.10      53.75         112.51
---------------------------------------------------------------------------------------------------------------
       *    43.56    62.27     493.15      82.96         112.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7bae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):     9.63 --||-- Mem Ch  0: Reads (MB/s):  1379.79 --|
|--            Writes(MB/s):     1.65 --||--            Writes(MB/s):  3032.97 --|
|-- Mem Ch  1: Reads (MB/s):    10.57 --||-- Mem Ch  1: Reads (MB/s):  1383.04 --|
|--            Writes(MB/s):     5.60 --||--            Writes(MB/s):  3037.21 --|
|-- Mem Ch  2: Reads (MB/s):     5.72 --||-- Mem Ch  2: Reads (MB/s):  1378.69 --|
|--            Writes(MB/s):     1.61 --||--            Writes(MB/s):  3033.05 --|
|-- Mem Ch  3: Reads (MB/s):    13.35 --||-- Mem Ch  3: Reads (MB/s):  1382.51 --|
|--            Writes(MB/s):     5.52 --||--            Writes(MB/s):  3036.73 --|
|-- NODE 0 Mem Read (MB/s) :    39.26 --||-- NODE 1 Mem Read (MB/s) :  5524.02 --|
|-- NODE 0 Mem Write(MB/s) :    14.37 --||-- NODE 1 Mem Write(MB/s) : 12139.96 --|
|-- NODE 0 P. Write (T/s):     124314 --||-- NODE 1 P. Write (T/s):     129133 --|
|-- NODE 0 Memory (MB/s):       53.64 --||-- NODE 1 Memory (MB/s):    17663.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5563.29                --|
            |--                System Write Throughput(MB/s):      12154.33                --|
            |--               System Memory Throughput(MB/s):      17717.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c83
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9276           0     838 K   372 K    252       0      36  
 1    1009 K       776 K    37 M   257 M    196 M     0    1184 K
-----------------------------------------------------------------------
 *    1018 K       776 K    38 M   257 M    196 M     0    1184 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 21.42        
Core2: 28.10        Core3: 25.04        
Core4: 31.30        Core5: 20.89        
Core6: 31.20        Core7: 35.03        
Core8: 30.26        Core9: 21.11        
Core10: 26.82        Core11: 23.61        
Core12: 28.61        Core13: 27.79        
Core14: 28.35        Core15: 29.00        
Core16: 29.69        Core17: 27.36        
Core18: 29.67        Core19: 25.62        
Core20: 29.52        Core21: 28.01        
Core22: 28.78        Core23: 12.18        
Core24: 30.67        Core25: 32.00        
Core26: 31.84        Core27: 32.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 24.79
DDR read Latency(ns)
Socket0: 296737.62
Socket1: 1475.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 21.29        
Core2: 30.00        Core3: 24.77        
Core4: 32.23        Core5: 22.64        
Core6: 29.84        Core7: 35.48        
Core8: 28.26        Core9: 21.10        
Core10: 29.42        Core11: 24.58        
Core12: 27.31        Core13: 27.55        
Core14: 28.75        Core15: 29.04        
Core16: 30.88        Core17: 26.64        
Core18: 29.20        Core19: 25.66        
Core20: 27.45        Core21: 28.00        
Core22: 29.74        Core23: 12.18        
Core24: 29.85        Core25: 31.93        
Core26: 30.67        Core27: 33.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.83
Socket1: 24.99
DDR read Latency(ns)
Socket0: 305078.78
Socket1: 1463.41
irq_total: 252259.190782492
cpu_total: 15.40
cpu_0: 0.80
cpu_1: 43.15
cpu_2: 0.13
cpu_3: 35.51
cpu_4: 0.07
cpu_5: 31.52
cpu_6: 0.07
cpu_7: 34.04
cpu_8: 0.07
cpu_9: 9.57
cpu_10: 0.07
cpu_11: 18.22
cpu_12: 0.07
cpu_13: 22.34
cpu_14: 0.07
cpu_15: 34.18
cpu_16: 0.00
cpu_17: 30.65
cpu_18: 0.07
cpu_19: 27.66
cpu_20: 0.07
cpu_21: 35.84
cpu_22: 0.07
cpu_23: 42.15
cpu_24: 0.07
cpu_25: 36.84
cpu_26: 0.13
cpu_27: 27.66
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12297445196
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12297445196
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 170700
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 170700
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1370209
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1370209
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11949276
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11949276
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11266260
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11266260
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 170704
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 170704
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12356592624
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12356592624
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1370214
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1370214


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.57        Core1: 20.89        
Core2: 24.36        Core3: 24.59        
Core4: 20.84        Core5: 21.13        
Core6: 22.89        Core7: 34.09        
Core8: 20.95        Core9: 21.03        
Core10: 15.81        Core11: 22.62        
Core12: 27.90        Core13: 27.39        
Core14: 28.08        Core15: 29.22        
Core16: 26.63        Core17: 26.23        
Core18: 27.26        Core19: 25.73        
Core20: 27.63        Core21: 26.95        
Core22: 32.82        Core23: 12.40        
Core24: 30.04        Core25: 31.63        
Core26: 31.06        Core27: 32.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.54
Socket1: 24.52
DDR read Latency(ns)
Socket0: 265330.38
Socket1: 1533.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 20.17        
Core2: 29.38        Core3: 23.63        
Core4: 30.43        Core5: 19.80        
Core6: 31.71        Core7: 31.31        
Core8: 28.89        Core9: 20.83        
Core10: 28.91        Core11: 20.30        
Core12: 26.87        Core13: 28.52        
Core14: 30.51        Core15: 27.68        
Core16: 26.78        Core17: 27.03        
Core18: 28.49        Core19: 25.82        
Core20: 28.15        Core21: 25.95        
Core22: 28.23        Core23: 12.40        
Core24: 29.85        Core25: 31.79        
Core26: 30.73        Core27: 31.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 23.72
DDR read Latency(ns)
Socket0: 303888.06
Socket1: 1670.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 19.44        
Core2: 29.96        Core3: 23.80        
Core4: 32.35        Core5: 20.99        
Core6: 32.24        Core7: 31.15        
Core8: 30.37        Core9: 20.56        
Core10: 29.28        Core11: 20.18        
Core12: 28.57        Core13: 28.18        
Core14: 29.25        Core15: 27.42        
Core16: 29.88        Core17: 27.25        
Core18: 30.18        Core19: 26.84        
Core20: 27.76        Core21: 25.96        
Core22: 28.48        Core23: 12.31        
Core24: 31.54        Core25: 31.95        
Core26: 31.25        Core27: 32.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 23.78
DDR read Latency(ns)
Socket0: 300030.86
Socket1: 1654.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.99        Core1: 20.47        
Core2: 27.79        Core3: 24.65        
Core4: 29.46        Core5: 20.75        
Core6: 31.41        Core7: 29.97        
Core8: 29.52        Core9: 20.90        
Core10: 27.88        Core11: 20.36        
Core12: 28.80        Core13: 29.14        
Core14: 29.57        Core15: 26.65        
Core16: 26.78        Core17: 27.84        
Core18: 27.47        Core19: 26.30        
Core20: 27.38        Core21: 26.64        
Core22: 29.60        Core23: 12.38        
Core24: 30.49        Core25: 31.97        
Core26: 30.86        Core27: 31.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.01
Socket1: 23.99
DDR read Latency(ns)
Socket0: 300320.81
Socket1: 1634.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32298
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409525226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409529110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204824632; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204824632; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204829813; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204829813; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204834378; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204834378; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204838957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204838957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004073718; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4061434; Consumed Joules: 247.89; Watts: 41.29; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2285239; Consumed DRAM Joules: 34.96; DRAM Watts: 5.82
S1P0; QPIClocks: 14409635070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409637210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204898739; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204898739; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204898805; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204898805; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204898873; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204898873; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204898985; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204898985; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004093400; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5555136; Consumed Joules: 339.06; Watts: 56.48; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4113739; Consumed DRAM Joules: 62.94; DRAM Watts: 10.48
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f00
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     258 K    772 K    0.66    0.07    0.01    0.02    11592        1        8     70
   1    1     0.20   0.33   0.60    1.18      58 M     89 M    0.35    0.36    0.03    0.05     1120      783        1     60
   2    0     0.00   0.35   0.00    0.60    7656       39 K    0.81    0.16    0.00    0.01     1008        0        0     69
   3    1     0.14   0.42   0.34    0.80      42 M     56 M    0.25    0.36    0.03    0.04     3864     1228        7     60
   4    0     0.00   0.35   0.00    0.60    6931       36 K    0.81    0.15    0.00    0.02      448        0        0     70
   5    1     0.10   0.43   0.24    0.67      27 M     39 M    0.30    0.48    0.03    0.04      728     1188        2     60
   6    0     0.00   0.35   0.00    0.60    7264       31 K    0.77    0.15    0.00    0.01     2688        0        0     69
   7    1     0.09   0.53   0.17    0.60      38 M     46 M    0.17    0.23    0.04    0.05     1456      978        9     60
   8    0     0.00   0.32   0.00    0.60    7147       29 K    0.76    0.13    0.00    0.02     1232        0        0     69
   9    1     0.09   0.86   0.10    0.60    1559 K   3832 K    0.59    0.23    0.00    0.00      224       87        2     60
  10    0     0.00   0.30   0.00    0.60    5451       28 K    0.81    0.17    0.00    0.02     1064        0        0     68
  11    1     0.08   0.49   0.16    0.60      17 M     24 M    0.29    0.48    0.02    0.03     1288      895        1     59
  12    0     0.00   0.62   0.00    0.60      26 K     54 K    0.51    0.18    0.01    0.01     1176        1        0     70
  13    1     0.07   0.45   0.16    0.60      27 M     34 M    0.20    0.33    0.04    0.05      952      904        2     59
  14    0     0.00   0.30   0.00    0.60    3989       27 K    0.85    0.19    0.00    0.02      224        0        0     70
  15    1     0.16   0.54   0.30    0.75      36 M     50 M    0.27    0.29    0.02    0.03      896      961       11     59
  16    0     0.00   0.30   0.00    0.60    6093       26 K    0.77    0.18    0.00    0.02      168        0        0     70
  17    1     0.17   0.81   0.21    0.63      23 M     33 M    0.31    0.34    0.01    0.02      336      473       55     59
  18    0     0.00   0.31   0.00    0.60    3778       25 K    0.85    0.14    0.00    0.02      392        0        0     70
  19    1     0.06   0.31   0.21    0.63      45 M     54 M    0.18    0.33    0.07    0.08     4200     3504        0     60
  20    0     0.00   0.29   0.00    0.60    3295       23 K    0.86    0.12    0.00    0.02      672        0        0     70
  21    1     0.26   0.59   0.44    0.92      52 M     76 M    0.31    0.30    0.02    0.03      336       23        2     60
  22    0     0.00   0.34   0.00    0.60    4037       34 K    0.88    0.16    0.00    0.01      392        0        0     71
  23    1     0.27   0.57   0.48    0.95    8163 K     32 M    0.75    0.70    0.00    0.01      672      154        0     60
  24    0     0.00   0.36   0.00    0.60      20 K     47 K    0.57    0.19    0.01    0.02     2408        2        0     71
  25    1     0.28   0.69   0.41    0.89      73 M     89 M    0.18    0.18    0.03    0.03    10752     8415        3     60
  26    0     0.00   0.32   0.00    0.60    7392       27 K    0.73    0.12    0.00    0.02     2296        0        1     70
  27    1     0.10   0.51   0.19    0.61      36 M     45 M    0.20    0.26    0.04    0.05     2800      994        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     368 K   1203 K    0.69    0.11    0.01    0.02    25760        4        9     62
 SKT    1     0.15   0.52   0.29    0.78     489 M    677 M    0.28    0.36    0.02    0.03    29624    20587       95     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.52   0.14    0.78     489 M    678 M    0.28    0.36    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.37 %

 C1 core residency: 32.13 %; C3 core residency: 0.10 %; C6 core residency: 49.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.52 => corresponds to 12.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5978 M   5977 M   |    6%     6%   
 SKT    1     5911 M   5910 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   23 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.08     204.59      29.14         130.33
 SKT   1    35.80    59.27     287.42      52.43         111.58
---------------------------------------------------------------------------------------------------------------
       *    36.03    59.35     492.00      81.57         111.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fe4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    11.40 --||-- Mem Ch  0: Reads (MB/s):  1500.84 --|
|--            Writes(MB/s):     3.38 --||--            Writes(MB/s):  2968.87 --|
|-- Mem Ch  1: Reads (MB/s):    12.46 --||-- Mem Ch  1: Reads (MB/s):  1502.86 --|
|--            Writes(MB/s):     7.33 --||--            Writes(MB/s):  2972.06 --|
|-- Mem Ch  2: Reads (MB/s):     8.45 --||-- Mem Ch  2: Reads (MB/s):  1499.14 --|
|--            Writes(MB/s):     3.30 --||--            Writes(MB/s):  2968.16 --|
|-- Mem Ch  3: Reads (MB/s):    15.11 --||-- Mem Ch  3: Reads (MB/s):  1501.17 --|
|--            Writes(MB/s):     7.20 --||--            Writes(MB/s):  2969.89 --|
|-- NODE 0 Mem Read (MB/s) :    47.42 --||-- NODE 1 Mem Read (MB/s) :  6004.00 --|
|-- NODE 0 Mem Write(MB/s) :    21.21 --||-- NODE 1 Mem Write(MB/s) : 11878.98 --|
|-- NODE 0 P. Write (T/s):     124316 --||-- NODE 1 P. Write (T/s):     131172 --|
|-- NODE 0 Memory (MB/s):       68.62 --||-- NODE 1 Memory (MB/s):    17882.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6051.42                --|
            |--                System Write Throughput(MB/s):      11900.18                --|
            |--               System Memory Throughput(MB/s):      17951.61                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ea
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8148          24     861 K   463 K     36       0     252  
 1     928 K       936 K    42 M   249 M    193 M     0    1227 K
-----------------------------------------------------------------------
 *     936 K       937 K    43 M   249 M    193 M     0    1227 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 21.53        
Core2: 28.93        Core3: 20.79        
Core4: 29.84        Core5: 22.28        
Core6: 30.15        Core7: 22.13        
Core8: 30.29        Core9: 22.84        
Core10: 28.42        Core11: 26.52        
Core12: 28.11        Core13: 30.51        
Core14: 29.00        Core15: 18.90        
Core16: 28.57        Core17: 24.43        
Core18: 29.11        Core19: 25.43        
Core20: 29.79        Core21: 26.62        
Core22: 28.28        Core23: 21.26        
Core24: 30.35        Core25: 24.34        
Core26: 28.80        Core27: 19.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.03
Socket1: 23.11
DDR read Latency(ns)
Socket0: 292946.80
Socket1: 1760.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 20.97        
Core2: 28.80        Core3: 20.85        
Core4: 30.16        Core5: 21.29        
Core6: 28.77        Core7: 21.35        
Core8: 30.46        Core9: 22.78        
Core10: 28.50        Core11: 25.99        
Core12: 28.48        Core13: 29.96        
Core14: 31.12        Core15: 18.64        
Core16: 28.53        Core17: 22.43        
Core18: 29.18        Core19: 27.18        
Core20: 25.88        Core21: 24.22        
Core22: 27.62        Core23: 20.11        
Core24: 27.40        Core25: 22.81        
Core26: 29.18        Core27: 18.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 22.45
DDR read Latency(ns)
Socket0: 298656.58
Socket1: 1817.16
irq_total: 241464.30546226
cpu_total: 14.73
cpu_0: 0.80
cpu_1: 37.57
cpu_2: 0.13
cpu_3: 45.88
cpu_4: 0.07
cpu_5: 35.51
cpu_6: 0.07
cpu_7: 26.93
cpu_8: 0.07
cpu_9: 7.98
cpu_10: 0.07
cpu_11: 26.60
cpu_12: 0.07
cpu_13: 32.51
cpu_14: 0.13
cpu_15: 27.73
cpu_16: 0.07
cpu_17: 24.27
cpu_18: 0.07
cpu_19: 26.99
cpu_20: 0.07
cpu_21: 20.01
cpu_22: 0.07
cpu_23: 29.85
cpu_24: 0.13
cpu_25: 36.37
cpu_26: 0.13
cpu_27: 32.38
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12286568397
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12286568397
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1362449
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1362449
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10877792
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10877792
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1362456
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1362456
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12218922521
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12218922521
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10256609
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10256609
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 155403
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 155403
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 155396
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 155396


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 19.71        
Core2: 29.05        Core3: 20.81        
Core4: 28.08        Core5: 19.68        
Core6: 29.58        Core7: 22.58        
Core8: 31.66        Core9: 22.29        
Core10: 28.39        Core11: 25.81        
Core12: 23.10        Core13: 29.41        
Core14: 21.26        Core15: 19.83        
Core16: 17.91        Core17: 19.58        
Core18: 29.13        Core19: 25.04        
Core20: 27.50        Core21: 23.06        
Core22: 22.34        Core23: 20.85        
Core24: 15.10        Core25: 20.26        
Core26: 29.95        Core27: 18.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.17
Socket1: 21.68
DDR read Latency(ns)
Socket0: 268133.41
Socket1: 1925.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.58        Core1: 18.90        
Core2: 29.30        Core3: 20.63        
Core4: 29.78        Core5: 20.86        
Core6: 29.68        Core7: 24.77        
Core8: 31.77        Core9: 22.02        
Core10: 26.13        Core11: 25.95        
Core12: 29.58        Core13: 29.84        
Core14: 28.65        Core15: 23.62        
Core16: 26.93        Core17: 20.14        
Core18: 29.95        Core19: 23.78        
Core20: 28.09        Core21: 22.56        
Core22: 26.26        Core23: 22.09        
Core24: 28.25        Core25: 20.60        
Core26: 29.85        Core27: 17.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.24
Socket1: 22.03
DDR read Latency(ns)
Socket0: 293546.96
Socket1: 1890.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 18.56        
Core2: 30.47        Core3: 20.69        
Core4: 28.64        Core5: 20.12        
Core6: 30.22        Core7: 24.54        
Core8: 32.28        Core9: 21.90        
Core10: 28.71        Core11: 25.77        
Core12: 28.16        Core13: 29.66        
Core14: 28.90        Core15: 22.01        
Core16: 30.94        Core17: 19.20        
Core18: 28.28        Core19: 23.06        
Core20: 26.98        Core21: 23.37        
Core22: 27.28        Core23: 21.90        
Core24: 27.71        Core25: 19.53        
Core26: 32.11        Core27: 17.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 21.64
DDR read Latency(ns)
Socket0: 292751.49
Socket1: 1952.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 19.42        
Core2: 25.58        Core3: 20.81        
Core4: 29.04        Core5: 20.35        
Core6: 28.16        Core7: 22.68        
Core8: 30.82        Core9: 22.33        
Core10: 27.40        Core11: 25.78        
Core12: 27.59        Core13: 29.81        
Core14: 28.69        Core15: 20.32        
Core16: 27.26        Core17: 20.57        
Core18: 29.68        Core19: 26.18        
Core20: 27.32        Core21: 23.47        
Core22: 27.59        Core23: 20.77        
Core24: 27.66        Core25: 20.70        
Core26: 29.46        Core27: 17.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.65
Socket1: 21.92
DDR read Latency(ns)
Socket0: 296511.96
Socket1: 1922.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 914
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409579166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409582154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204851875; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204851875; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204856536; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204856536; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204860906; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204860906; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204865243; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204865243; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004095665; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4009429; Consumed Joules: 244.72; Watts: 40.76; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2281678; Consumed DRAM Joules: 34.91; DRAM Watts: 5.81
S1P0; QPIClocks: 14409671386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409674014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204917886; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204917886; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204917984; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204917984; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204918210; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204918210; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204918390; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204918390; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004100103; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5525357; Consumed Joules: 337.24; Watts: 56.17; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4105862; Consumed DRAM Joules: 62.82; DRAM Watts: 10.46
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 487
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     226 K    745 K    0.70    0.08    0.01    0.02     7728        0        1     70
   1    1     0.16   0.47   0.33    0.80      30 M     46 M    0.34    0.51    0.02    0.03     2296     1665        0     61
   2    0     0.00   0.31   0.00    0.60    6356       28 K    0.78    0.12    0.00    0.02     1512        0        0     69
   3    1     0.23   0.33   0.69    1.20      83 M    112 M    0.26    0.39    0.04    0.05    12488    10240        3     60
   4    0     0.00   0.31   0.00    0.60    5323       26 K    0.80    0.12    0.00    0.02     1120        0        0     70
   5    1     0.17   0.45   0.37    0.83      31 M     50 M    0.37    0.46    0.02    0.03     2072     1971        2     61
   6    0     0.00   0.32   0.00    0.60    5342       26 K    0.80    0.11    0.00    0.02      616        0        0     69
   7    1     0.12   0.56   0.22    0.64      20 M     31 M    0.34    0.44    0.02    0.03     2296     1148       41     60
   8    0     0.00   0.35   0.00    0.60    7326       33 K    0.78    0.13    0.00    0.02     1568        1        0     69
   9    1     0.08   0.87   0.09    0.60    1315 K   3779 K    0.65    0.24    0.00    0.00      224       87       11     60
  10    0     0.00   0.59   0.00    0.60      41 K     80 K    0.49    0.20    0.01    0.01     3360        1        1     68
  11    1     0.13   0.53   0.24    0.67      29 M     40 M    0.29    0.30    0.02    0.03      168       34        1     59
  12    0     0.00   0.32   0.00    0.60    5583       29 K    0.81    0.17    0.00    0.02      224        0        0     70
  13    1     0.08   0.31   0.25    0.68      65 M     76 M    0.15    0.22    0.09    0.10     3136     3397        3     60
  14    0     0.00   0.32   0.00    0.60    5584       29 K    0.81    0.18    0.00    0.02      392        0        0     70
  15    1     0.13   0.58   0.22    0.63      14 M     25 M    0.41    0.52    0.01    0.02     1288      733        1     59
  16    0     0.00   0.36   0.00    0.60    5575       32 K    0.83    0.20    0.00    0.02      560        0        0     69
  17    1     0.22   0.63   0.34    0.79      18 M     34 M    0.46    0.49    0.01    0.02       56     1013       73     60
  18    0     0.00   0.41   0.00    0.60    6724       32 K    0.79    0.16    0.00    0.01      840        0        0     70
  19    1     0.11   0.56   0.20    0.61      21 M     30 M    0.31    0.43    0.02    0.03     1176     1300        1     61
  20    0     0.00   0.32   0.00    0.60    2584       29 K    0.91    0.12    0.00    0.02      224        0        0     70
  21    1     0.07   0.47   0.15    0.60      18 M     25 M    0.26    0.46    0.03    0.04     1232      971        4     61
  22    0     0.00   0.30   0.00    0.60    2972       29 K    0.90    0.12    0.00    0.02      560        0        0     71
  23    1     0.15   0.66   0.23    0.66      19 M     28 M    0.33    0.50    0.01    0.02     1400     1028        2     62
  24    0     0.00   0.31   0.00    0.60    5262       28 K    0.81    0.11    0.00    0.02      336        0        0     70
  25    1     0.18   0.55   0.33    0.79      33 M     48 M    0.32    0.46    0.02    0.03     1344     2074        1     60
  26    0     0.00   0.34   0.00    0.60    7139       32 K    0.78    0.10    0.00    0.02     4480        0        0     69
  27    1     0.21   0.84   0.25    0.69      12 M     25 M    0.49    0.53    0.01    0.01     1008      340        2     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     333 K   1185 K    0.72    0.11    0.01    0.02    23520        2        1     61
 SKT    1     0.14   0.52   0.28    0.76     400 M    579 M    0.31    0.43    0.02    0.03    30184    26001      145     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.52   0.14    0.76     401 M    581 M    0.31    0.42    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.39 %

 C1 core residency: 33.31 %; C3 core residency: 0.03 %; C6 core residency: 48.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.52 => corresponds to 12.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.81 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5696 M   5704 M   |    5%     5%   
 SKT    1     5639 M   5638 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   22 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.24     0.10     206.80      29.25         132.29
 SKT   1    29.63    60.47     284.90      51.61         110.30
---------------------------------------------------------------------------------------------------------------
       *    29.87    60.58     491.70      80.86         110.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    11.60 --||-- Mem Ch  0: Reads (MB/s):  2030.53 --|
|--            Writes(MB/s):     2.61 --||--            Writes(MB/s):  3121.56 --|
|-- Mem Ch  1: Reads (MB/s):    13.22 --||-- Mem Ch  1: Reads (MB/s):  2035.37 --|
|--            Writes(MB/s):     6.60 --||--            Writes(MB/s):  3126.82 --|
|-- Mem Ch  2: Reads (MB/s):     7.24 --||-- Mem Ch  2: Reads (MB/s):  2029.24 --|
|--            Writes(MB/s):     2.55 --||--            Writes(MB/s):  3121.82 --|
|-- Mem Ch  3: Reads (MB/s):    14.62 --||-- Mem Ch  3: Reads (MB/s):  2034.89 --|
|--            Writes(MB/s):     6.42 --||--            Writes(MB/s):  3126.46 --|
|-- NODE 0 Mem Read (MB/s) :    46.68 --||-- NODE 1 Mem Read (MB/s) :  8130.04 --|
|-- NODE 0 Mem Write(MB/s) :    18.18 --||-- NODE 1 Mem Write(MB/s) : 12496.65 --|
|-- NODE 0 P. Write (T/s):     124315 --||-- NODE 1 P. Write (T/s):     131343 --|
|-- NODE 0 Memory (MB/s):       64.86 --||-- NODE 1 Memory (MB/s):    20626.69 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8176.72                --|
            |--                System Write Throughput(MB/s):      12514.83                --|
            |--               System Memory Throughput(MB/s):      20691.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 643
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9072          60     741 K   394 K     24      36      60  
 1     904 K       859 K    33 M   249 M    193 M     0    1025 K
-----------------------------------------------------------------------
 *     913 K       859 K    34 M   249 M    193 M    36    1025 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 26.11        
Core2: 29.96        Core3: 31.38        
Core4: 27.90        Core5: 20.90        
Core6: 29.02        Core7: 31.08        
Core8: 26.42        Core9: 19.18        
Core10: 28.16        Core11: 30.74        
Core12: 28.46        Core13: 34.47        
Core14: 27.68        Core15: 12.47        
Core16: 26.66        Core17: 34.80        
Core18: 28.57        Core19: 22.19        
Core20: 27.12        Core21: 20.45        
Core22: 28.60        Core23: 31.02        
Core24: 28.18        Core25: 21.00        
Core26: 30.26        Core27: 20.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 25.50
DDR read Latency(ns)
Socket0: 315355.60
Socket1: 1358.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.18        Core1: 26.27        
Core2: 31.66        Core3: 31.47        
Core4: 29.39        Core5: 21.20        
Core6: 27.63        Core7: 31.22        
Core8: 28.30        Core9: 19.26        
Core10: 29.46        Core11: 30.85        
Core12: 27.25        Core13: 34.56        
Core14: 28.85        Core15: 12.74        
Core16: 29.16        Core17: 34.92        
Core18: 26.81        Core19: 22.26        
Core20: 29.69        Core21: 20.44        
Core22: 29.01        Core23: 30.99        
Core24: 27.93        Core25: 21.40        
Core26: 28.78        Core27: 20.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.63
Socket1: 25.67
DDR read Latency(ns)
Socket0: 319666.29
Socket1: 1356.76
irq_total: 225911.5899211
cpu_total: 15.01
cpu_0: 0.73
cpu_1: 42.82
cpu_2: 0.13
cpu_3: 48.34
cpu_4: 0.07
cpu_5: 30.59
cpu_6: 0.07
cpu_7: 21.34
cpu_8: 0.07
cpu_9: 4.65
cpu_10: 0.07
cpu_11: 39.76
cpu_12: 0.07
cpu_13: 26.53
cpu_14: 0.07
cpu_15: 38.70
cpu_16: 0.07
cpu_17: 33.98
cpu_18: 0.07
cpu_19: 28.72
cpu_20: 0.07
cpu_21: 20.55
cpu_22: 0.07
cpu_23: 24.53
cpu_24: 0.07
cpu_25: 19.55
cpu_26: 0.13
cpu_27: 38.76
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 150476
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 150476
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9931440
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9931440
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1375909
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1375909
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10533622
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10533622
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1375912
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1375912
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12346602690
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12346602690
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12407944732
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12407944732
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 150480
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 150480


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 27.23        
Core2: 30.40        Core3: 32.03        
Core4: 31.18        Core5: 21.98        
Core6: 21.24        Core7: 31.35        
Core8: 29.70        Core9: 19.55        
Core10: 28.76        Core11: 30.83        
Core12: 29.73        Core13: 34.64        
Core14: 28.33        Core15: 12.80        
Core16: 29.69        Core17: 34.94        
Core18: 29.50        Core19: 23.03        
Core20: 20.98        Core21: 20.76        
Core22: 26.41        Core23: 31.48        
Core24: 28.82        Core25: 20.94        
Core26: 23.00        Core27: 21.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 26.09
DDR read Latency(ns)
Socket0: 273629.47
Socket1: 1335.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 29.37        
Core2: 28.64        Core3: 32.31        
Core4: 30.19        Core5: 25.11        
Core6: 28.87        Core7: 31.24        
Core8: 29.71        Core9: 19.92        
Core10: 29.22        Core11: 30.98        
Core12: 28.69        Core13: 34.73        
Core14: 28.91        Core15: 12.70        
Core16: 25.65        Core17: 34.79        
Core18: 28.94        Core19: 24.37        
Core20: 29.73        Core21: 20.96        
Core22: 28.59        Core23: 31.91        
Core24: 28.03        Core25: 20.77        
Core26: 29.22        Core27: 22.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 26.87
DDR read Latency(ns)
Socket0: 334835.92
Socket1: 1283.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 28.51        
Core2: 31.01        Core3: 32.25        
Core4: 31.31        Core5: 23.62        
Core6: 30.67        Core7: 31.09        
Core8: 28.54        Core9: 19.67        
Core10: 28.81        Core11: 30.87        
Core12: 27.98        Core13: 34.69        
Core14: 27.71        Core15: 12.68        
Core16: 27.34        Core17: 34.96        
Core18: 28.63        Core19: 24.03        
Core20: 28.89        Core21: 20.66        
Core22: 29.31        Core23: 31.84        
Core24: 29.59        Core25: 21.17        
Core26: 28.87        Core27: 22.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 26.60
DDR read Latency(ns)
Socket0: 322839.50
Socket1: 1296.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.85        Core1: 27.00        
Core2: 33.02        Core3: 31.74        
Core4: 30.14        Core5: 21.66        
Core6: 30.95        Core7: 31.31        
Core8: 29.63        Core9: 19.44        
Core10: 29.02        Core11: 30.89        
Core12: 28.88        Core13: 34.42        
Core14: 27.69        Core15: 12.73        
Core16: 28.53        Core17: 34.88        
Core18: 27.94        Core19: 24.79        
Core20: 28.29        Core21: 21.02        
Core22: 28.61        Core23: 31.07        
Core24: 30.17        Core25: 20.88        
Core26: 29.17        Core27: 23.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 26.29
DDR read Latency(ns)
Socket0: 319887.01
Socket1: 1313.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2028
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410839774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410841758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205493098; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205493098; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205494830; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205494830; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205496452; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205496452; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205498000; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205498000; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004616057; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4020317; Consumed Joules: 245.38; Watts: 40.87; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2287425; Consumed DRAM Joules: 35.00; DRAM Watts: 5.83
S1P0; QPIClocks: 14410938346; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410939934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205549779; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205549779; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205549732; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205549732; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205549795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205549795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205549795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205549795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004616154; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5565593; Consumed Joules: 339.70; Watts: 56.58; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4226958; Consumed DRAM Joules: 64.67; DRAM Watts: 10.77
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8c8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     257 K    770 K    0.67    0.08    0.01    0.02     7896        1        1     70
   1    1     0.16   0.36   0.44    0.92      71 M     93 M    0.23    0.29    0.05    0.06     4088     5011        1     60
   2    0     0.00   0.29   0.00    0.60    7499       33 K    0.77    0.11    0.00    0.02     1232        0        0     69
   3    1     0.12   0.22   0.53    1.05     133 M    153 M    0.13    0.16    0.11    0.13    11816    12155       48     60
   4    0     0.00   0.29   0.00    0.60    4518       22 K    0.80    0.12    0.00    0.02     1120        0        0     70
   5    1     0.10   0.44   0.23    0.65      30 M     41 M    0.27    0.45    0.03    0.04      840     1760        1     61
   6    0     0.00   0.65   0.00    0.60      25 K     48 K    0.48    0.14    0.01    0.01     1512        0        1     69
   7    1     0.11   0.59   0.19    0.60      20 M     29 M    0.30    0.35    0.02    0.03      560       64       26     60
   8    0     0.00   0.40   0.00    0.60    9527       35 K    0.73    0.18    0.00    0.01      280        0        0     68
   9    1     0.05   0.68   0.07    0.60     486 K   1964 K    0.75    0.21    0.00    0.00       56       13       15     60
  10    0     0.00   0.32   0.00    0.60    7835       37 K    0.79    0.16    0.00    0.02      280        0        1     68
  11    1     0.17   0.42   0.41    0.87      72 M     90 M    0.19    0.21    0.04    0.05     3752     4738        2     59
  12    0     0.00   0.30   0.00    0.60    4905       27 K    0.82    0.17    0.00    0.02      728        0        0     70
  13    1     0.14   0.85   0.17    0.60      29 M     36 M    0.19    0.19    0.02    0.03      392      151       23     59
  14    0     0.00   0.29   0.00    0.60    3806       21 K    0.83    0.17    0.00    0.02      112        0        0     70
  15    1     0.29   0.67   0.43    0.90    9844 K     28 M    0.66    0.71    0.00    0.01      168      137        1     59
  16    0     0.00   0.40   0.00    0.60    6579       28 K    0.77    0.20    0.00    0.01      224        0        0     69
  17    1     0.10   0.42   0.25    0.69      74 M     84 M    0.12    0.16    0.07    0.08     4032     7275      119     59
  18    0     0.00   0.37   0.00    0.60    6566       35 K    0.82    0.19    0.00    0.01      560        0        0     70
  19    1     0.07   0.34   0.20    0.61      41 M     50 M    0.18    0.36    0.06    0.08     1680     3031        1     61
  20    0     0.00   0.30   0.00    0.60    3345       28 K    0.88    0.12    0.00    0.02      336        0        0     70
  21    1     0.11   0.67   0.17    0.60    3798 K     11 M    0.68    0.70    0.00    0.01      168      129       46     61
  22    0     0.00   0.30   0.00    0.60      47 K     79 K    0.40    0.21    0.02    0.03     3304        1        2     71
  23    1     0.13   0.60   0.22    0.62      26 M     35 M    0.25    0.25    0.02    0.03      112       64        2     62
  24    0     0.00   0.29   0.00    0.60    4481       25 K    0.82    0.12    0.00    0.02     1344        0        0     70
  25    1     0.09   0.69   0.13    0.60      10 M     16 M    0.35    0.53    0.01    0.02      336      538       12     61
  26    0     0.00   0.31   0.00    0.60    6921       28 K    0.76    0.11    0.00    0.02     5376        0        0     70
  27    1     0.20   0.64   0.31    0.77      45 M     58 M    0.23    0.34    0.02    0.03     2912     3228        7     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     395 K   1223 K    0.68    0.11    0.01    0.02    24304        2        5     61
 SKT    1     0.13   0.49   0.27    0.76     571 M    733 M    0.22    0.33    0.03    0.04    30912    38294      304     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.49   0.13    0.76     571 M    734 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.68 %

 C1 core residency: 34.67 %; C3 core residency: 0.11 %; C6 core residency: 47.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.49 => corresponds to 12.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6663 M   6674 M   |    6%     6%   
 SKT    1     6610 M   6608 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   26 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.09     208.52      29.27         131.84
 SKT   1    42.93    62.94     285.88      54.18         111.75
---------------------------------------------------------------------------------------------------------------
       *    43.16    63.03     494.40      83.45         111.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    10.39 --||-- Mem Ch  0: Reads (MB/s):  1453.30 --|
|--            Writes(MB/s):     1.64 --||--            Writes(MB/s):  2803.50 --|
|-- Mem Ch  1: Reads (MB/s):    11.49 --||-- Mem Ch  1: Reads (MB/s):  1456.61 --|
|--            Writes(MB/s):     5.54 --||--            Writes(MB/s):  2807.53 --|
|-- Mem Ch  2: Reads (MB/s):     7.10 --||-- Mem Ch  2: Reads (MB/s):  1453.07 --|
|--            Writes(MB/s):     1.66 --||--            Writes(MB/s):  2805.13 --|
|-- Mem Ch  3: Reads (MB/s):    14.08 --||-- Mem Ch  3: Reads (MB/s):  1456.11 --|
|--            Writes(MB/s):     5.43 --||--            Writes(MB/s):  2807.33 --|
|-- NODE 0 Mem Read (MB/s) :    43.06 --||-- NODE 1 Mem Read (MB/s) :  5819.10 --|
|-- NODE 0 Mem Write(MB/s) :    14.26 --||-- NODE 1 Mem Write(MB/s) : 11223.49 --|
|-- NODE 0 P. Write (T/s):     124324 --||-- NODE 1 P. Write (T/s):     128316 --|
|-- NODE 0 Memory (MB/s):       57.32 --||-- NODE 1 Memory (MB/s):    17042.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5862.16                --|
            |--                System Write Throughput(MB/s):      11237.75                --|
            |--               System Memory Throughput(MB/s):      17099.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a84
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8628          48     749 K   465 K    528       0     144  
 1    1231 K       485 K    40 M   267 M    195 M     0    1135 K
-----------------------------------------------------------------------
 *    1240 K       485 K    41 M   268 M    195 M     0    1136 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.78        Core1: 17.13        
Core2: 26.88        Core3: 21.49        
Core4: 29.21        Core5: 25.00        
Core6: 28.70        Core7: 20.94        
Core8: 29.86        Core9: 20.57        
Core10: 29.67        Core11: 26.35        
Core12: 26.54        Core13: 20.12        
Core14: 25.84        Core15: 20.20        
Core16: 28.04        Core17: 20.08        
Core18: 30.26        Core19: 23.66        
Core20: 28.85        Core21: 26.82        
Core22: 29.04        Core23: 21.97        
Core24: 27.63        Core25: 19.62        
Core26: 31.76        Core27: 16.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.60
Socket1: 22.05
DDR read Latency(ns)
Socket0: 345448.08
Socket1: 1889.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.06        Core1: 17.68        
Core2: 28.86        Core3: 22.17        
Core4: 30.24        Core5: 24.24        
Core6: 33.67        Core7: 21.21        
Core8: 27.98        Core9: 20.82        
Core10: 27.95        Core11: 26.58        
Core12: 27.55        Core13: 20.38        
Core14: 26.99        Core15: 20.23        
Core16: 28.66        Core17: 19.86        
Core18: 28.24        Core19: 24.18        
Core20: 28.61        Core21: 27.05        
Core22: 29.71        Core23: 22.38        
Core24: 28.25        Core25: 19.80        
Core26: 30.29        Core27: 16.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 22.33
DDR read Latency(ns)
Socket0: 351680.80
Socket1: 1844.56
irq_total: 244584.175295107
cpu_total: 15.36
cpu_0: 0.66
cpu_1: 36.04
cpu_2: 0.13
cpu_3: 56.32
cpu_4: 0.07
cpu_5: 30.52
cpu_6: 0.07
cpu_7: 25.66
cpu_8: 0.07
cpu_9: 3.86
cpu_10: 0.13
cpu_11: 39.30
cpu_12: 0.07
cpu_13: 29.65
cpu_14: 0.07
cpu_15: 26.60
cpu_16: 0.07
cpu_17: 17.82
cpu_18: 0.13
cpu_19: 37.17
cpu_20: 0.07
cpu_21: 33.18
cpu_22: 0.13
cpu_23: 46.41
cpu_24: 0.07
cpu_25: 18.75
cpu_26: 0.07
cpu_27: 27.06
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12489982
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12489982
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1358932
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1358932
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12213823579
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12213823579
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 189246
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 189246
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 13247258
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13247258
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12254852198
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12254852198
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 189242
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 189242
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1358930
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1358930


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.78        Core1: 18.88        
Core2: 21.47        Core3: 22.41        
Core4: 26.65        Core5: 25.60        
Core6: 31.30        Core7: 25.54        
Core8: 29.22        Core9: 21.33        
Core10: 29.42        Core11: 26.89        
Core12: 26.76        Core13: 24.91        
Core14: 27.58        Core15: 21.62        
Core16: 26.81        Core17: 20.76        
Core18: 27.49        Core19: 24.57        
Core20: 22.68        Core21: 27.65        
Core22: 14.25        Core23: 23.32        
Core24: 23.37        Core25: 20.28        
Core26: 23.73        Core27: 16.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 23.41
DDR read Latency(ns)
Socket0: 284927.26
Socket1: 1696.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 20.48        
Core2: 28.67        Core3: 22.52        
Core4: 29.79        Core5: 27.41        
Core6: 30.95        Core7: 33.59        
Core8: 31.04        Core9: 21.55        
Core10: 28.37        Core11: 27.44        
Core12: 27.78        Core13: 32.16        
Core14: 25.99        Core15: 21.25        
Core16: 27.74        Core17: 21.70        
Core18: 27.12        Core19: 24.03        
Core20: 29.16        Core21: 29.19        
Core22: 28.38        Core23: 23.13        
Core24: 28.94        Core25: 20.15        
Core26: 30.96        Core27: 16.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.72
Socket1: 25.14
DDR read Latency(ns)
Socket0: 330226.46
Socket1: 1477.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 18.67        
Core2: 28.27        Core3: 21.10        
Core4: 28.97        Core5: 27.47        
Core6: 28.67        Core7: 32.32        
Core8: 29.52        Core9: 20.84        
Core10: 29.07        Core11: 27.43        
Core12: 27.61        Core13: 29.64        
Core14: 24.72        Core15: 20.83        
Core16: 27.35        Core17: 19.64        
Core18: 28.28        Core19: 23.31        
Core20: 27.39        Core21: 29.23        
Core22: 28.42        Core23: 22.45        
Core24: 29.87        Core25: 22.40        
Core26: 31.42        Core27: 16.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 24.20
DDR read Latency(ns)
Socket0: 329605.82
Socket1: 1555.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.47        Core1: 19.49        
Core2: 28.38        Core3: 19.75        
Core4: 27.51        Core5: 27.14        
Core6: 28.11        Core7: 29.48        
Core8: 29.26        Core9: 20.99        
Core10: 30.26        Core11: 27.83        
Core12: 27.57        Core13: 21.54        
Core14: 26.20        Core15: 20.67        
Core16: 27.00        Core17: 19.94        
Core18: 28.96        Core19: 21.96        
Core20: 28.63        Core21: 29.58        
Core22: 27.80        Core23: 21.07        
Core24: 28.13        Core25: 25.43        
Core26: 28.19        Core27: 16.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.27
Socket1: 23.18
DDR read Latency(ns)
Socket0: 340235.24
Socket1: 1683.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3107
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409527394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409529950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204868873; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204868873; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204872371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204872371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204839319; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204839319; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204841548; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204841548; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004064932; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4008179; Consumed Joules: 244.64; Watts: 40.75; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2282847; Consumed DRAM Joules: 34.93; DRAM Watts: 5.82
S1P0; QPIClocks: 14409614882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409616846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204888772; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204888772; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204889030; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204889030; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204889075; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204889075; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204889056; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204889056; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004065809; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5563948; Consumed Joules: 339.60; Watts: 56.56; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4039205; Consumed DRAM Joules: 61.80; DRAM Watts: 10.29
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: cf4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     215 K    672 K    0.68    0.07    0.01    0.02     9072        1        0     70
   1    1     0.12   0.43   0.28    0.72      21 M     34 M    0.37    0.54    0.02    0.03     1848      798        0     60
   2    0     0.00   0.57   0.00    0.60      23 K     51 K    0.54    0.15    0.01    0.01     2184        1        0     69
   3    1     0.40   0.55   0.74    1.20      70 M    106 M    0.34    0.30    0.02    0.03     2072      679        5     60
   4    0     0.00   0.31   0.00    0.60    5893       26 K    0.78    0.11    0.00    0.02      504        0        0     70
   5    1     0.07   0.40   0.18    0.60      34 M     43 M    0.21    0.34    0.05    0.06      840      397        4     61
   6    0     0.00   0.62   0.00    0.60      46 K     82 K    0.44    0.26    0.01    0.02     5544        1        3     69
   7    1     0.10   0.38   0.27    0.71      62 M     72 M    0.14    0.22    0.06    0.07    18424     3239        5     60
   8    0     0.00   0.31   0.00    0.60    6462       26 K    0.76    0.13    0.00    0.02       56        0        0     69
   9    1     0.03   0.68   0.05    0.60     372 K   1381 K    0.73    0.22    0.00    0.00      112        9        6     60
  10    0     0.00   0.32   0.00    0.60    6718       28 K    0.76    0.16    0.00    0.02      280        0        0     68
  11    1     0.15   0.40   0.38    0.85      71 M     90 M    0.22    0.23    0.05    0.06      336       21        0     59
  12    0     0.00   0.31   0.00    0.60    4598       24 K    0.81    0.17    0.00    0.02      560        0        0     70
  13    1     0.15   0.62   0.25    0.68      18 M     31 M    0.40    0.46    0.01    0.02     2296      802        3     60
  14    0     0.00   0.31   0.00    0.60    5221       23 K    0.78    0.18    0.00    0.02      112        0        0     70
  15    1     0.13   0.66   0.20    0.61      19 M     28 M    0.31    0.45    0.02    0.02      896      704        1     60
  16    0     0.00   0.29   0.00    0.60    4454       21 K    0.80    0.18    0.00    0.02      280        0        0     70
  17    1     0.06   0.48   0.13    0.60      11 M     17 M    0.32    0.58    0.02    0.03      560      211        4     60
  18    0     0.00   0.31   0.00    0.60    3874       24 K    0.84    0.12    0.00    0.02      336        0        1     70
  19    1     0.15   0.43   0.34    0.80      52 M     71 M    0.27    0.32    0.04    0.05      280       50        0     61
  20    0     0.00   0.31   0.00    0.60    2703       23 K    0.89    0.11    0.00    0.02      560        0        0     71
  21    1     0.12   0.41   0.30    0.75      71 M     86 M    0.18    0.21    0.06    0.07      336       24        1     61
  22    0     0.00   0.31   0.00    0.60    3037       24 K    0.88    0.11    0.00    0.02     2128        0        0     71
  23    1     0.38   0.91   0.42    0.90      32 M     52 M    0.37    0.33    0.01    0.01      280       12        0     61
  24    0     0.00   0.32   0.00    0.60    4578       25 K    0.82    0.11    0.00    0.02     3080        0        1     71
  25    1     0.07   0.46   0.14    0.60      16 M     23 M    0.27    0.48    0.03    0.03     1400      639        0     61
  26    0     0.00   0.31   0.00    0.60    6449       25 K    0.75    0.11    0.00    0.02     2240        0        1     70
  27    1     0.15   0.60   0.25    0.68    8701 K     20 M    0.57    0.63    0.01    0.01      672      152        9     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     340 K   1082 K    0.69    0.11    0.01    0.02    26936        3        6     61
 SKT    1     0.15   0.54   0.28    0.78     492 M    680 M    0.28    0.35    0.02    0.03    30352     7737       38     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.53   0.14    0.78     492 M    681 M    0.28    0.35    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.90 %

 C1 core residency: 32.60 %; C3 core residency: 0.03 %; C6 core residency: 49.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.53 => corresponds to 13.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5835 M   5833 M   |    6%     6%   
 SKT    1     5766 M   5767 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   23 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.07     204.30      29.06         132.31
 SKT   1    35.55    56.89     283.34      51.86         111.56
---------------------------------------------------------------------------------------------------------------
       *    35.77    56.95     487.63      80.92         111.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: dd8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    12.13 --||-- Mem Ch  0: Reads (MB/s):  1643.33 --|
|--            Writes(MB/s):     2.95 --||--            Writes(MB/s):  2712.60 --|
|-- Mem Ch  1: Reads (MB/s):    14.23 --||-- Mem Ch  1: Reads (MB/s):  1642.88 --|
|--            Writes(MB/s):     7.00 --||--            Writes(MB/s):  2712.86 --|
|-- Mem Ch  2: Reads (MB/s):     9.11 --||-- Mem Ch  2: Reads (MB/s):  1642.79 --|
|--            Writes(MB/s):     2.94 --||--            Writes(MB/s):  2713.93 --|
|-- Mem Ch  3: Reads (MB/s):    16.96 --||-- Mem Ch  3: Reads (MB/s):  1642.01 --|
|--            Writes(MB/s):     6.78 --||--            Writes(MB/s):  2712.80 --|
|-- NODE 0 Mem Read (MB/s) :    52.44 --||-- NODE 1 Mem Read (MB/s) :  6571.01 --|
|-- NODE 0 Mem Write(MB/s) :    19.67 --||-- NODE 1 Mem Write(MB/s) : 10852.18 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     128755 --|
|-- NODE 0 Memory (MB/s):       72.11 --||-- NODE 1 Memory (MB/s):    17423.20 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       6623.45                --|
            |--                System Write Throughput(MB/s):      10871.86                --|
            |--               System Memory Throughput(MB/s):      17495.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: eb4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8328          36     648 K   428 K     12       0      36  
 1    1131 K       570 K    41 M   263 M    192 M     0    1109 K
-----------------------------------------------------------------------
 *    1140 K       570 K    42 M   263 M    192 M     0    1109 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.84        Core1: 17.77        
Core2: 30.25        Core3: 21.96        
Core4: 30.29        Core5: 17.69        
Core6: 29.08        Core7: 22.20        
Core8: 29.97        Core9: 19.17        
Core10: 29.12        Core11: 20.64        
Core12: 27.61        Core13: 16.04        
Core14: 28.50        Core15: 20.25        
Core16: 29.58        Core17: 31.22        
Core18: 27.43        Core19: 19.80        
Core20: 28.64        Core21: 20.12        
Core22: 29.56        Core23: 28.42        
Core24: 29.24        Core25: 16.68        
Core26: 30.17        Core27: 30.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 21.02
DDR read Latency(ns)
Socket0: 286636.51
Socket1: 2280.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 18.07        
Core2: 28.49        Core3: 21.96        
Core4: 31.01        Core5: 18.36        
Core6: 30.37        Core7: 22.96        
Core8: 30.29        Core9: 19.15        
Core10: 29.43        Core11: 20.99        
Core12: 30.27        Core13: 16.00        
Core14: 29.43        Core15: 20.67        
Core16: 28.12        Core17: 31.40        
Core18: 30.40        Core19: 19.82        
Core20: 28.95        Core21: 19.78        
Core22: 28.45        Core23: 28.93        
Core24: 30.03        Core25: 17.22        
Core26: 29.50        Core27: 30.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.45
Socket1: 21.35
DDR read Latency(ns)
Socket0: 296768.72
Socket1: 2217.11
irq_total: 224340.849187384
cpu_total: 15.34
cpu_0: 0.73
cpu_1: 39.96
cpu_2: 0.13
cpu_3: 38.56
cpu_4: 0.07
cpu_5: 35.84
cpu_6: 0.07
cpu_7: 33.05
cpu_8: 0.13
cpu_9: 4.52
cpu_10: 0.07
cpu_11: 28.72
cpu_12: 0.07
cpu_13: 32.31
cpu_14: 0.07
cpu_15: 38.90
cpu_16: 0.00
cpu_17: 19.35
cpu_18: 0.07
cpu_19: 28.39
cpu_20: 0.07
cpu_21: 27.26
cpu_22: 0.07
cpu_23: 28.52
cpu_24: 0.07
cpu_25: 46.81
cpu_26: 0.13
cpu_27: 25.53
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1358469
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1358469
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12570807
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12570807
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12206507832
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12206507832
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1358469
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1358469
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 179582
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 179582
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 179582
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 179582
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11852446
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11852446
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12250675097
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12250675097


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.78        Core1: 18.23        
Core2: 23.13        Core3: 22.26        
Core4: 29.95        Core5: 17.91        
Core6: 22.57        Core7: 22.78        
Core8: 20.05        Core9: 19.35        
Core10: 19.32        Core11: 21.38        
Core12: 31.37        Core13: 16.07        
Core14: 29.82        Core15: 20.86        
Core16: 28.88        Core17: 32.13        
Core18: 30.95        Core19: 19.99        
Core20: 29.66        Core21: 19.73        
Core22: 30.46        Core23: 29.36        
Core24: 30.16        Core25: 17.05        
Core26: 31.30        Core27: 30.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.95
Socket1: 21.44
DDR read Latency(ns)
Socket0: 249871.23
Socket1: 2183.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 17.98        
Core2: 30.07        Core3: 22.14        
Core4: 31.57        Core5: 17.46        
Core6: 30.28        Core7: 22.02        
Core8: 29.60        Core9: 19.31        
Core10: 28.00        Core11: 21.18        
Core12: 31.40        Core13: 16.10        
Core14: 27.25        Core15: 20.47        
Core16: 28.07        Core17: 32.13        
Core18: 30.46        Core19: 19.95        
Core20: 28.55        Core21: 20.10        
Core22: 28.73        Core23: 29.03        
Core24: 29.99        Core25: 16.77        
Core26: 30.54        Core27: 30.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 21.21
DDR read Latency(ns)
Socket0: 271437.33
Socket1: 2218.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 18.38        
Core2: 30.15        Core3: 22.56        
Core4: 30.34        Core5: 17.95        
Core6: 31.29        Core7: 22.57        
Core8: 31.49        Core9: 19.44        
Core10: 27.23        Core11: 21.35        
Core12: 29.60        Core13: 16.42        
Core14: 28.12        Core15: 21.08        
Core16: 29.69        Core17: 33.82        
Core18: 29.84        Core19: 19.86        
Core20: 29.20        Core21: 21.04        
Core22: 30.06        Core23: 28.83        
Core24: 32.32        Core25: 16.81        
Core26: 30.98        Core27: 31.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 21.70
DDR read Latency(ns)
Socket0: 278954.67
Socket1: 2107.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.19        Core1: 18.34        
Core2: 27.94        Core3: 22.28        
Core4: 28.45        Core5: 18.15        
Core6: 30.23        Core7: 22.61        
Core8: 32.86        Core9: 19.34        
Core10: 27.94        Core11: 21.37        
Core12: 30.60        Core13: 16.23        
Core14: 28.06        Core15: 20.97        
Core16: 27.60        Core17: 34.16        
Core18: 29.88        Core19: 20.06        
Core20: 27.38        Core21: 20.93        
Core22: 28.54        Core23: 28.43        
Core24: 31.53        Core25: 16.36        
Core26: 29.78        Core27: 32.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 21.65
DDR read Latency(ns)
Socket0: 272376.56
Socket1: 2116.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4194
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410935358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410937434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205550849; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205550849; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205550182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205550182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205549166; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205549166; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205548060; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205548060; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004647424; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4027022; Consumed Joules: 245.79; Watts: 40.93; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2288420; Consumed DRAM Joules: 35.01; DRAM Watts: 5.83
S1P0; QPIClocks: 14411010710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411013462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205586975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205586975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205587149; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205587149; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205587395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205587395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205587427; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205587427; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004567499; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5404037; Consumed Joules: 329.84; Watts: 54.93; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3849702; Consumed DRAM Joules: 58.90; DRAM Watts: 9.81
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 114d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     269 K    767 K    0.65    0.10    0.01    0.02    10864        1        4     70
   1    1     0.16   0.40   0.40    0.87      31 M     55 M    0.45    0.46    0.02    0.03     1512      280        1     61
   2    0     0.00   0.30   0.00    0.60    5502       27 K    0.80    0.11    0.00    0.02     3584        1        0     69
   3    1     0.15   0.43   0.36    0.82      44 M     63 M    0.30    0.39    0.03    0.04     6048      873        4     61
   4    0     0.00   0.31   0.00    0.60    6163       27 K    0.78    0.11    0.00    0.02     1680        0        1     70
   5    1     0.13   0.42   0.31    0.76      22 M     38 M    0.41    0.53    0.02    0.03     3584      679        2     61
   6    0     0.00   0.61   0.00    0.60      24 K     48 K    0.49    0.16    0.01    0.01     2352        1        1     69
   7    1     0.13   0.50   0.26    0.70      28 M     45 M    0.37    0.41    0.02    0.03      280       20        1     60
   8    0     0.00   0.31   0.00    0.60    6442       28 K    0.77    0.13    0.00    0.02      840        0        1     69
   9    1     0.04   0.68   0.06    0.60     521 K   1994 K    0.74    0.21    0.00    0.00      112       11        8     61
  10    0     0.00   0.33   0.00    0.60    6254       32 K    0.81    0.16    0.00    0.02      336        0        0     68
  11    1     0.14   0.57   0.24    0.67      20 M     34 M    0.42    0.42    0.01    0.02      392       15        1     60
  12    0     0.00   0.32   0.00    0.60    3575       26 K    0.86    0.17    0.00    0.02      224        0        1     70
  13    1     0.19   0.70   0.28    0.72      10 M     23 M    0.57    0.59    0.01    0.01     1624      169        3     60
  14    0     0.00   0.33   0.00    0.60    3888       29 K    0.87    0.18    0.00    0.02      112        0        0     70
  15    1     0.15   0.40   0.36    0.83      43 M     67 M    0.36    0.37    0.03    0.05      224       32        1     59
  16    0     0.00   0.32   0.00    0.60    3877       24 K    0.84    0.17    0.00    0.02      112        1        0     70
  17    1     0.03   0.22   0.14    0.60      37 M     44 M    0.15    0.24    0.12    0.14     5488      736       15     60
  18    0     0.00   0.33   0.00    0.60    5494       27 K    0.80    0.12    0.00    0.02      224        0        0     70
  19    1     0.17   0.78   0.22    0.64      11 M     21 M    0.47    0.52    0.01    0.01      728      175        1     61
  20    0     0.00   0.31   0.00    0.60    3956       26 K    0.85    0.11    0.00    0.02     1624        0        0     70
  21    1     0.12   0.52   0.22    0.64      17 M     29 M    0.41    0.48    0.01    0.03     2408      569        0     61
  22    0     0.00   0.33   0.00    0.60    5482       38 K    0.86    0.13    0.00    0.02      224        0        0     70
  23    1     0.12   0.49   0.24    0.67      39 M     50 M    0.22    0.27    0.03    0.04     4928      732        0     62
  24    0     0.00   0.35   0.00    0.60    6832       38 K    0.82    0.13    0.00    0.02      392        0        0     71
  25    1     0.47   0.97   0.49    0.98      17 M     40 M    0.56    0.45    0.00    0.01      840      402        2     60
  26    0     0.00   0.33   0.00    0.60    6416       30 K    0.79    0.11    0.00    0.02     2912        0        0     70
  27    1     0.06   0.38   0.15    0.60      35 M     41 M    0.16    0.25    0.06    0.08     2464      593        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     358 K   1171 K    0.69    0.11    0.01    0.02    25480        4        6     61
 SKT    1     0.15   0.55   0.27    0.75     359 M    559 M    0.36    0.41    0.02    0.03    30632     5286       39     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.55   0.13    0.75     360 M    560 M    0.36    0.41    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.90 %

 C1 core residency: 31.90 %; C3 core residency: 0.75 %; C6 core residency: 49.44 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.55 => corresponds to 13.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4731 M   4741 M   |    4%     4%   
 SKT    1     4665 M   4662 M   |    4%     4%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   18 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.25     0.09     203.99      29.18         132.24
 SKT   1    25.20    49.97     276.48      48.75         111.03
---------------------------------------------------------------------------------------------------------------
       *    25.45    50.06     480.47      77.93         110.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1232
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    13.64 --||-- Mem Ch  0: Reads (MB/s):  2534.05 --|
|--            Writes(MB/s):     3.27 --||--            Writes(MB/s):  3130.01 --|
|-- Mem Ch  1: Reads (MB/s):    14.67 --||-- Mem Ch  1: Reads (MB/s):  2538.11 --|
|--            Writes(MB/s):     7.02 --||--            Writes(MB/s):  3133.14 --|
|-- Mem Ch  2: Reads (MB/s):     9.54 --||-- Mem Ch  2: Reads (MB/s):  2532.86 --|
|--            Writes(MB/s):     3.08 --||--            Writes(MB/s):  3129.34 --|
|-- Mem Ch  3: Reads (MB/s):    17.12 --||-- Mem Ch  3: Reads (MB/s):  2536.73 --|
|--            Writes(MB/s):     6.95 --||--            Writes(MB/s):  3133.12 --|
|-- NODE 0 Mem Read (MB/s) :    54.96 --||-- NODE 1 Mem Read (MB/s) : 10141.76 --|
|-- NODE 0 Mem Write(MB/s) :    20.31 --||-- NODE 1 Mem Write(MB/s) : 12525.61 --|
|-- NODE 0 P. Write (T/s):     124326 --||-- NODE 1 P. Write (T/s):     132613 --|
|-- NODE 0 Memory (MB/s):       75.28 --||-- NODE 1 Memory (MB/s):    22667.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10196.72                --|
            |--                System Write Throughput(MB/s):      12545.92                --|
            |--               System Memory Throughput(MB/s):      22742.64                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1323
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9072          84     695 K   436 K     12       0       0  
 1    1114 K       527 K    33 M   257 M    195 M     0     891 K
-----------------------------------------------------------------------
 *    1123 K       527 K    33 M   258 M    195 M     0     891 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 18.49        
Core2: 27.77        Core3: 33.46        
Core4: 29.27        Core5: 30.78        
Core6: 28.32        Core7: 37.38        
Core8: 27.62        Core9: 18.53        
Core10: 29.02        Core11: 21.38        
Core12: 26.61        Core13: 18.49        
Core14: 27.87        Core15: 36.45        
Core16: 28.16        Core17: 29.19        
Core18: 27.35        Core19: 31.61        
Core20: 29.63        Core21: 21.47        
Core22: 19.65        Core23: 35.30        
Core24: 29.14        Core25: 24.08        
Core26: 30.23        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 26.98
DDR read Latency(ns)
Socket0: 263462.77
Socket1: 1169.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.77        Core1: 19.05        
Core2: 27.62        Core3: 30.54        
Core4: 29.75        Core5: 29.72        
Core6: 29.85        Core7: 36.37        
Core8: 27.47        Core9: 18.37        
Core10: 30.58        Core11: 22.92        
Core12: 27.68        Core13: 19.07        
Core14: 29.36        Core15: 35.93        
Core16: 28.27        Core17: 25.50        
Core18: 28.98        Core19: 31.51        
Core20: 30.27        Core21: 23.18        
Core22: 29.11        Core23: 32.42        
Core24: 30.49        Core25: 21.84        
Core26: 28.91        Core27: 22.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 26.64
DDR read Latency(ns)
Socket0: 309584.42
Socket1: 1217.85
irq_total: 185525.387416758
cpu_total: 15.57
cpu_0: 0.73
cpu_1: 46.31
cpu_2: 0.00
cpu_3: 39.32
cpu_4: 0.00
cpu_5: 47.90
cpu_6: 0.07
cpu_7: 18.03
cpu_8: 0.00
cpu_9: 3.46
cpu_10: 0.07
cpu_11: 41.58
cpu_12: 0.00
cpu_13: 30.41
cpu_14: 0.07
cpu_15: 17.10
cpu_16: 0.00
cpu_17: 18.63
cpu_18: 0.00
cpu_19: 36.66
cpu_20: 0.00
cpu_21: 35.99
cpu_22: 0.00
cpu_23: 30.94
cpu_24: 0.00
cpu_25: 44.98
cpu_26: 0.07
cpu_27: 23.49
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10892486
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10892486
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1370130
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1370130
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 165037
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 165037
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12355808962
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12355808962
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 165038
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 165038
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1370127
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1370127
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11552694
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11552694
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12315198504
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12315198504


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 20.19        
Core2: 21.34        Core3: 28.70        
Core4: 24.01        Core5: 29.14        
Core6: 21.85        Core7: 36.95        
Core8: 28.19        Core9: 18.24        
Core10: 28.78        Core11: 21.65        
Core12: 29.09        Core13: 18.38        
Core14: 25.87        Core15: 35.84        
Core16: 30.48        Core17: 23.49        
Core18: 30.21        Core19: 31.00        
Core20: 27.87        Core21: 22.22        
Core22: 22.24        Core23: 31.64        
Core24: 28.62        Core25: 20.28        
Core26: 28.38        Core27: 22.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.18
Socket1: 25.98
DDR read Latency(ns)
Socket0: 247140.10
Socket1: 1242.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 19.64        
Core2: 27.12        Core3: 34.72        
Core4: 28.19        Core5: 30.45        
Core6: 27.56        Core7: 36.88        
Core8: 29.17        Core9: 19.21        
Core10: 28.87        Core11: 21.73        
Core12: 28.54        Core13: 18.33        
Core14: 26.99        Core15: 36.08        
Core16: 28.86        Core17: 27.62        
Core18: 27.99        Core19: 31.43        
Core20: 27.80        Core21: 21.72        
Core22: 26.93        Core23: 33.89        
Core24: 28.56        Core25: 23.90        
Core26: 29.30        Core27: 24.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.98
Socket1: 27.29
DDR read Latency(ns)
Socket0: 275136.47
Socket1: 1162.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 16.77        
Core2: 26.22        Core3: 34.15        
Core4: 30.55        Core5: 30.51        
Core6: 27.16        Core7: 35.86        
Core8: 29.56        Core9: 18.27        
Core10: 29.93        Core11: 21.71        
Core12: 27.75        Core13: 18.55        
Core14: 27.18        Core15: 35.98        
Core16: 28.73        Core17: 28.40        
Core18: 27.68        Core19: 31.36        
Core20: 28.52        Core21: 21.75        
Core22: 26.50        Core23: 33.59        
Core24: 30.81        Core25: 24.55        
Core26: 30.72        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.26
Socket1: 26.78
DDR read Latency(ns)
Socket0: 280105.25
Socket1: 1177.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 16.75        
Core2: 26.57        Core3: 34.09        
Core4: 28.77        Core5: 30.06        
Core6: 27.68        Core7: 36.11        
Core8: 27.02        Core9: 18.67        
Core10: 28.66        Core11: 21.70        
Core12: 28.27        Core13: 18.69        
Core14: 28.66        Core15: 36.41        
Core16: 29.44        Core17: 28.61        
Core18: 27.33        Core19: 31.32        
Core20: 30.67        Core21: 21.73        
Core22: 27.85        Core23: 33.72        
Core24: 29.55        Core25: 24.71        
Core26: 29.30        Core27: 20.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 26.78
DDR read Latency(ns)
Socket0: 283945.53
Socket1: 1173.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5319
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410577614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410579050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205369548; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205369548; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205369024; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205369024; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205368772; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205368772; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205368455; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205368455; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004495504; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4033735; Consumed Joules: 246.20; Watts: 41.01; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2287057; Consumed DRAM Joules: 34.99; DRAM Watts: 5.83
S1P0; QPIClocks: 14410638386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410640646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205401454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205401454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205401352; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205401352; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205401345; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205401345; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205401026; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205401026; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004545468; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5737945; Consumed Joules: 350.22; Watts: 58.33; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4271826; Consumed DRAM Joules: 65.36; DRAM Watts: 10.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1598
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     244 K    758 K    0.68    0.08    0.01    0.02    10584        1       12     70
   1    1     0.38   0.62   0.60    1.16      24 M     53 M    0.55    0.46    0.01    0.01     1288      584        1     60
   2    0     0.00   0.32   0.00    0.60    6812       35 K    0.81    0.15    0.00    0.02      616        0        1     69
   3    1     0.12   0.33   0.35    0.82      89 M    103 M    0.13    0.17    0.08    0.09     8680     6098       18     60
   4    0     0.00   0.32   0.00    0.60    6540       34 K    0.81    0.14    0.00    0.02     2184        0        0     70
   5    1     0.14   0.24   0.58    1.15     118 M    142 M    0.16    0.19    0.08    0.10     8344     5137        2     60
   6    0     0.00   0.57   0.00    0.60      22 K     51 K    0.56    0.19    0.00    0.01     3024        1        1     69
   7    1     0.05   0.45   0.11    0.60      25 M     30 M    0.16    0.19    0.05    0.06      224       17        2     60
   8    0     0.00   0.36   0.00    0.60    8071       41 K    0.81    0.18    0.00    0.01      336        0        0     69
   9    1     0.04   0.69   0.05    0.60     416 K   1377 K    0.70    0.20    0.00    0.00       56       11        5     60
  10    0     0.00   0.34   0.00    0.60    7822       38 K    0.80    0.19    0.00    0.01      392        0        0     68
  11    1     0.25   0.60   0.42    0.90      47 M     67 M    0.30    0.41    0.02    0.03      224       55        1     59
  12    0     0.00   0.37   0.00    0.60    8836       47 K    0.81    0.22    0.00    0.01     2184        0        0     70
  13    1     0.13   0.49   0.27    0.71      23 M     34 M    0.33    0.57    0.02    0.03      616      546        1     59
  14    0     0.00   0.55   0.00    0.60      46 K     93 K    0.50    0.27    0.01    0.02     3696        1        3     70
  15    1     0.05   0.25   0.19    0.60      68 M     76 M    0.11    0.17    0.15    0.16     3696     2903        8     59
  16    0     0.00   0.31   0.00    0.60    4629       28 K    0.84    0.18    0.00    0.01      168        0        0     69
  17    1     0.12   0.71   0.16    0.60      23 M     31 M    0.24    0.29    0.02    0.03      560      736       11     60
  18    0     0.00   0.30   0.00    0.60    3751       27 K    0.86    0.13    0.00    0.02      168        0        0     70
  19    1     0.15   0.44   0.34    0.80      65 M     80 M    0.19    0.21    0.04    0.05     4592     2659        0     60
  20    0     0.00   0.29   0.00    0.60    1863       23 K    0.92    0.12    0.00    0.02      280        0        0     70
  21    1     0.19   0.51   0.38    0.85      45 M     62 M    0.27    0.44    0.02    0.03      112       17        1     60
  22    0     0.00   0.28   0.00    0.60    2845       21 K    0.87    0.12    0.00    0.02      784        0        0     70
  23    1     0.07   0.33   0.22    0.64      65 M     76 M    0.14    0.21    0.09    0.11      336        8        6     61
  24    0     0.00   0.32   0.00    0.60    4396       31 K    0.86    0.15    0.00    0.01      112        0        0     71
  25    1     0.32   0.96   0.34    0.80      26 M     41 M    0.36    0.32    0.01    0.01     1456      764        2     61
  26    0     0.00   0.34   0.00    0.60    3874       32 K    0.88    0.14    0.00    0.02     2296        0        0     70
  27    1     0.15   0.76   0.20    0.61      14 M     20 M    0.31    0.58    0.01    0.01      784      318        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     373 K   1264 K    0.70    0.12    0.01    0.02    26824        3       17     62
 SKT    1     0.15   0.51   0.30    0.82     639 M    823 M    0.22    0.31    0.03    0.04    30968    19853       60     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.51   0.15    0.82     639 M    824 M    0.22    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.33 %

 C1 core residency: 31.12 %; C3 core residency: 1.11 %; C6 core residency: 49.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.51 => corresponds to 12.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6997 M   6994 M   |    7%     7%   
 SKT    1     6932 M   6931 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   27 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.24     0.09     205.86      29.28         131.29
 SKT   1    47.70    62.56     293.27      54.58         113.49
---------------------------------------------------------------------------------------------------------------
       *    47.93    62.65     499.13      83.86         113.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
