# Compile of regfile_pkg.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of pipeline_reg.vhd was successful.
# Compile of immgen.vhd was successful.
# Compile of hazard_unit.vhd was successful.
# Compile of forwading_unit.vhd was successful.
# Compile of control_unit.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of ALU.vhd was successful with warnings.
# Compile of cpu_top.vhd was successful.
# Compile of riscv_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.cpu_top_tb
# vsim -gui work.cpu_top_tb 
# Start time: 00:23:45 on Feb 01,2026
# Loading std.standard
# ** Error: (vsim-13) Recompile work.cpu_top_tb because work.regfile_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.cpu_top_tb(behavioral) after work.cpu_top_tb is recompiled.
# ** Error: (vsim-13) Recompile work.cpu_top_tb(behavioral) because work.regfile_pkg has changed.
# Error loading design
# End time: 00:23:46 on Feb 01,2026, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Load canceled
vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 00:24:34 on Feb 01,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.regfile_pkg(body)
# Loading work.cpu_tb(behavioral)
# Loading work.cpu_top(behavioral)
# Loading work.regfile(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.immgen(behavioral)
# Loading work.forwarding_unit(behavioral)
# Loading work.alu_control(behavioral)
# Loading work.alu(behavioral)
# Loading work.hazard_unit(behavioral)
add wave -position insertpoint  \
sim:/cpu_tb/clk \
sim:/cpu_tb/reset \
sim:/cpu_tb/sim_done \
sim:/cpu_tb/imem_addr \
sim:/cpu_tb/imem_data \
sim:/cpu_tb/dmem_addr \
sim:/cpu_tb/dmem_wdata \
sim:/cpu_tb/dmem_rdata \
sim:/cpu_tb/dmem_we \
sim:/cpu_tb/dmem_re \
sim:/cpu_tb/pc_out \
sim:/cpu_tb/reg_dump \
sim:/cpu_tb/imem \
sim:/cpu_tb/dmem \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/prev_pc \
sim:/cpu_tb/pc_stable_count \
sim:/cpu_tb/prev_reg_dump \
sim:/cpu_tb/pc_pipeline \
sim:/cpu_tb/instr_pipeline \
sim:/cpu_tb/rd_pipeline \
sim:/cpu_tb/regwrite_pipeline \
sim:/cpu_tb/CLK_PERIOD \
sim:/cpu_tb/MAX_CYCLES \
sim:/cpu_tb/HEX_FILE_PATH \
sim:/cpu_tb/TRACE_OUTPUT \
sim:/cpu_tb/FINAL_OUTPUT
run -all
# ** Note: Loading hex file: C:\riscv_cpu_project\tb\test_add.hex
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 0: 0x00500093
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 1: 0x00A00113
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 2: 0x002081B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 3: 0x40110233
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 4: 0x0020F2B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 5: 0x0020E333
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 6: 0x0020C3B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 7: 0x07B00013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 8: 0x0000006F
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded 9 instructions from hex file
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: First instructions loaded:
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [0]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [4]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [8]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [12]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [16]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [20]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [24]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [28]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /cpu_tb/DUT/U_ALU
# ** Note: Step 0: PC=0x00000000 Instr=0x00500093 Rd=x1 Value=0x00000005
#    Time: 105 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 1: PC=0x00000004 Instr=0x00A00113 Rd=x2 Value=0x0000000A
#    Time: 115 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 2: PC=0x00000008 Instr=0x002081B3 Rd=x3 Value=0x0000000F
#    Time: 125 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 3: PC=0x0000000C Instr=0x40110233 Rd=x4 Value=0x00000005
#    Time: 135 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 4: PC=0x00000010 Instr=0x0020F2B3 Rd=x5 Value=0x00000000
#    Time: 145 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 5: PC=0x00000014 Instr=0x0020E333 Rd=x6 Value=0x0000000F
#    Time: 155 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 6: PC=0x00000018 Instr=0x0020C3B3 Rd=x7 Value=0x0000000F
#    Time: 165 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Maximum cycles reached - stopping simulation
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Simulation complete. Output files generated:
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note:   - trace_output.txt
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note:   - final_output.txt
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
quit -sim
# End time: 17:39:26 on Feb 01,2026, Elapsed time: 17:14:52
# Errors: 0, Warnings: 9
# Compile of regfile_pkg.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of pipeline_reg.vhd was successful.
# Compile of immgen.vhd was successful.
# Compile of hazard_unit.vhd was successful.
# Compile of forwading_unit.vhd was successful.
# Compile of control_unit.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of ALU.vhd was successful with warnings.
# Compile of cpu_top.vhd was successful.
# Compile of riscv_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 17:40:55 on Feb 01,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.regfile_pkg(body)
# Loading work.cpu_tb(behavioral)
# Loading work.cpu_top(structural)
# Loading work.regfile(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.immgen(behavioral)
# Loading work.alu_control(behavioral)
# Loading work.forwarding_unit(behavioral)
# Loading work.alu(behavioral)
add wave -position insertpoint  \
sim:/cpu_tb/clk \
sim:/cpu_tb/reset \
sim:/cpu_tb/sim_done \
sim:/cpu_tb/imem_addr \
sim:/cpu_tb/imem_data \
sim:/cpu_tb/dmem_addr \
sim:/cpu_tb/dmem_wdata \
sim:/cpu_tb/dmem_rdata \
sim:/cpu_tb/dmem_we \
sim:/cpu_tb/dmem_re \
sim:/cpu_tb/pc_out \
sim:/cpu_tb/reg_dump \
sim:/cpu_tb/imem \
sim:/cpu_tb/dmem \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/prev_pc \
sim:/cpu_tb/pc_stable_count \
sim:/cpu_tb/prev_reg_dump \
sim:/cpu_tb/pc_pipeline \
sim:/cpu_tb/instr_pipeline \
sim:/cpu_tb/rd_pipeline \
sim:/cpu_tb/regwrite_pipeline \
sim:/cpu_tb/CLK_PERIOD \
sim:/cpu_tb/MAX_CYCLES \
sim:/cpu_tb/HEX_FILE_PATH \
sim:/cpu_tb/TRACE_OUTPUT \
sim:/cpu_tb/FINAL_OUTPUT
run -all
# ** Note: Loading hex file: C:\riscv_cpu_project\tb\test_add.hex
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 0: 0x00500093
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 1: 0x00A00113
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 2: 0x002081B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 3: 0x40110233
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 4: 0x0020F2B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 5: 0x0020E333
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 6: 0x0020C3B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 7: 0x07B00013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 8: 0x0000006F
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded 9 instructions from hex file
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: First instructions loaded:
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [0]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [4]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [8]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [12]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [16]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [20]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [24]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [28]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/ALU1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/ALU1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/ALU1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/ALU1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/RF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /cpu_tb/DUT/ALU1
# ** Note: Step 0: PC=0x00000000 Instr=0x00500093 Rd=x1 Value=0x00000005
#    Time: 105 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 1: PC=0x00000004 Instr=0x00A00113 Rd=x2 Value=0x0000000A
#    Time: 115 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 2: PC=0x00000008 Instr=0x002081B3 Rd=x3 Value=0x00000005
#    Time: 125 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 3: PC=0x0000000C Instr=0x40110233 Rd=x4 Value=0x00000005
#    Time: 135 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 4: PC=0x00000010 Instr=0x0020F2B3 Rd=x5 Value=0x00000000
#    Time: 145 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 5: PC=0x00000014 Instr=0x0020E333 Rd=x6 Value=0x0000000F
#    Time: 155 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 6: PC=0x00000018 Instr=0x0020C3B3 Rd=x7 Value=0x0000000F
#    Time: 165 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Maximum cycles reached - stopping simulation
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Simulation complete. Output files generated:
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note:   - trace_output.txt
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note:   - final_output.txt
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
quit -sim
# End time: 17:48:56 on Feb 01,2026, Elapsed time: 0:08:01
# Errors: 0, Warnings: 10
# Compile of regfile_pkg.vhd was successful.
# Compile of regfile.vhd was successful.
# Compile of pipeline_reg.vhd was successful.
# Compile of immgen.vhd was successful.
# Compile of hazard_unit.vhd was successful.
# Compile of forwading_unit.vhd was successful.
# Compile of control_unit.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of ALU.vhd was successful with warnings.
# Compile of cpu_top.vhd was successful.
# Compile of riscv_tb.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 17:50:37 on Feb 01,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.regfile_pkg(body)
# Loading work.cpu_tb(behavioral)
# Loading work.cpu_top(behavioral)
# Loading work.regfile(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.immgen(behavioral)
# Loading work.forwarding_unit(behavioral)
# Loading work.alu_control(behavioral)
# Loading work.alu(behavioral)
# Loading work.hazard_unit(behavioral)
add wave -position insertpoint  \
sim:/cpu_tb/clk \
sim:/cpu_tb/reset \
sim:/cpu_tb/sim_done \
sim:/cpu_tb/imem_addr \
sim:/cpu_tb/imem_data \
sim:/cpu_tb/dmem_addr \
sim:/cpu_tb/dmem_wdata \
sim:/cpu_tb/dmem_rdata \
sim:/cpu_tb/dmem_we \
sim:/cpu_tb/dmem_re \
sim:/cpu_tb/pc_out \
sim:/cpu_tb/reg_dump \
sim:/cpu_tb/imem \
sim:/cpu_tb/dmem \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/prev_pc \
sim:/cpu_tb/pc_stable_count \
sim:/cpu_tb/prev_reg_dump \
sim:/cpu_tb/pc_pipeline \
sim:/cpu_tb/instr_pipeline \
sim:/cpu_tb/rd_pipeline \
sim:/cpu_tb/regwrite_pipeline \
sim:/cpu_tb/CLK_PERIOD \
sim:/cpu_tb/MAX_CYCLES \
sim:/cpu_tb/HEX_FILE_PATH \
sim:/cpu_tb/TRACE_OUTPUT \
sim:/cpu_tb/FINAL_OUTPUT
run -all
# ** Note: Loading hex file: C:\riscv_cpu_project\tb\test_add.hex
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 0: 0x00500093
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 1: 0x00A00113
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 2: 0x002081B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 3: 0x40110233
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 4: 0x0020F2B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 5: 0x0020E333
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 6: 0x0020C3B3
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 7: 0x07B00013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded instruction 8: 0x0000006F
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: Loaded 9 instructions from hex file
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note: First instructions loaded:
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [0]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [4]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [8]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [12]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [16]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [20]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [24]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Note:   [28]: 0x00000013
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/U_RegFile
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /cpu_tb/DUT/U_ALU
# ** Note: Step 0: PC=0x00000000 Instr=0x00500093 Rd=x1 Value=0x00000005
#    Time: 105 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 1: PC=0x00000004 Instr=0x00A00113 Rd=x2 Value=0x0000000A
#    Time: 115 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 2: PC=0x00000008 Instr=0x002081B3 Rd=x3 Value=0x0000000F
#    Time: 125 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 3: PC=0x0000000C Instr=0x40110233 Rd=x4 Value=0x00000005
#    Time: 135 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 4: PC=0x00000010 Instr=0x0020F2B3 Rd=x5 Value=0x00000000
#    Time: 145 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 5: PC=0x00000014 Instr=0x0020E333 Rd=x6 Value=0x0000000F
#    Time: 155 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Step 6: PC=0x00000018 Instr=0x0020C3B3 Rd=x7 Value=0x0000000F
#    Time: 165 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Maximum cycles reached - stopping simulation
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note: Simulation complete. Output files generated:
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note:   - trace_output.txt
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
# ** Note:   - final_output.txt
#    Time: 10055 ns  Iteration: 1  Instance: /cpu_tb
quit -sim
# End time: 20:40:22 on Feb 01,2026, Elapsed time: 2:49:45
# Errors: 0, Warnings: 10
