# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file {C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:22 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file" C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 10:26:22 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file {C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:22 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file" C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 10:26:22 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file {C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:22 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file" C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 10:26:22 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file {C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:22 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file" C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 10:26:22 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file {C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:22 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file" C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:26:23 on Sep 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file {C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:23 on Sep 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file" C:/Users/janso/Desktop/ECE385/lab4/lab4_adders_sv_file/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 10:26:23 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:26:23 on Sep 17,2020
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/janso/Desktop/ECE385/lab4/lab4_3_adders/simulation/modelsim/rtl_work
#             C:/Users/janso/Desktop/ECE385/lab4/lab4_3_adders/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab4_adder_run_msim_rtl_verilog.do PAUSED at line 16
# End time: 10:27:39 on Sep 17,2020, Elapsed time: 0:01:16
# Errors: 1, Warnings: 0
