Running: /media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/data/git/jcfpga/ROMSEQ/ROMSEQ_isim_beh.exe -prj /media/data/git/jcfpga/ROMSEQ/ROMSEQ_beh.prj work.ROMSEQ 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/data/git/jcfpga/ROMSEQ/ipcore_dir/blockmem.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/ROMSEQ/hdl/ROMSEQ.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 153472 KB
Fuse CPU Usage: 3540 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture blockmem_a of entity blockmem [blockmem_default]
Compiling architecture behavioral of entity romseq
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable /media/data/git/jcfpga/ROMSEQ/ROMSEQ_isim_beh.exe
Fuse Memory Usage: 1246628 KB
Fuse CPU Usage: 3740 ms
GCC CPU Usage: 560 ms
