verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/2d50/hdl" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/b205/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/8f82/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/46fd/hdl" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/sim/zynq7000_preset_processing_system7_0_0.v" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_jtag_axi_0_0/sim/zynq7000_preset_jtag_axi_0_0.v" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_6739_one_0.v" \

sv xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/2d50/hdl" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/b205/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/8f82/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/46fd/hdl" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_6739_s00mmu_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_6739_s00tr_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_6739_s00sic_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_6739_s00a2s_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_6739_sarn_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_6739_srn_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_6739_sawn_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_6739_swn_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_6739_sbn_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_6739_m00s2a_0.sv" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_6739_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/2d50/hdl" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/b205/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/8f82/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/zynq7000_preset/ipshared/46fd/hdl" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/bd_0/sim/bd_6739.v" \
"../../../bd/zynq7000_preset/ip/zynq7000_preset_smartconnect_0_0/sim/zynq7000_preset_smartconnect_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
