In this folder, we have examples of SystemVerilog RTL designs and testbenches using Object Oriented Programming in SystemVerilog. Each testbench contains: a generator, a driver, a monitor, a scoreboard, the DUT, the DUT interface, the environment, and a test class. The following image illustrate the overall architecture containing the components in our testing set up:


<p align="center">
  <img src="https://github.com/mandebi/SystemVerilog_Examples/blob/main/Testbench/testArchitecture.png" width="450" title="Components of the testing set up">
</p>
