<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\zombo\Desktop\Programming\20kgol\impl\gwsynthesis\gol_20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\zombo\Desktop\Programming\20kgol\constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Feb  7 15:46:21 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6308</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3892</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">40.717(MHz)</td>
<td>29</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-232.299</td>
<td>27</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.091</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>24.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-10.836</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>24.269</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.685</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>24.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.422</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.405</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.117</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.060</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.053</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.931</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.923</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.356</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.875</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.596</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>22.029</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.528</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.477</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.297</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.240</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.040</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.029</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.023</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.456</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.996</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.854</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.723</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>21.156</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.548</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.537</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.417</td>
<td>svo/pixel_y_d1_3_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>20.850</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.187</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_1_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>2</td>
<td>0.187</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_1_0_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>3</td>
<td>0.217</td>
<td>engine/addr_0_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[0]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>4</td>
<td>0.228</td>
<td>svo/video_gol/addr_display_6_s7/Q</td>
<td>bank0/mem_mem_1_0_s/ADB[6]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>5</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_2_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>6</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_3_0_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>7</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_2_3_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>8</td>
<td>0.315</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_1_2_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>9</td>
<td>0.315</td>
<td>svo/pixel_y_r_2_s0/Q</td>
<td>svo/video_gol/addr_display_8_s7/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>10</td>
<td>0.319</td>
<td>svo/pixel_y_r_3_s0/Q</td>
<td>svo/video_gol/addr_display_9_s7/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>11</td>
<td>0.324</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_0_3_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>engine/addr_1_s1/Q</td>
<td>bank0/mem_mem_3_2_s/ADA[1]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.453</td>
</tr>
<tr>
<td>13</td>
<td>0.336</td>
<td>engine/addr_11_s1/Q</td>
<td>bank0/mem_mem_3_0_s/ADA[11]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>14</td>
<td>0.337</td>
<td>engine/we0_s1/Q</td>
<td>bank0/mem_mem_1_1_s/WREA</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>15</td>
<td>0.337</td>
<td>engine/addr_10_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[10]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>16</td>
<td>0.343</td>
<td>engine/addr_9_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[9]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>17</td>
<td>0.343</td>
<td>engine/addr_5_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[5]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>18</td>
<td>0.345</td>
<td>engine/addr_4_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.463</td>
</tr>
<tr>
<td>19</td>
<td>0.347</td>
<td>engine/addr_13_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[13]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>20</td>
<td>0.347</td>
<td>engine/addr_13_s1/Q</td>
<td>bank0/mem_mem_3_0_s/ADA[13]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>21</td>
<td>0.347</td>
<td>engine/addr_8_s1/Q</td>
<td>bank0/mem_mem_3_2_s/ADA[8]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>22</td>
<td>0.347</td>
<td>engine/addr_7_s1/Q</td>
<td>bank0/mem_mem_3_2_s/ADA[7]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>23</td>
<td>0.348</td>
<td>engine/addr_7_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[7]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>24</td>
<td>0.348</td>
<td>engine/addr_2_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[2]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>25</td>
<td>0.348</td>
<td>engine/addr_1_s1/Q</td>
<td>bank0/mem_mem_3_1_s/ADA[1]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_ADBREG_G[14]_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_0_2_s</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_1_1_s</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank0/mem_mem_2_4_s</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>bank1/mem_mem_1_4_s</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/lfsr_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/pop_count_r[3]_4_s2</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/pop_count_r[29]_10_s2</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>engine/pop_count_r[29]_11_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>20.619</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>20.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>20.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>20.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/SUM</td>
</tr>
<tr>
<td>21.294</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C17[3][B]</td>
<td>svo/rgb_r_Z_4_s2/I1</td>
</tr>
<tr>
<td>21.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s2/F</td>
</tr>
<tr>
<td>21.836</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][B]</td>
<td>svo/rgb_r_Z_4_s1/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s1/F</td>
</tr>
<tr>
<td>22.697</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>svo/rgb_r_Z_4_s/I3</td>
</tr>
<tr>
<td>23.068</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s/F</td>
</tr>
<tr>
<td>24.221</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I3</td>
</tr>
<tr>
<td>24.592</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>24.767</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>25.138</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>25.147</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>25.609</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>25.610</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>26.180</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>26.183</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>26.753</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>26.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>27.125</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>27.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.595, 47.278%; route: 12.698, 51.776%; tC2Q: 0.232, 0.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>18.582</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>19.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>19.683</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][A]</td>
<td>svo/n3306_s/CIN</td>
</tr>
<tr>
<td>19.718</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3306_s/COUT</td>
</tr>
<tr>
<td>19.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][B]</td>
<td>svo/n3305_s/CIN</td>
</tr>
<tr>
<td>20.188</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3305_s/SUM</td>
</tr>
<tr>
<td>20.751</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C20[0][B]</td>
<td>svo/n3316_s/I0</td>
</tr>
<tr>
<td>21.321</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/COUT</td>
</tr>
<tr>
<td>21.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C20[1][A]</td>
<td>svo/n3315_s/CIN</td>
</tr>
<tr>
<td>21.791</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">svo/n3315_s/SUM</td>
</tr>
<tr>
<td>21.962</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>svo/rgb_g_Z_6_s2/I1</td>
</tr>
<tr>
<td>22.415</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s2/F</td>
</tr>
<tr>
<td>23.070</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>svo/rgb_g_Z_6_s1/I1</td>
</tr>
<tr>
<td>23.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s1/F</td>
</tr>
<tr>
<td>23.792</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>svo/rgb_g_Z_6_s/I3</td>
</tr>
<tr>
<td>24.163</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C18[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s/F</td>
</tr>
<tr>
<td>24.692</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/I2</td>
</tr>
<tr>
<td>25.262</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C19[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/F</td>
</tr>
<tr>
<td>25.265</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/I0</td>
</tr>
<tr>
<td>25.835</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/I3</td>
</tr>
<tr>
<td>26.406</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C19[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/F</td>
</tr>
<tr>
<td>26.408</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I2</td>
</tr>
<tr>
<td>26.870</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>26.870</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.314, 50.741%; route: 11.723, 48.303%; tC2Q: 0.232, 0.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.815</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>svo/debug_b_1_s0/I1</td>
</tr>
<tr>
<td>18.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C21[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_1_s0/F</td>
</tr>
<tr>
<td>18.361</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][B]</td>
<td>svo/n3350_s/I0</td>
</tr>
<tr>
<td>18.931</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[0][B]</td>
<td style=" background: #97FFFF;">svo/n3350_s/COUT</td>
</tr>
<tr>
<td>18.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>19.401</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/SUM</td>
</tr>
<tr>
<td>19.798</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[1][A]</td>
<td>svo/n3360_s/I0</td>
</tr>
<tr>
<td>20.368</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3360_s/COUT</td>
</tr>
<tr>
<td>20.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C21[1][B]</td>
<td>svo/n3359_s/CIN</td>
</tr>
<tr>
<td>20.838</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/SUM</td>
</tr>
<tr>
<td>21.008</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>svo/rgb_b_Z_1_s2/I1</td>
</tr>
<tr>
<td>21.470</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s2/F</td>
</tr>
<tr>
<td>21.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>svo/rgb_b_Z_1_s1/I1</td>
</tr>
<tr>
<td>21.933</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s1/F</td>
</tr>
<tr>
<td>21.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[3][A]</td>
<td>svo/rgb_b_Z_1_s/I3</td>
</tr>
<tr>
<td>22.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C22[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s/F</td>
</tr>
<tr>
<td>23.714</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I1</td>
</tr>
<tr>
<td>24.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>24.179</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/I3</td>
</tr>
<tr>
<td>24.728</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/F</td>
</tr>
<tr>
<td>24.902</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/I0</td>
</tr>
<tr>
<td>25.472</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/F</td>
</tr>
<tr>
<td>25.644</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/I3</td>
</tr>
<tr>
<td>26.015</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/F</td>
</tr>
<tr>
<td>26.169</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I2</td>
</tr>
<tr>
<td>26.718</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>26.718</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.173, 50.473%; route: 11.713, 48.565%; tC2Q: 0.232, 0.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>18.582</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>19.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>19.683</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][A]</td>
<td>svo/n3306_s/CIN</td>
</tr>
<tr>
<td>19.718</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3306_s/COUT</td>
</tr>
<tr>
<td>19.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][B]</td>
<td>svo/n3305_s/CIN</td>
</tr>
<tr>
<td>20.188</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3305_s/SUM</td>
</tr>
<tr>
<td>20.751</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C20[0][B]</td>
<td>svo/n3316_s/I0</td>
</tr>
<tr>
<td>21.321</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/COUT</td>
</tr>
<tr>
<td>21.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C20[1][A]</td>
<td>svo/n3315_s/CIN</td>
</tr>
<tr>
<td>21.791</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">svo/n3315_s/SUM</td>
</tr>
<tr>
<td>21.962</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td>svo/rgb_g_Z_6_s2/I1</td>
</tr>
<tr>
<td>22.415</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C20[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s2/F</td>
</tr>
<tr>
<td>23.070</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>svo/rgb_g_Z_6_s1/I1</td>
</tr>
<tr>
<td>23.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s1/F</td>
</tr>
<tr>
<td>23.792</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>svo/rgb_g_Z_6_s/I3</td>
</tr>
<tr>
<td>24.163</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C18[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_6_s/F</td>
</tr>
<tr>
<td>25.456</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.142, 44.377%; route: 12.481, 54.608%; tC2Q: 0.232, 1.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>18.582</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>19.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>19.683</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][A]</td>
<td>svo/n3306_s/CIN</td>
</tr>
<tr>
<td>19.718</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3306_s/COUT</td>
</tr>
<tr>
<td>19.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][B]</td>
<td>svo/n3305_s/CIN</td>
</tr>
<tr>
<td>20.188</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3305_s/SUM</td>
</tr>
<tr>
<td>20.751</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C20[0][B]</td>
<td>svo/n3316_s/I0</td>
</tr>
<tr>
<td>21.321</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/COUT</td>
</tr>
<tr>
<td>21.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C20[1][A]</td>
<td>svo/n3315_s/CIN</td>
</tr>
<tr>
<td>21.356</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">svo/n3315_s/COUT</td>
</tr>
<tr>
<td>22.223</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[3][A]</td>
<td>svo/rgb_g_Z_7_s3/I2</td>
</tr>
<tr>
<td>22.772</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C18[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s3/F</td>
</tr>
<tr>
<td>22.945</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>svo/rgb_g_Z_7_s2/I1</td>
</tr>
<tr>
<td>23.316</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s2/F</td>
</tr>
<tr>
<td>23.320</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[1][A]</td>
<td>svo/rgb_g_Z_7_s0/I2</td>
</tr>
<tr>
<td>23.890</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C18[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s0/F</td>
</tr>
<tr>
<td>23.891</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][A]</td>
<td>svo/rgb_g_Z_7_s/I2</td>
</tr>
<tr>
<td>24.262</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C18[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_7_s/F</td>
</tr>
<tr>
<td>25.439</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C19[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.196, 44.642%; route: 12.411, 54.342%; tC2Q: 0.232, 1.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>20.619</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>20.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>20.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>20.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>20.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/COUT</td>
</tr>
<tr>
<td>20.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][B]</td>
<td>svo/n3277_s/CIN</td>
</tr>
<tr>
<td>20.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3277_s/COUT</td>
</tr>
<tr>
<td>20.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[1][A]</td>
<td>svo/n3276_s/CIN</td>
</tr>
<tr>
<td>21.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td style=" background: #97FFFF;">svo/n3276_s/SUM</td>
</tr>
<tr>
<td>21.199</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td>svo/rgb_r_Z_6_s2/I1</td>
</tr>
<tr>
<td>21.570</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_6_s2/F</td>
</tr>
<tr>
<td>21.740</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>svo/rgb_r_Z_6_s1/I1</td>
</tr>
<tr>
<td>22.193</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_6_s1/F</td>
</tr>
<tr>
<td>22.833</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>svo/rgb_r_Z_6_s/I3</td>
</tr>
<tr>
<td>23.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_6_s/F</td>
</tr>
<tr>
<td>25.151</td>
<td>1.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C38[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.216, 40.869%; route: 13.102, 58.102%; tC2Q: 0.232, 1.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.913</td>
<td>1.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>svo/debug_b_6_s0/I1</td>
</tr>
<tr>
<td>18.366</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_6_s0/F</td>
</tr>
<tr>
<td>18.789</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td>svo/n3345_s/I0</td>
</tr>
<tr>
<td>19.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">svo/n3345_s/COUT</td>
</tr>
<tr>
<td>19.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>svo/n3344_s/CIN</td>
</tr>
<tr>
<td>19.829</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3344_s/SUM</td>
</tr>
<tr>
<td>20.076</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[0][B]</td>
<td>svo/n3355_s/I0</td>
</tr>
<tr>
<td>20.646</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3355_s/COUT</td>
</tr>
<tr>
<td>20.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td>svo/n3354_s/CIN</td>
</tr>
<tr>
<td>20.681</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3354_s/COUT</td>
</tr>
<tr>
<td>21.321</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td>svo/rgb_b_Z_7_s4/I2</td>
</tr>
<tr>
<td>21.870</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s4/F</td>
</tr>
<tr>
<td>22.043</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td>svo/rgb_b_Z_7_s3/I1</td>
</tr>
<tr>
<td>22.414</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s3/F</td>
</tr>
<tr>
<td>22.418</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[3][B]</td>
<td>svo/rgb_b_Z_7_s1/I1</td>
</tr>
<tr>
<td>22.880</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s1/F</td>
</tr>
<tr>
<td>23.053</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>svo/rgb_b_Z_7_s/I3</td>
</tr>
<tr>
<td>23.608</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_7_s/F</td>
</tr>
<tr>
<td>25.094</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.815, 43.636%; route: 12.446, 55.333%; tC2Q: 0.232, 1.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>20.619</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>20.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>20.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>20.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/SUM</td>
</tr>
<tr>
<td>21.294</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C17[3][B]</td>
<td>svo/rgb_r_Z_4_s2/I1</td>
</tr>
<tr>
<td>21.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s2/F</td>
</tr>
<tr>
<td>21.836</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][B]</td>
<td>svo/rgb_r_Z_4_s1/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s1/F</td>
</tr>
<tr>
<td>22.697</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][B]</td>
<td>svo/rgb_r_Z_4_s/I3</td>
</tr>
<tr>
<td>23.068</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C21[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_4_s/F</td>
</tr>
<tr>
<td>25.087</td>
<td>2.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.880, 39.490%; route: 13.374, 59.479%; tC2Q: 0.232, 1.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>21.054</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/SUM</td>
</tr>
<tr>
<td>21.301</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td>svo/rgb_r_Z_2_s2/I1</td>
</tr>
<tr>
<td>21.763</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_2_s2/F</td>
</tr>
<tr>
<td>21.764</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>svo/rgb_r_Z_2_s1/I1</td>
</tr>
<tr>
<td>22.334</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_2_s1/F</td>
</tr>
<tr>
<td>22.506</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[3][A]</td>
<td>svo/rgb_r_Z_2_s/I3</td>
</tr>
<tr>
<td>22.959</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C18[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_2_s/F</td>
</tr>
<tr>
<td>24.965</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.181, 41.053%; route: 12.951, 57.910%; tC2Q: 0.232, 1.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>20.619</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>20.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>21.089</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/SUM</td>
</tr>
<tr>
<td>21.259</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[2][B]</td>
<td>svo/rgb_r_Z_3_s0/I1</td>
</tr>
<tr>
<td>21.814</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_3_s0/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>svo/rgb_r_Z_3_s/I1</td>
</tr>
<tr>
<td>23.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C23[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_3_s/F</td>
</tr>
<tr>
<td>24.956</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.841, 39.549%; route: 13.282, 59.413%; tC2Q: 0.232, 1.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>20.619</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>20.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>20.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>20.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>20.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/COUT</td>
</tr>
<tr>
<td>20.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][B]</td>
<td>svo/n3277_s/CIN</td>
</tr>
<tr>
<td>20.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3277_s/COUT</td>
</tr>
<tr>
<td>20.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[1][A]</td>
<td>svo/n3276_s/CIN</td>
</tr>
<tr>
<td>20.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td style=" background: #97FFFF;">svo/n3276_s/COUT</td>
</tr>
<tr>
<td>21.400</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[3][A]</td>
<td>svo/rgb_r_Z_7_s4/I2</td>
</tr>
<tr>
<td>21.949</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C18[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s4/F</td>
</tr>
<tr>
<td>21.950</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][A]</td>
<td>svo/rgb_r_Z_7_s3/I1</td>
</tr>
<tr>
<td>22.412</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C18[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s3/F</td>
</tr>
<tr>
<td>22.414</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[3][B]</td>
<td>svo/rgb_r_Z_7_s1/I1</td>
</tr>
<tr>
<td>22.785</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s1/F</td>
</tr>
<tr>
<td>22.789</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[1][B]</td>
<td>svo/rgb_r_Z_7_s/I3</td>
</tr>
<tr>
<td>23.306</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C18[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_7_s/F</td>
</tr>
<tr>
<td>24.909</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.301, 41.695%; route: 12.775, 57.265%; tC2Q: 0.232, 1.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>18.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/COUT</td>
</tr>
<tr>
<td>18.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][B]</td>
<td>svo/n3270_s/CIN</td>
</tr>
<tr>
<td>19.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3270_s/SUM</td>
</tr>
<tr>
<td>20.014</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/I0</td>
</tr>
<tr>
<td>20.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/COUT</td>
</tr>
<tr>
<td>20.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[2][A]</td>
<td>svo/n3280_s/CIN</td>
</tr>
<tr>
<td>20.619</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3280_s/COUT</td>
</tr>
<tr>
<td>20.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[2][B]</td>
<td>svo/n3279_s/CIN</td>
</tr>
<tr>
<td>20.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3279_s/COUT</td>
</tr>
<tr>
<td>20.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][A]</td>
<td>svo/n3278_s/CIN</td>
</tr>
<tr>
<td>20.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3278_s/COUT</td>
</tr>
<tr>
<td>20.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C18[0][B]</td>
<td>svo/n3277_s/CIN</td>
</tr>
<tr>
<td>21.159</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][B]</td>
<td style=" background: #97FFFF;">svo/n3277_s/SUM</td>
</tr>
<tr>
<td>21.799</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][B]</td>
<td>svo/rgb_r_Z_5_s0/I1</td>
</tr>
<tr>
<td>22.170</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_5_s0/F</td>
</tr>
<tr>
<td>22.340</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>svo/rgb_r_Z_5_s/I1</td>
</tr>
<tr>
<td>22.793</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C23[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_5_s/F</td>
</tr>
<tr>
<td>24.629</td>
<td>1.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.626, 39.157%; route: 13.171, 59.790%; tC2Q: 0.232, 1.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>18.582</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>19.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>20.118</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>20.531</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>21.101</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C20[0][A]</td>
<td>svo/n3317_s/CIN</td>
</tr>
<tr>
<td>21.571</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/SUM</td>
</tr>
<tr>
<td>21.741</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>svo/rgb_g_Z_4_s2/I1</td>
</tr>
<tr>
<td>22.112</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s2/F</td>
</tr>
<tr>
<td>22.525</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[3][B]</td>
<td>svo/rgb_g_Z_4_s1/I1</td>
</tr>
<tr>
<td>22.987</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C16[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s1/F</td>
</tr>
<tr>
<td>22.989</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][A]</td>
<td>svo/rgb_g_Z_4_s/I3</td>
</tr>
<tr>
<td>23.506</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C16[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_4_s/F</td>
</tr>
<tr>
<td>24.562</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C18[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.049, 45.758%; route: 11.680, 53.185%; tC2Q: 0.232, 1.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>19.415</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/SUM</td>
</tr>
<tr>
<td>19.828</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][A]</td>
<td>svo/n3282_s/I0</td>
</tr>
<tr>
<td>20.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3282_s/COUT</td>
</tr>
<tr>
<td>20.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C17[1][B]</td>
<td>svo/n3281_s/CIN</td>
</tr>
<tr>
<td>20.868</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">svo/n3281_s/SUM</td>
</tr>
<tr>
<td>21.039</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>svo/rgb_r_Z_1_s2/I1</td>
</tr>
<tr>
<td>21.501</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_1_s2/F</td>
</tr>
<tr>
<td>21.502</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[3][A]</td>
<td>svo/rgb_r_Z_1_s1/I1</td>
</tr>
<tr>
<td>21.964</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C18[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_1_s1/F</td>
</tr>
<tr>
<td>22.137</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][B]</td>
<td>svo/rgb_r_Z_1_s/I3</td>
</tr>
<tr>
<td>22.590</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C18[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_1_s/F</td>
</tr>
<tr>
<td>24.510</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.038, 41.251%; route: 12.640, 57.690%; tC2Q: 0.232, 1.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.380</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>svo/debug_b_2_s0/I0</td>
</tr>
<tr>
<td>17.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_b_2_s0/F</td>
</tr>
<tr>
<td>18.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>svo/n3349_s/I0</td>
</tr>
<tr>
<td>19.128</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/COUT</td>
</tr>
<tr>
<td>19.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][B]</td>
<td>svo/n3348_s/CIN</td>
</tr>
<tr>
<td>19.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3348_s/COUT</td>
</tr>
<tr>
<td>19.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[2][A]</td>
<td>svo/n3347_s/CIN</td>
</tr>
<tr>
<td>19.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">svo/n3347_s/COUT</td>
</tr>
<tr>
<td>19.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td>svo/n3346_s/CIN</td>
</tr>
<tr>
<td>19.668</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">svo/n3346_s/SUM</td>
</tr>
<tr>
<td>19.915</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[2][B]</td>
<td>svo/n3357_s/I0</td>
</tr>
<tr>
<td>20.485</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/COUT</td>
</tr>
<tr>
<td>20.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[0][A]</td>
<td>svo/n3356_s/CIN</td>
</tr>
<tr>
<td>20.520</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" background: #97FFFF;">svo/n3356_s/COUT</td>
</tr>
<tr>
<td>20.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[0][B]</td>
<td>svo/n3355_s/CIN</td>
</tr>
<tr>
<td>20.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3355_s/SUM</td>
</tr>
<tr>
<td>21.237</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[2][B]</td>
<td>svo/rgb_b_Z_5_s0/I1</td>
</tr>
<tr>
<td>21.786</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C22[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_5_s0/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[1][A]</td>
<td>svo/rgb_b_Z_5_s/I1</td>
</tr>
<tr>
<td>22.514</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R33C23[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_5_s/F</td>
</tr>
<tr>
<td>24.331</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.871, 45.423%; route: 11.628, 53.509%; tC2Q: 0.232, 1.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.913</td>
<td>1.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>svo/debug_b_6_s0/I1</td>
</tr>
<tr>
<td>18.366</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_6_s0/F</td>
</tr>
<tr>
<td>18.789</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C22[0][A]</td>
<td>svo/n3345_s/I0</td>
</tr>
<tr>
<td>19.359</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">svo/n3345_s/COUT</td>
</tr>
<tr>
<td>19.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C22[0][B]</td>
<td>svo/n3344_s/CIN</td>
</tr>
<tr>
<td>19.829</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3344_s/SUM</td>
</tr>
<tr>
<td>20.076</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C22[0][B]</td>
<td>svo/n3355_s/I0</td>
</tr>
<tr>
<td>20.646</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td style=" background: #97FFFF;">svo/n3355_s/COUT</td>
</tr>
<tr>
<td>20.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[1][A]</td>
<td>svo/n3354_s/CIN</td>
</tr>
<tr>
<td>21.116</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">svo/n3354_s/SUM</td>
</tr>
<tr>
<td>21.363</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>svo/rgb_b_Z_6_s2/I1</td>
</tr>
<tr>
<td>21.734</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_6_s2/F</td>
</tr>
<tr>
<td>21.738</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>svo/rgb_b_Z_6_s1/I1</td>
</tr>
<tr>
<td>22.109</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_6_s1/F</td>
</tr>
<tr>
<td>22.522</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>svo/rgb_b_Z_6_s/I3</td>
</tr>
<tr>
<td>22.893</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_6_s/F</td>
</tr>
<tr>
<td>24.274</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.426, 43.492%; route: 12.015, 55.437%; tC2Q: 0.232, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.815</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>svo/debug_b_1_s0/I1</td>
</tr>
<tr>
<td>18.186</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C21[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_b_1_s0/F</td>
</tr>
<tr>
<td>18.361</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[0][B]</td>
<td>svo/n3350_s/I0</td>
</tr>
<tr>
<td>18.931</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[0][B]</td>
<td style=" background: #97FFFF;">svo/n3350_s/COUT</td>
</tr>
<tr>
<td>18.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>svo/n3349_s/CIN</td>
</tr>
<tr>
<td>19.401</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/SUM</td>
</tr>
<tr>
<td>19.798</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[1][A]</td>
<td>svo/n3360_s/I0</td>
</tr>
<tr>
<td>20.368</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3360_s/COUT</td>
</tr>
<tr>
<td>20.368</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C21[1][B]</td>
<td>svo/n3359_s/CIN</td>
</tr>
<tr>
<td>20.838</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/SUM</td>
</tr>
<tr>
<td>21.008</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td>svo/rgb_b_Z_1_s2/I1</td>
</tr>
<tr>
<td>21.470</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[2][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s2/F</td>
</tr>
<tr>
<td>21.471</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>svo/rgb_b_Z_1_s1/I1</td>
</tr>
<tr>
<td>21.933</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s1/F</td>
</tr>
<tr>
<td>21.935</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[3][A]</td>
<td>svo/rgb_b_Z_1_s/I3</td>
</tr>
<tr>
<td>22.452</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C22[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_1_s/F</td>
</tr>
<tr>
<td>24.074</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.672, 45.042%; route: 11.569, 53.877%; tC2Q: 0.232, 1.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.380</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>svo/debug_b_2_s0/I0</td>
</tr>
<tr>
<td>17.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_b_2_s0/F</td>
</tr>
<tr>
<td>18.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>svo/n3349_s/I0</td>
</tr>
<tr>
<td>19.128</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/COUT</td>
</tr>
<tr>
<td>19.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][B]</td>
<td>svo/n3348_s/CIN</td>
</tr>
<tr>
<td>19.598</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3348_s/SUM</td>
</tr>
<tr>
<td>19.845</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[1][B]</td>
<td>svo/n3359_s/I0</td>
</tr>
<tr>
<td>20.415</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/COUT</td>
</tr>
<tr>
<td>20.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C21[2][A]</td>
<td>svo/n3358_s/CIN</td>
</tr>
<tr>
<td>20.885</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td style=" background: #97FFFF;">svo/n3358_s/SUM</td>
</tr>
<tr>
<td>20.889</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][B]</td>
<td>svo/rgb_b_Z_2_s2/I1</td>
</tr>
<tr>
<td>21.342</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_2_s2/F</td>
</tr>
<tr>
<td>21.589</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>svo/rgb_b_Z_2_s1/I1</td>
</tr>
<tr>
<td>22.138</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_2_s1/F</td>
</tr>
<tr>
<td>22.140</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>svo/rgb_b_Z_2_s/I3</td>
</tr>
<tr>
<td>22.511</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_2_s/F</td>
</tr>
<tr>
<td>24.063</td>
<td>1.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.034, 46.753%; route: 11.196, 52.166%; tC2Q: 0.232, 1.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.380</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>svo/debug_b_2_s0/I0</td>
</tr>
<tr>
<td>17.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_b_2_s0/F</td>
</tr>
<tr>
<td>18.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>svo/n3349_s/I0</td>
</tr>
<tr>
<td>19.128</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/COUT</td>
</tr>
<tr>
<td>19.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][B]</td>
<td>svo/n3348_s/CIN</td>
</tr>
<tr>
<td>19.598</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3348_s/SUM</td>
</tr>
<tr>
<td>19.845</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[1][B]</td>
<td>svo/n3359_s/I0</td>
</tr>
<tr>
<td>20.415</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3359_s/COUT</td>
</tr>
<tr>
<td>20.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C21[2][A]</td>
<td>svo/n3358_s/CIN</td>
</tr>
<tr>
<td>20.450</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C21[2][A]</td>
<td style=" background: #97FFFF;">svo/n3358_s/COUT</td>
</tr>
<tr>
<td>20.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[2][B]</td>
<td>svo/n3357_s/CIN</td>
</tr>
<tr>
<td>20.920</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/SUM</td>
</tr>
<tr>
<td>20.924</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][A]</td>
<td>svo/rgb_b_Z_3_s0/I1</td>
</tr>
<tr>
<td>21.441</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_3_s0/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][B]</td>
<td>svo/rgb_b_Z_3_s/I1</td>
</tr>
<tr>
<td>22.355</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C23[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_3_s/F</td>
</tr>
<tr>
<td>24.057</td>
<td>1.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.730, 45.349%; route: 11.494, 53.570%; tC2Q: 0.232, 1.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>12.916</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>svo/debug_r_7_s96/I2</td>
</tr>
<tr>
<td>13.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s96/F</td>
</tr>
<tr>
<td>13.700</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td>svo/debug_r_7_s202/I3</td>
</tr>
<tr>
<td>14.071</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s202/F</td>
</tr>
<tr>
<td>14.225</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>svo/debug_r_7_s20/I1</td>
</tr>
<tr>
<td>14.596</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s20/F</td>
</tr>
<tr>
<td>15.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>svo/debug_r_7_s9/I2</td>
</tr>
<tr>
<td>15.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s9/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>svo/debug_r_7_s2/I0</td>
</tr>
<tr>
<td>16.521</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s2/F</td>
</tr>
<tr>
<td>17.213</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[3][A]</td>
<td>svo/n3273_s/I1</td>
</tr>
<tr>
<td>17.584</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C17[3][A]</td>
<td style=" background: #97FFFF;">svo/n3273_s/F</td>
</tr>
<tr>
<td>18.945</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C17[0][A]</td>
<td>svo/n3271_s/CIN</td>
</tr>
<tr>
<td>19.415</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][A]</td>
<td style=" background: #97FFFF;">svo/n3271_s/SUM</td>
</tr>
<tr>
<td>19.828</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C17[1][A]</td>
<td>svo/n3282_s/I0</td>
</tr>
<tr>
<td>20.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3282_s/SUM</td>
</tr>
<tr>
<td>20.571</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[3][B]</td>
<td>svo/rgb_r_Z_0_s2/I1</td>
</tr>
<tr>
<td>21.120</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_0_s2/F</td>
</tr>
<tr>
<td>21.121</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>svo/rgb_r_Z_0_s1/I1</td>
</tr>
<tr>
<td>21.638</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_0_s1/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>svo/rgb_r_Z_0_s/I3</td>
</tr>
<tr>
<td>22.422</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C18[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_r_Z_0_s/F</td>
</tr>
<tr>
<td>24.029</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.628, 40.264%; route: 12.569, 58.654%; tC2Q: 0.232, 1.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.883</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[3][B]</td>
<td>svo/debug_g_1_s0/I1</td>
</tr>
<tr>
<td>18.345</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C17[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_1_s0/F</td>
</tr>
<tr>
<td>18.519</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td>svo/n3311_s/I0</td>
</tr>
<tr>
<td>19.089</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3311_s/COUT</td>
</tr>
<tr>
<td>19.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td>svo/n3310_s/CIN</td>
</tr>
<tr>
<td>19.559</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3310_s/SUM</td>
</tr>
<tr>
<td>19.956</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C19[1][A]</td>
<td>svo/n3321_s/I0</td>
</tr>
<tr>
<td>20.526</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td style=" background: #97FFFF;">svo/n3321_s/COUT</td>
</tr>
<tr>
<td>20.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C19[1][B]</td>
<td>svo/n3320_s/CIN</td>
</tr>
<tr>
<td>20.561</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C19[1][B]</td>
<td style=" background: #97FFFF;">svo/n3320_s/COUT</td>
</tr>
<tr>
<td>20.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C19[2][A]</td>
<td>svo/n3319_s/CIN</td>
</tr>
<tr>
<td>21.031</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C19[2][A]</td>
<td style=" background: #97FFFF;">svo/n3319_s/SUM</td>
</tr>
<tr>
<td>21.035</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][B]</td>
<td>svo/rgb_g_Z_2_s2/I1</td>
</tr>
<tr>
<td>21.488</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_2_s2/F</td>
</tr>
<tr>
<td>21.902</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td>svo/rgb_g_Z_2_s1/I1</td>
</tr>
<tr>
<td>22.472</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_2_s1/F</td>
</tr>
<tr>
<td>22.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][A]</td>
<td>svo/rgb_g_Z_2_s/I3</td>
</tr>
<tr>
<td>22.844</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C17[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_2_s/F</td>
</tr>
<tr>
<td>23.888</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.035, 47.142%; route: 11.020, 51.768%; tC2Q: 0.232, 1.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.883</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[3][B]</td>
<td>svo/debug_g_1_s0/I1</td>
</tr>
<tr>
<td>18.345</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C17[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_1_s0/F</td>
</tr>
<tr>
<td>18.519</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td>svo/n3311_s/I0</td>
</tr>
<tr>
<td>19.089</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">svo/n3311_s/COUT</td>
</tr>
<tr>
<td>19.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td>svo/n3310_s/CIN</td>
</tr>
<tr>
<td>19.559</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">svo/n3310_s/SUM</td>
</tr>
<tr>
<td>19.956</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C19[1][A]</td>
<td>svo/n3321_s/I0</td>
</tr>
<tr>
<td>20.511</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td style=" background: #97FFFF;">svo/n3321_s/SUM</td>
</tr>
<tr>
<td>21.001</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[2][B]</td>
<td>svo/rgb_g_Z_0_s1/I1</td>
</tr>
<tr>
<td>21.463</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_0_s1/F</td>
</tr>
<tr>
<td>21.635</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>svo/rgb_g_Z_0_s0/I2</td>
</tr>
<tr>
<td>22.184</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_0_s0/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>svo/rgb_g_Z_0_s/I2</td>
</tr>
<tr>
<td>22.702</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_0_s/F</td>
</tr>
<tr>
<td>23.756</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C19[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.649, 45.610%; route: 11.275, 53.294%; tC2Q: 0.232, 1.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>17.380</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>svo/debug_b_2_s0/I0</td>
</tr>
<tr>
<td>17.897</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">svo/debug_b_2_s0/F</td>
</tr>
<tr>
<td>18.558</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td>svo/n3349_s/I0</td>
</tr>
<tr>
<td>19.128</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">svo/n3349_s/COUT</td>
</tr>
<tr>
<td>19.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][B]</td>
<td>svo/n3348_s/CIN</td>
</tr>
<tr>
<td>19.163</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">svo/n3348_s/COUT</td>
</tr>
<tr>
<td>19.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[2][A]</td>
<td>svo/n3347_s/CIN</td>
</tr>
<tr>
<td>19.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[2][A]</td>
<td style=" background: #97FFFF;">svo/n3347_s/COUT</td>
</tr>
<tr>
<td>19.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C21[2][B]</td>
<td>svo/n3346_s/CIN</td>
</tr>
<tr>
<td>19.668</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">svo/n3346_s/SUM</td>
</tr>
<tr>
<td>19.915</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C21[2][B]</td>
<td>svo/n3357_s/I0</td>
</tr>
<tr>
<td>20.485</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C21[2][B]</td>
<td style=" background: #97FFFF;">svo/n3357_s/COUT</td>
</tr>
<tr>
<td>20.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C22[0][A]</td>
<td>svo/n3356_s/CIN</td>
</tr>
<tr>
<td>20.955</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" background: #97FFFF;">svo/n3356_s/SUM</td>
</tr>
<tr>
<td>20.960</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[3][B]</td>
<td>svo/rgb_b_Z_4_s3/I1</td>
</tr>
<tr>
<td>21.331</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s3/F</td>
</tr>
<tr>
<td>21.501</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>svo/rgb_b_Z_4_s1/I1</td>
</tr>
<tr>
<td>21.963</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s1/F</td>
</tr>
<tr>
<td>21.964</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[3][B]</td>
<td>svo/rgb_b_Z_4_s/I3</td>
</tr>
<tr>
<td>22.417</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R34C22[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_b_Z_4_s/F</td>
</tr>
<tr>
<td>23.582</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.017, 47.744%; route: 10.732, 51.150%; tC2Q: 0.232, 1.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>18.582</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>19.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>19.683</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/COUT</td>
</tr>
<tr>
<td>19.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C18[0][A]</td>
<td>svo/n3306_s/CIN</td>
</tr>
<tr>
<td>20.153</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" background: #97FFFF;">svo/n3306_s/SUM</td>
</tr>
<tr>
<td>20.566</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C20[0][A]</td>
<td>svo/n3317_s/I0</td>
</tr>
<tr>
<td>21.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">svo/n3317_s/COUT</td>
</tr>
<tr>
<td>21.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C20[0][B]</td>
<td>svo/n3316_s/CIN</td>
</tr>
<tr>
<td>21.606</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[0][B]</td>
<td style=" background: #97FFFF;">svo/n3316_s/SUM</td>
</tr>
<tr>
<td>21.610</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[2][B]</td>
<td>svo/rgb_g_Z_5_s0/I1</td>
</tr>
<tr>
<td>22.180</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C20[2][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_5_s0/F</td>
</tr>
<tr>
<td>22.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][B]</td>
<td>svo/rgb_g_Z_5_s/I1</td>
</tr>
<tr>
<td>22.699</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C20[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_5_s/F</td>
</tr>
<tr>
<td>23.571</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.821, 46.834%; route: 10.917, 52.060%; tC2Q: 0.232, 1.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_d1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>svo/pixel_y_d1_3_s0/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_d1_3_s0/Q</td>
</tr>
<tr>
<td>3.532</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>svo/pop_val_15_s17/I0</td>
</tr>
<tr>
<td>3.985</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s17/F</td>
</tr>
<tr>
<td>4.678</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>svo/pop_val_15_s19/I2</td>
</tr>
<tr>
<td>5.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s19/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>svo/pop_val_15_s15/I1</td>
</tr>
<tr>
<td>6.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_val_15_s15/F</td>
</tr>
<tr>
<td>7.569</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>svo/pop_val_8_s19/S0</td>
</tr>
<tr>
<td>7.820</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s19/O</td>
</tr>
<tr>
<td>7.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td>svo/pop_val_8_s15/I0</td>
</tr>
<tr>
<td>7.923</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s15/O</td>
</tr>
<tr>
<td>7.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>svo/pop_val_8_s10/I0</td>
</tr>
<tr>
<td>8.026</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">svo/pop_val_8_s10/O</td>
</tr>
<tr>
<td>8.688</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>svo/pop_nibble_0_s34/I0</td>
</tr>
<tr>
<td>9.205</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s34/F</td>
</tr>
<tr>
<td>9.889</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][B]</td>
<td>svo/pop_nibble_0_s15/I1</td>
</tr>
<tr>
<td>10.260</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s15/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>svo/pop_nibble_0_s3/I3</td>
</tr>
<tr>
<td>11.658</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s3/F</td>
</tr>
<tr>
<td>11.659</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>svo/pop_nibble_0_s0/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">svo/pop_nibble_0_s0/F</td>
</tr>
<tr>
<td>13.151</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>svo/debug_r_7_s102/I3</td>
</tr>
<tr>
<td>13.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s102/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td>svo/debug_r_7_s56/I1</td>
</tr>
<tr>
<td>14.448</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[3][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s56/F</td>
</tr>
<tr>
<td>15.104</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>svo/debug_r_7_s22/I3</td>
</tr>
<tr>
<td>15.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s22/F</td>
</tr>
<tr>
<td>15.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>svo/debug_r_7_s8/I0</td>
</tr>
<tr>
<td>16.116</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s8/F</td>
</tr>
<tr>
<td>16.118</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>svo/debug_r_7_s1/I3</td>
</tr>
<tr>
<td>16.489</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>35</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">svo/debug_r_7_s1/F</td>
</tr>
<tr>
<td>18.027</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>svo/debug_g_4_s0/I0</td>
</tr>
<tr>
<td>18.582</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">svo/debug_g_4_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C17[2][A]</td>
<td>svo/n3308_s/I0</td>
</tr>
<tr>
<td>19.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C17[2][A]</td>
<td style=" background: #97FFFF;">svo/n3308_s/COUT</td>
</tr>
<tr>
<td>19.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[2][B]</td>
<td>svo/n3307_s/CIN</td>
</tr>
<tr>
<td>20.118</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[2][B]</td>
<td style=" background: #97FFFF;">svo/n3307_s/SUM</td>
</tr>
<tr>
<td>20.531</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C19[2][B]</td>
<td>svo/n3318_s/I0</td>
</tr>
<tr>
<td>21.101</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C19[2][B]</td>
<td style=" background: #97FFFF;">svo/n3318_s/SUM</td>
</tr>
<tr>
<td>21.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[3][B]</td>
<td>svo/rgb_g_Z_3_s0/I1</td>
</tr>
<tr>
<td>21.644</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C18[3][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_3_s0/F</td>
</tr>
<tr>
<td>21.815</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[1][B]</td>
<td>svo/rgb_g_Z_3_s/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C18[1][B]</td>
<td style=" background: #97FFFF;">svo/rgb_g_Z_3_s/F</td>
</tr>
<tr>
<td>23.450</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.069</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>16.034</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.053, 43.421%; route: 11.565, 55.467%; tC2Q: 0.232, 1.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.465%; tC2Q: 0.202, 61.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.465%; tC2Q: 0.202, 61.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[1][A]</td>
<td>engine/addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R26C39[1][A]</td>
<td style=" font-weight:bold;">engine/addr_0_s1/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.781%; tC2Q: 0.202, 60.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/video_gol/addr_display_6_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[2][B]</td>
<td>svo/video_gol/addr_display_6_s7/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C20[2][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_6_s7/Q</td>
</tr>
<tr>
<td>2.187</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bank0/mem_mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 41.665%; tC2Q: 0.202, 58.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_2_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_0_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_2_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bank0/mem_mem_2_3_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bank0/mem_mem_2_3_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bank0/mem_mem_2_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.297</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_2_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bank0/mem_mem_1_2_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bank0/mem_mem_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.722%; tC2Q: 0.202, 44.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo/video_gol/addr_display_8_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>svo/pixel_y_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C22[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_r_2_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_8_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>svo/video_gol/addr_display_8_s7/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>svo/video_gol/addr_display_8_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo/pixel_y_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo/video_gol/addr_display_9_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>svo/pixel_y_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td style=" font-weight:bold;">svo/pixel_y_r_3_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" font-weight:bold;">svo/video_gol/addr_display_9_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>svo/video_gol/addr_display_9_s7/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>svo/video_gol/addr_display_9_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.306</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bank0/mem_mem_0_3_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bank0/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.600%; tC2Q: 0.202, 43.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>engine/addr_1_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C40[0][A]</td>
<td style=" font-weight:bold;">engine/addr_1_s1/Q</td>
</tr>
<tr>
<td>2.293</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_2_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.376%; tC2Q: 0.202, 44.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>engine/addr_11_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">engine/addr_11_s1/Q</td>
</tr>
<tr>
<td>2.295</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.496%; tC2Q: 0.202, 44.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/we0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[1][A]</td>
<td>engine/we0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R32C38[1][A]</td>
<td style=" font-weight:bold;">engine/we0_s1/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">bank0/mem_mem_1_1_s/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>bank0/mem_mem_1_1_s/CLKA</td>
</tr>
<tr>
<td>1.982</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>bank0/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.698%; tC2Q: 0.202, 42.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>engine/addr_10_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R26C38[0][B]</td>
<td style=" font-weight:bold;">engine/addr_10_s1/Q</td>
</tr>
<tr>
<td>2.296</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.645%; tC2Q: 0.202, 44.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][A]</td>
<td>engine/addr_9_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R26C38[0][A]</td>
<td style=" font-weight:bold;">engine/addr_9_s1/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.222%; tC2Q: 0.202, 43.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][B]</td>
<td>engine/addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C39[0][B]</td>
<td style=" font-weight:bold;">engine/addr_5_s1/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.222%; tC2Q: 0.202, 43.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>engine/addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C39[0][A]</td>
<td style=" font-weight:bold;">engine/addr_4_s1/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.390%; tC2Q: 0.202, 43.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>engine/addr_13_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">engine/addr_13_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.533%; tC2Q: 0.202, 43.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>engine/addr_13_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">engine/addr_13_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bank0/mem_mem_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.533%; tC2Q: 0.202, 43.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[1][B]</td>
<td>engine/addr_8_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C40[1][B]</td>
<td style=" font-weight:bold;">engine/addr_8_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_2_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>engine/addr_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C39[0][B]</td>
<td style=" font-weight:bold;">engine/addr_7_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_2_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bank0/mem_mem_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>engine/addr_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C39[0][B]</td>
<td style=" font-weight:bold;">engine/addr_7_s1/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.647%; tC2Q: 0.202, 43.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][B]</td>
<td>engine/addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C40[0][B]</td>
<td style=" font-weight:bold;">engine/addr_2_s1/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine/addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C40[0][A]</td>
<td>engine/addr_1_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R29C40[0][A]</td>
<td style=" font-weight:bold;">engine/addr_1_s1/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bank0/mem_mem_3_1_s/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>951</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s/CLKA</td>
</tr>
<tr>
<td>1.959</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bank0/mem_mem_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_ADBREG_G[14]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_ADBREG_G[14]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_ADBREG_G[14]_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_1_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_1_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_1_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank0/mem_mem_2_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank0/mem_mem_2_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank0/mem_mem_2_4_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>bank1/mem_mem_1_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>bank1/mem_mem_1_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>bank1/mem_mem_1_4_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/lfsr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/lfsr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/lfsr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/pop_count_r[3]_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/pop_count_r[3]_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/pop_count_r[3]_4_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/pop_count_r[29]_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/pop_count_r[29]_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/pop_count_r[29]_10_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>engine/pop_count_r[29]_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.063</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>engine/pop_count_r[29]_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.797</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.309</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>engine/pop_count_r[29]_11_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>951</td>
<td>pix_clk</td>
<td>-11.091</td>
<td>2.274</td>
</tr>
<tr>
<td>290</td>
<td>engine/center_cell[0]</td>
<td>1.625</td>
<td>1.905</td>
</tr>
<tr>
<td>278</td>
<td>svo/pixel_y_d1[2]</td>
<td>-10.980</td>
<td>1.568</td>
</tr>
<tr>
<td>242</td>
<td>engine/n5892_3</td>
<td>5.875</td>
<td>1.509</td>
</tr>
<tr>
<td>162</td>
<td>engine/center_cell[1]</td>
<td>1.863</td>
<td>1.981</td>
</tr>
<tr>
<td>98</td>
<td>engine/n1683_79</td>
<td>0.996</td>
<td>1.744</td>
</tr>
<tr>
<td>98</td>
<td>engine/center_cell[2]</td>
<td>1.998</td>
<td>1.850</td>
</tr>
<tr>
<td>93</td>
<td>svo/pixel_y_d1[0]</td>
<td>-7.074</td>
<td>1.728</td>
</tr>
<tr>
<td>91</td>
<td>svo/pixel_y_d1[1]</td>
<td>-7.142</td>
<td>1.819</td>
</tr>
<tr>
<td>81</td>
<td>svo/pixel_y_d1[3]</td>
<td>-11.091</td>
<td>1.850</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C27</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
