# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/stopwatch_control_unit.v" \
"../../../../lab5.srcs/sources_1/new/stopwatch_output_control.v" \
"../../../../lab5.srcs/sources_1/new/stopwatch_state_transition_control.v" \
"../../../../lab5.srcs/sim_1/new/testbench_stopwatch_control_unit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
