#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Aug 22 01:19:42 2019
# Process ID: 11336
# Current directory: R:/work/FORTE/FPGA/fabric/vivado2/project_1.runs/synth_1
# Command line: vivado.exe -log eFPGA_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eFPGA_top.tcl
# Log file: R:/work/FORTE/FPGA/fabric/vivado2/project_1.runs/synth_1/eFPGA_top.vds
# Journal file: R:/work/FORTE/FPGA/fabric/vivado2/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source eFPGA_top.tcl -notrace
