2023-04-25 08:39:54.834986 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:39:54.838606 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:39:54.889289 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:39:54.889724 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:39:54.889764 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:39:54.889791 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:39:54.890697 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:54.891706 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:54.892741 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:54.893754 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:54.893907 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:39:54.943972 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:39:54.944827 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:39:54.945643 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:39:54.946433 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:39:54.947223 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:54.947250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:39:54.990501 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:39:55.496624 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:39:55.496702 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:39:55.501963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:39:55.501984 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:39:55.504169 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:39:55.504185 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:39:55.504197 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:39:55.504207 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:39:55.504581 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:39:55.504606 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:39:55.504620 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:39:55.505912 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:39:55.556225 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:39:55.556312 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:39:55.559827 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:39:55.610486 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:39:55.610939 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:39:55.610987 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:39:55.611014 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:39:55.611914 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:55.612955 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:55.613969 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:55.614981 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:55.615120 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:39:55.665253 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:39:55.666105 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:55.666923 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:55.667746 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:39:55.668543 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:55.668580 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:39:55.712318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:39:56.274429 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:39:56.274505 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:39:56.274532 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:39:56.274554 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:39:56.274967 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:39:56.275018 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:39:56.275045 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:39:56.276412 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:39:56.326470 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:39:56.326526 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:39:56.330029 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:39:56.380833 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:39:56.381295 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:39:56.381342 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:39:56.381369 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:39:56.382275 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:56.383286 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:56.384298 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:56.385309 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:39:56.385451 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:39:56.435620 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:39:56.436489 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:56.437313 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:56.438112 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:39:56.438909 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:39:56.438938 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:39:56.482128 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:40:01.033233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:01.033314 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:40:01.035569 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:40:01.035600 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:40:01.035623 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:40:01.035645 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:40:01.036039 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:01.036077 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:40:01.036104 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:40:01.037446 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:40:01.087743 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:01.087821 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:40:01.091329 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:40:01.142099 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:40:01.142572 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:40:01.142619 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:40:01.142647 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:40:01.143549 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.144577 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.145589 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.146592 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.146730 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:40:01.197118 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:40:01.197969 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:01.198767 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:01.199560 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:40:01.200350 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:01.200377 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:40:01.243641 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:40:01.399998 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:40:01.400061 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:40:01.400087 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:40:01.400109 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:40:01.400504 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:01.400551 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:40:01.400573 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:40:01.401892 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:40:01.452187 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:01.452269 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:40:01.455852 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:40:01.506634 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:40:01.507087 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:40:01.507135 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:40:01.507162 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:40:01.508063 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.509072 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.510082 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.511085 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:01.511223 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:40:01.561570 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:40:01.562425 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:01.563222 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:01.564017 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:01.564810 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:01.564843 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:40:01.608141 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:40:02.151145 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.151217 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.156563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.156600 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.166021 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:40:02.166040 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-25 08:40:02.171229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.171251 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.171265 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 08:40:02.181910 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 08:40:02.192685 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 08:40:02.515718 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.515790 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.521041 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.521062 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.526241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.526259 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.531457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:40:02.531476 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:40:02.531489 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:40:02.542136 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:40:02.552864 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:40:02.563656 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:40:03.016597 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 08:40:03.016643 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 19mV
2023-04-25 08:40:03.024972 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:40:03.024992 DEBUG BF_PORT FSM :0: 12:1: 1e06=260mV/ 19mV
2023-04-25 08:40:03.033322 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:40:03.033341 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-25 08:40:03.045862 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 08:40:03.045880 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 19mV
2023-04-25 08:40:03.045891 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:40:03.045910 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:40:03.045924 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:40:03.045938 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:40:03.046385 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:40:03.047046 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:40:03.047803 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:40:03.048668 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:40:03.048793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:40:03.148924 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.184233 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:40:03.184262 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 19mV
2023-04-25 08:40:03.191552 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:40:03.191573 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 19mV
2023-04-25 08:40:03.198883 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:40:03.198902 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 19mV
2023-04-25 08:40:03.205134 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:40:03.205153 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 19mV
2023-04-25 08:40:03.205165 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:40:03.205183 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:40:03.205197 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:40:03.205210 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:40:03.205650 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:40:03.206305 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:40:03.207063 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:40:03.207926 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:40:03.208069 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:40:03.257039 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.257535 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-25 08:40:03.308329 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.416538 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.517131 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.617998 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.618500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:40:03.618533 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:40:03.618580 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:40:03.622164 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:40:03.658275 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:40:03.658327 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:40:03.658352 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:40:03.658391 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:40:03.661142 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:40:59.477690 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:40:59.477796 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:40:59.477829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:40:59.478910 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:40:59.478943 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:40:59.478982 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:40:59.479009 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:40:59.479033 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:40:59.479080 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:40:59.479190 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=22222 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:40:59.482817 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:40:59.482920 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:40:59.482951 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:40:59.483390 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:59.483446 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:40:59.483476 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:40:59.492207 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:40:59.540154 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:40:59.540206 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:40:59.540233 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:40:59.541331 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:40:59.541372 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:40:59.541409 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:40:59.541435 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:40:59.541459 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:40:59.541502 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:40:59.541629 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:40:59.544811 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:40:59.544910 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:40:59.544939 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:40:59.545369 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:59.545423 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:40:59.548966 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:40:59.549009 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:59.549039 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:40:59.549065 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:40:59.557732 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:40:59.599553 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:40:59.599989 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:40:59.600033 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:40:59.600060 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:40:59.600968 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.601979 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.602986 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.603988 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.604125 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:40:59.608000 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:40:59.608055 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:40:59.611525 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:40:59.654470 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:40:59.655308 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:59.656105 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:59.656904 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:40:59.657704 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:59.657731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:40:59.700945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:40:59.701868 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:40:59.702305 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:40:59.702349 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:40:59.702377 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:40:59.703291 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.704301 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.705336 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.706345 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:40:59.706482 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:40:59.756811 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:40:59.757690 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:59.758499 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:40:59.759325 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:59.760123 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:40:59.760156 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:40:59.803497 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:00.206972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.207021 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.212248 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.212272 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.214468 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:00.214490 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:00.214504 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:00.214517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:00.214895 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:00.214921 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:00.214938 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:00.216236 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:00.266271 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:00.266329 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:00.269850 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:00.309648 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.309695 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.315009 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.315028 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.320236 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.320256 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.325469 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.325488 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.325502 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:00.336133 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:00.346865 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:00.357655 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:00.369322 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:00.369788 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:00.369834 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:00.369862 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:00.370763 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.371765 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.372786 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.373798 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.373935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:00.424114 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:00.424984 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:00.425809 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:00.426616 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:00.427414 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:00.427442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:00.470700 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:00.772829 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:00.772902 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:00.772929 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:00.772952 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:00.773372 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:00.773421 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:00.773449 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:00.774782 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:00.825197 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:00.825254 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:00.828741 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:00.879565 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:00.879986 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:00.880029 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:00.880057 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:00.880969 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.881991 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.882994 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.883995 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:00.884132 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:00.934556 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:00.935388 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:00.936197 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:00.937014 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:00.937818 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:00.937845 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:00.981089 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:00.987305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.987351 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.992643 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:00.992665 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:00.994847 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:00.994863 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:00.994875 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:00.994885 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:00.995259 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:00.995281 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:00.995295 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:00.996584 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:01.046621 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:01.046691 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:01.050190 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:01.100863 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:01.101282 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:01.101323 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:01.101351 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:01.102283 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.103316 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.104342 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.105362 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.105506 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:01.155727 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:01.156580 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.157394 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:01.158205 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:01.159022 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.159051 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:01.201896 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:01.485151 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:01.485228 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:01.485257 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:01.485279 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:01.485696 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:01.485746 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:01.485774 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:01.487110 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:01.537259 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:01.537322 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:01.540800 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:01.591340 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:01.591773 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:01.591817 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:01.591843 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:01.592742 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.593753 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.594756 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.595757 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.595895 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:01.646284 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:01.647113 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.647908 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.648701 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:01.649497 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:01.649524 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:01.692786 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:01.707941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:01.707988 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:01.713322 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:01.713355 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:01.720796 DEBUG BF_PORT Upper eye edge: +/- 410 mV (ht=820mV)
2023-04-25 08:41:01.720818 DEBUG BF_PORT FSM :0: 12:2: 1e06=820mV/ 40mV
2023-04-25 08:41:01.724031 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:01.724049 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:01.724061 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:01.724072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:01.724447 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:01.724473 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:01.724487 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:01.725778 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:01.775991 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:01.776045 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:01.779581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:01.830378 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:01.830802 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:01.830844 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:01.830871 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:01.831776 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.832801 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.833825 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.834836 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:01.834989 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:01.885083 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:01.885930 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.886741 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.887546 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:01.888355 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:01.888407 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:01.931283 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:02.196942 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:02.197027 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:02.197054 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:02.197077 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:02.197475 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:02.197523 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:02.197551 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:02.198897 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:02.249251 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:02.249375 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:02.252861 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:02.303560 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:02.303997 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:02.304037 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:02.304066 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:02.304981 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.306016 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.307020 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.308047 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.308185 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:02.358368 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:02.359242 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:02.360057 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:02.360909 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:02.361718 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:02.361746 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:02.404941 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:02.437258 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:02.437293 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:02.439516 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:02.439536 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:41:02.439552 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:41:02.439566 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:02.439946 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:02.439972 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:02.439991 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:02.441296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:02.491442 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:02.491549 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:02.495056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:02.545633 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:02.546090 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:02.546138 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:02.546165 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:02.547076 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.548093 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.549121 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.550134 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:02.550274 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:02.600320 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:02.601159 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:02.601962 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:02.602768 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:02.603569 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:02.603600 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:02.646755 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:02.908833 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:02.908887 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:02.908919 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:02.908949 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:02.909370 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:02.909420 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:02.909485 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:02.910836 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:02.961255 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:02.961313 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:02.964807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:03.015375 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:03.015821 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:03.015867 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:03.015894 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:03.016804 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.017834 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.018849 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.019858 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.019998 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:03.070177 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:03.071013 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.071813 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.072630 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:03.073439 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:03.073472 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:03.116698 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:03.152840 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:03.152897 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:03.158233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:03.158268 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:03.163512 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:03.163530 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:03.166725 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:03.166744 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:03.166755 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:03.166766 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:03.167141 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:03.167162 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:03.167177 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:03.168466 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:03.218857 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:03.218921 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:03.222369 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:03.273179 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:03.273625 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:03.273668 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:03.273696 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:03.274606 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.275626 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.276643 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.277648 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.277807 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:03.328107 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:03.329045 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.329895 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.330745 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:03.331553 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.331581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:03.374920 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:03.620755 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:03.620831 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:03.620857 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:03.620878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:03.621270 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:03.621319 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:03.621347 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:03.622684 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:03.672987 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:03.673057 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:03.676636 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:03.727241 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:03.727706 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:03.727766 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:03.727795 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:03.728709 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.729774 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.730796 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.731799 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.731936 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:03.782156 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:03.783049 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.783870 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.784699 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.785519 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:03.785551 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:03.828382 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:03.880972 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:03.881019 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:03.886398 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:03.886421 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:03.888614 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:03.888641 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:03.888655 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:03.888666 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:03.889041 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:03.889064 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:03.889092 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:03.890389 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:03.940501 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:03.940572 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:03.944074 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:03.994691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:03.995132 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:03.995180 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:03.995219 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:03.996136 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.997186 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.998211 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.999236 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:03.999379 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:04.049688 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:04.050541 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:04.051353 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.052174 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:04.053011 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.053049 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:04.096348 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:04.334252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:04.334300 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:04.339528 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:04.339553 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:04.344797 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:04.344817 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:04.350007 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:04.350026 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:04.350039 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:04.360655 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:04.371384 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:04.382130 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:04.602445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:04.602516 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:04.607802 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:04.607823 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:04.611031 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:04.611052 DEBUG BF_PORT FSM :0: 12:2: 1e06=900mV/ 40mV
2023-04-25 08:41:04.611064 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 900
2023-04-25 08:41:04.611075 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:04.611450 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:04.611475 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:04.611490 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:04.612784 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:04.662946 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:04.663004 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:04.666508 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:04.717339 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:04.717796 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:04.717844 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:04.717871 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:04.718774 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.719778 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.720793 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.721794 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.721928 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:04.772325 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:04.773221 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.774029 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.774823 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:04.775615 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.775642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:04.818941 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:04.823136 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:04.823184 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:04.823210 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:04.823232 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:04.823652 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:04.823700 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:04.823728 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:04.825064 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:04.875204 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:04.875263 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:04.878732 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:04.929356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:04.929812 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:04.929860 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:04.929887 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:04.930789 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.931803 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.932812 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.933827 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:04.933966 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:04.984213 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:04.985095 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.985910 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.986703 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:04.987493 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:04.987520 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:05.030838 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:05.324833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:05.324904 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:05.330181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:05.330200 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:05.332397 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:05.332418 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:05.332430 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:05.332441 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:05.332835 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:05.332857 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:05.332871 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:05.334164 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:05.384233 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:05.384325 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:05.387897 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:05.438530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:05.438982 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:05.439031 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:05.439062 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:05.439969 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:05.441002 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:05.442016 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:05.443022 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:05.443162 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:05.493469 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:05.494338 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:05.495141 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:05.495937 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:05.496740 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:05.496775 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:05.540050 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:05.546279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:05.546325 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:05.551673 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:05.551693 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:05.556880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:05.556899 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:05.562086 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:05.562112 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:05.562125 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:05.572795 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:05.583514 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:05.594269 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:06.009696 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:06.009779 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:06.009807 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:06.009829 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:06.010252 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:06.010324 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:06.010354 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:06.011699 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:06.062011 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:06.062099 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:06.065567 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:06.116148 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:06.116605 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:06.116653 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:06.116680 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:06.117581 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.118587 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.119592 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.120597 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.120735 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:06.171121 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:06.171968 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.172797 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:06.173598 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.174389 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:06.174415 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:06.217665 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:06.447727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:06.447790 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:06.451029 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:06.451049 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-25 08:41:06.451061 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-25 08:41:06.451072 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:06.451450 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:06.451489 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:06.451515 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:06.452829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:06.502953 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:06.503024 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:06.506600 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:06.557472 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:06.557921 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:06.557967 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:06.557994 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:06.558896 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.559905 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.560915 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.561926 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.562064 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:06.612120 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:06.613001 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.613822 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.614614 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:41:06.615404 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.615430 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:06.658731 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:06.721642 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:06.721702 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:06.721729 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:06.721751 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:06.728906 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:06.728997 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:06.729029 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:06.730389 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:06.780544 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:06.780606 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:06.784117 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:06.834878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:06.835335 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:06.835382 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:06.835412 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:06.836311 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.837336 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.838349 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.839350 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:06.839489 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:06.889897 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:06.890762 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.891562 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:06.892356 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:06.893173 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:06.893207 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:06.936551 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:07.440530 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:07.440604 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:07.440631 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:07.440655 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:07.441072 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:07.441124 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:07.441152 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:07.442491 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:07.492803 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:07.492886 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:07.496289 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:07.546820 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:07.547297 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:07.547345 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:07.547371 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:07.548273 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:07.549290 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:07.550302 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:07.551302 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:07.551439 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:07.601800 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:07.602646 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:07.603442 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:07.604232 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:07.605024 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:07.605056 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:07.648415 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:08.154543 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.154596 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:08.159824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.159847 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:08.165074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.165094 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:08.170337 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.170356 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:08.170369 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:08.180953 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:08.191607 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:08.202239 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:08.418761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.418797 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:08.424048 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.424073 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:08.429315 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.429337 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:08.434531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:08.434550 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:08.434562 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:08.445144 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:08.455768 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:08.466436 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:08.881411 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:08.881463 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:41:08.881487 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:08.881508 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:08.882353 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:08.882394 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:08.882421 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:08.883762 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:08.934079 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:08.934138 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:08.937515 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:08.988166 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:08.988580 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:08.988622 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:08.988649 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:08.989554 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:08.990567 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:08.991581 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:08.992600 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:08.992746 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:09.043042 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:09.043887 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:09.044701 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:09.045508 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:09.046307 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:09.046336 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:09.089188 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:09.593205 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:09.593278 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:09.593305 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:09.593328 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:09.593749 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:09.593802 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:09.593831 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:09.595172 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:09.645588 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:09.645646 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:09.649186 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:09.699869 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:09.700291 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:09.700333 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:09.700360 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:09.701288 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:09.702306 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:09.703320 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:09.704330 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:09.704474 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:09.754568 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:09.755426 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:09.756239 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:09.757072 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:09.757888 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:09.757919 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:09.800855 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:10.304830 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:10.304885 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:10.304907 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:10.304924 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:10.305343 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:10.305392 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:10.305419 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:10.306750 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:10.356823 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:10.356889 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:10.360464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:10.411205 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:10.411623 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:10.411660 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:10.411687 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:10.412595 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:10.413636 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:10.414657 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:10.415677 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:10.415822 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:10.465986 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:10.466828 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:10.467637 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:10.468462 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:10.469277 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:10.469312 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:10.512534 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:11.016509 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:11.016575 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:11.016601 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:11.016623 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:11.017025 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:11.017066 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:11.017101 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:11.018445 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:11.068506 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:11.068567 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:11.072058 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:11.122873 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:11.123297 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:11.123343 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:11.123371 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:11.124278 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:11.125306 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:11.126325 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:11.127366 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:11.127508 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:11.177904 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:11.178744 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:11.179553 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:11.180357 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:11.181185 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:11.181223 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:11.224059 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:11.730200 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:11.730289 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:11.735679 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:11.735725 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:11.740963 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:11.740985 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:11.746181 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:11.746204 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:11.746220 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:11.756816 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:11.767463 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:11.778107 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:11.994549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:11.994625 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:11.999894 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:11.999914 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:12.005099 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:12.005124 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:12.010313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:12.010332 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:12.010345 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:12.020958 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:12.031736 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:12.042513 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:12.457902 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:12.457973 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:41:12.458000 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:12.458023 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:12.458445 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:12.458493 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:12.458521 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:12.459856 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:12.510046 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:12.510103 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:12.513620 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:12.564305 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:12.564722 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:12.564764 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:12.564790 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:12.565694 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:12.566709 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:12.567757 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:12.568791 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:12.568939 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:12.618986 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:12.619832 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:12.620648 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:12.621457 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:12.622265 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:12.622296 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:12.665153 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:13.169346 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:13.169413 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:13.169438 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:13.169458 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:13.169854 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:13.169895 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:13.169920 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:13.171254 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:13.221316 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:13.221383 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:13.224920 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:13.275763 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:13.276183 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:13.276226 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:13.276253 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:13.277172 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.278204 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.279216 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.280232 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.280374 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:13.330774 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:13.331616 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:13.332429 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:13.333244 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:13.334053 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:13.334085 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:13.376940 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:13.880802 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:13.880859 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:13.880885 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:13.880907 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:13.881325 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:13.881373 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:13.881400 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:13.882759 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:13.933153 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:13.933217 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:13.936805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:13.987618 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:13.988074 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:13.988119 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:13.988146 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:13.989096 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.990134 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.991137 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.992138 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:13.992275 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:14.042657 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:14.043548 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:14.044416 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:14.045243 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:14.046037 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:14.046064 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:14.089341 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:14.595526 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:14.595594 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:14.600931 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:14.600968 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:14.606217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:14.606235 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:14.611424 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:14.611442 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:14.611455 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:14.622065 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:14.632800 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:14.643587 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:15.059061 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:15.059142 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:15.059171 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:15.059193 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:15.059614 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:15.059662 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:15.059690 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:15.061027 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:15.111400 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:15.111457 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:15.114926 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:15.165467 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:15.165926 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:15.165985 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:15.166014 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:15.166949 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.168012 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.169056 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.170064 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.170201 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:15.220265 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:15.221128 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:15.221957 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:15.222814 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:15.223625 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:15.223653 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:15.266947 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:15.770829 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:15.770896 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:15.770923 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:15.770947 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:15.771368 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:15.771417 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:15.771445 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:15.772785 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:15.822910 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:15.822967 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:15.826436 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:15.877105 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:15.877585 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:15.877634 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:15.877662 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:15.878585 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.879638 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.880649 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.881656 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:15.881788 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:15.931890 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:15.932755 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:15.933583 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:15.934433 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:15.935245 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:15.935272 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:15.978588 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:16.482666 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:16.482740 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:16.482767 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:16.482790 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:16.483213 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:16.483283 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:16.483312 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:16.484651 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:16.534735 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:16.534813 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:16.538308 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:16.588880 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:16.589339 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:16.589396 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:16.589424 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:16.590343 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:16.591400 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:16.592422 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:16.593432 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:16.593570 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:16.643665 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:16.644531 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:16.645359 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:16.646209 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:16.647022 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:16.647050 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:16.690256 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:17.134811 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    <timeout>
2023-04-25 08:41:17.134894 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:17.135317 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:17.135369 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:17.135396 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:17.138579 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:17.188634 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:17.188730 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:17.192232 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:17.196322 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:17.196350 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:17.196366 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:17.196379 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:17.196805 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:17.196857 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:17.196884 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:17.198209 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:17.242870 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:17.243291 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:17.243334 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:17.243360 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:17.244265 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.245289 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.246339 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.247355 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.247494 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:17.248297 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:17.248355 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:17.251865 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:17.297773 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:17.298615 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:17.299421 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:17.300223 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:17.301028 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:17.301063 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:17.343918 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:17.344811 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:17.345288 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:17.345337 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:17.345373 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:17.346322 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.347335 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.348345 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.349361 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:17.349510 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:17.399833 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:17.400676 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:17.401484 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:17.402280 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:17.403075 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:17.403103 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:17.446324 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:17.850103 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.850154 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.855376 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.855404 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.860614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.860637 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.863838 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:17.863858 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:17.863877 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:17.863900 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:17.864282 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:17.864311 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:17.864338 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:17.865645 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:17.915919 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:17.916024 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:17.919610 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:17.952568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.952618 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.957835 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.957855 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.963049 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.963068 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.968261 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:17.968281 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:17.968294 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:17.978934 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:17.989659 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:18.000466 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:18.012091 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:18.012538 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:18.012589 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:18.012624 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:18.013525 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.014536 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.015545 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.016571 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.016718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:18.067078 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:18.067925 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:18.068746 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:18.069558 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:18.070354 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:18.070382 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:18.113607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:18.416032 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:18.416105 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:18.416132 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:18.416154 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:18.416552 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:18.416600 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:18.416627 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:18.417964 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:18.468348 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:18.468428 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:18.471863 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:18.522532 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:18.522981 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:18.523045 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:18.523078 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:18.523992 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.525040 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.526074 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.527119 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.527265 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:18.577529 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:18.578366 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:18.579167 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:18.579976 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:18.580793 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:18.580825 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:18.624163 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:18.830910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:18.830970 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:18.836303 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:18.836327 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:18.839535 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:18.839559 DEBUG BF_PORT FSM :0: 12:2: 1e06=900mV/ 40mV
2023-04-25 08:41:18.839571 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 900
2023-04-25 08:41:18.839582 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:18.839958 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:18.839980 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:18.839999 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:18.841305 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:18.891511 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:18.891569 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:18.895118 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:18.945950 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:18.946397 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:18.946442 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:18.946469 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:18.947380 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.948408 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.949429 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.950433 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:18.950571 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:19.000656 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:19.001501 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:19.002297 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:19.003096 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:19.003897 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:19.003929 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:19.047272 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:19.130215 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.130274 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:19.135538 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.135561 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:19.140755 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.140789 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:19.145977 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.145998 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:19.146011 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:19.156670 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:19.167424 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:19.178171 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:19.394913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.394978 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:19.400270 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.400289 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:19.405485 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.405505 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:19.410707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.410730 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:19.410745 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:19.421405 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:19.432155 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:19.442913 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:19.553500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.553571 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:19.558891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:19.558912 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:19.562109 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:19.562127 DEBUG BF_PORT FSM :0: 12:2: 1e06=900mV/ 40mV
2023-04-25 08:41:19.562139 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 900
2023-04-25 08:41:19.562150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:19.562525 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:19.562546 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:19.562561 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:19.563852 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:19.614153 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:19.614212 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:19.617758 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:19.668543 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:19.668981 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:19.669026 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:19.669061 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:19.669984 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.671002 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.672015 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.673023 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.673161 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:19.723410 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:19.724261 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:19.725083 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:19.725902 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:19.726708 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:19.726741 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:19.770028 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:19.858079 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:19.858136 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:41:19.858161 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:19.858184 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:19.858598 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:19.858648 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:19.858675 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:19.860009 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:19.910360 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:19.910420 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:19.913940 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:19.964565 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:19.965015 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:19.965060 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:19.965087 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:19.965992 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.967007 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.968014 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.969020 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:19.969156 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:20.019450 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:20.020302 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:20.021130 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:20.021943 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:20.022743 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:20.022775 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:20.066049 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:20.275942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.276015 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.281344 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.281381 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.286627 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.286645 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.289839 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:20.289856 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:20.289868 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:20.289879 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:20.290262 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:20.290301 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:20.290327 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:20.291638 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:20.341859 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:20.341925 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:20.345505 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:20.396196 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:20.396685 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:20.396740 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:20.396769 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:20.397693 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:20.398748 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:20.399762 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:20.400788 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:20.400924 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:20.451254 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:20.452112 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:20.452982 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:20.453823 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:20.454615 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:20.454642 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:20.497945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:20.571921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.571967 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.577199 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.577223 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.582472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.582489 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.587688 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.587706 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:20.587718 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:20.598371 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:20.609114 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:20.619890 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:20.836650 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.836714 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:20.842010 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.842042 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:20.847275 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.847294 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:20.852478 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:20.852497 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:20.852510 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:20.863163 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:20.873963 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:20.884760 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:21.003942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.004022 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:21.009300 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.009322 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:21.014505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.014523 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:21.017721 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:21.017740 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:21.017752 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:21.017764 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:21.018143 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:21.018185 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:21.018251 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:21.019562 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:21.069815 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:21.069917 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:21.073478 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:21.101583 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.101620 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:21.106881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.106911 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:21.112154 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.112174 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:21.117359 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.117377 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:21.117390 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:21.128034 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:21.138772 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:21.149552 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:21.161218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:21.161682 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:21.161728 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:21.161756 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:21.162657 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.163662 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.164678 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.165685 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.165824 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:21.216207 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:21.217079 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:21.217888 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:21.218681 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:21.219471 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:21.219498 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:21.262790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:21.564888 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:21.564950 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  0mV
2023-04-25 08:41:21.564975 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:21.564997 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:21.565414 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:21.565462 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:21.565489 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:21.566824 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:21.617042 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:21.617121 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:21.620518 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:21.671337 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:21.671783 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:21.671831 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:21.671884 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:21.672787 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.673796 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.674800 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.675801 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.675938 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:21.726336 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:21.727182 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:21.727978 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:21.728783 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:21.729578 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:21.729606 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:21.772935 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:21.779151 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.779198 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:21.784515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.784534 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:21.789711 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:21.789729 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:21.792924 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:21.792941 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:21.792953 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:21.792964 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:21.793338 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:21.793360 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:21.793374 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:21.794665 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:21.844703 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:21.844759 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:21.848250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:21.899095 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:21.899548 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:21.899594 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:21.899622 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:21.900526 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.901539 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.902542 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.903543 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:21.903679 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:21.953939 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:21.954808 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:21.955615 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:21.956413 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:21.957219 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:21.957250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:22.000472 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:22.278976 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:22.279053 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:22.284334 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:22.284355 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:22.289559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:22.289579 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:22.294762 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:22.294781 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:22.294794 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:22.305443 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:22.316154 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:22.326917 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:22.742303 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:22.742373 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:22.742400 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:22.742422 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:22.742852 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:22.742901 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:22.742928 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:22.744271 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:22.794638 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:22.794723 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:22.798251 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:22.849143 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:22.849615 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:22.849665 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:22.849693 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:22.850615 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:22.851646 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:22.852681 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:22.853693 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:22.853831 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:22.907982 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:22.908041 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:22.911305 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:22.911327 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-25 08:41:22.911339 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-25 08:41:22.911351 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:22.911724 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:22.912506 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:22.913274 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:22.914032 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:22.914791 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:22.914805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:22.914830 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:22.914849 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:22.914863 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:22.916154 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:22.959399 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:22.966364 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:22.966426 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:22.969970 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:23.020737 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:23.021246 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:23.021302 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:23.021332 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:23.022306 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.023323 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.024307 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.025368 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.025501 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:23.075703 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:23.076591 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:23.077407 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:23.078237 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:23.079042 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:23.079071 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:23.122241 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:23.465611 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.465686 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.471024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.471060 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.476324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.476342 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.481529 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.481548 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.481561 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:23.492202 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:23.502948 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:23.513725 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:23.730652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.730705 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:23.735966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.735994 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:23.741252 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.741272 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:23.746463 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.746482 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:23.746494 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:23.757087 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:23.767796 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:23.778576 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:23.828844 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.828914 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.834264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.834303 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.839552 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:23.839591 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:23.842794 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:23.842813 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:23.842825 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:23.842836 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:23.843215 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:23.843255 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:23.843270 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:23.844566 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:23.894884 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:23.894942 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:23.898443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:23.949024 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:23.949490 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:23.949539 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:23.949566 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:23.950477 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.951508 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.952531 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.953550 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:23.953688 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:24.003816 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:24.004684 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.005492 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.006288 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:24.007088 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.007121 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:24.050315 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:24.194202 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:24.194270 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:41:24.194296 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:24.194318 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:24.194738 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:24.194786 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:24.194814 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:24.196152 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:24.246244 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:24.246311 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:24.249744 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:24.300291 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:24.300742 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:24.300804 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:24.300831 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:24.301744 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:24.302804 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:24.303849 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:24.304859 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:24.305001 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:24.355332 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:24.356203 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.357047 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.357896 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.358703 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:24.358732 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:24.401933 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:24.907785 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:24.907845 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:24.913169 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:24.913207 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:24.918451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:24.918470 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:24.923656 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:24.923679 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:24.923693 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:24.934319 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:24.945025 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:24.955803 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:25.172481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:25.172553 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:25.177861 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:25.177892 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:25.183138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:25.183156 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:25.188354 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:25.188372 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:25.188392 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:25.199006 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:25.209759 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:25.220540 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:25.635872 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:25.635938 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:41:25.635962 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:25.635982 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:25.636856 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:25.636903 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:25.636928 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:25.638252 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:25.688430 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:25.688486 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:25.692013 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:25.742745 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:25.743218 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:25.743283 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:25.743312 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:25.744228 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:25.745283 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:25.746294 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:25.747297 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:25.747435 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:25.797602 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:25.798468 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:25.799289 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:25.800137 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:25.800954 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:25.800988 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:25.844229 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:26.350288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.350349 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:26.355599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.355626 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:26.360815 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.360834 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:26.366029 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.366047 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:26.366060 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:26.376700 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:26.387472 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:26.398227 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:26.614891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.614941 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:26.620170 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.620195 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:26.625409 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.625427 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:26.636112 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.636156 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:26.636176 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:26.646902 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:26.657651 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:26.668431 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:26.885299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.885373 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:26.890654 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.890674 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:26.895848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.895868 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:26.901052 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:26.901071 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:26.901085 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:26.911744 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:26.922466 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:26.933220 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:27.150063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:27.150163 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:27.155490 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:27.155528 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:27.160754 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:27.160773 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:27.165985 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:27.166005 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:27.166017 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:27.166039 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:27.166054 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:27.166070 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:27.166516 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:27.167065 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:27.167613 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:27.168159 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:27.168282 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:27.268509 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.368832 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.469198 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.569603 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.669988 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.770201 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.870466 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:27.970840 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.071174 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.171476 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.271618 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.371755 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.472001 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.572186 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.672373 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.772595 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.872950 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:28.973196 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:29.073448 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:29.173672 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:29.173745 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:29.173770 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:29.174165 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:29.174208 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:29.174235 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:29.175586 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:29.225835 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:29.225893 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:29.229410 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:29.280067 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:29.280521 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:29.280578 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:29.280633 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:29.281563 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:29.282620 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:29.283633 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:29.284637 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:29.284780 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:29.334853 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:29.335718 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:29.336550 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:29.337419 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:29.338235 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:29.338268 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:29.381537 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:29.887445 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:29.887499 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:29.892771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:29.892799 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:29.898041 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:29.898066 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:29.903261 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:29.903281 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:29.903293 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:29.913944 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:29.924688 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:29.935438 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:30.152230 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:30.152291 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:30.157542 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:30.157568 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:30.162803 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:30.162821 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:30.168024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:30.168041 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:30.168053 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:30.178700 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:30.189464 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:30.200241 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:30.615530 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:30.615595 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:41:30.615620 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:30.615639 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:30.621784 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:30.621823 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:30.624057 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:30.624083 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:41:30.624103 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:41:30.624122 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:30.624145 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:30.624173 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:30.624196 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:30.625545 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:30.625936 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:30.625956 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:30.625971 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:30.627256 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:30.675776 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:30.675832 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:30.679308 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:30.679730 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:30.679776 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:30.683296 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:30.730166 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:30.730600 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:30.730644 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:30.730676 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:30.731580 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.732587 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.733599 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.734603 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.734742 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:30.735604 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:30.736034 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:30.736076 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:30.736102 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:30.736998 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.738007 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.739011 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.740015 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:30.740153 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:30.785100 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:30.785929 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:30.786726 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:30.787517 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:30.788306 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:30.788333 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:30.831626 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:30.832099 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:30.832926 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:30.833730 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:30.834521 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:30.835313 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:30.835341 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:30.878647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:31.337597 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.337695 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.342971 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.342991 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.348175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.348193 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.353381 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.353399 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.353411 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:31.364061 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:31.374844 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:31.385633 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:31.402596 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.402666 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.407984 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.408003 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.413192 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.413213 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.418393 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.418411 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:31.418424 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 08:41:31.429010 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 08:41:31.439780 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-25 08:41:31.450562 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 08:41:31.602584 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.602655 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:31.607931 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.607983 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:31.613174 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.613194 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:31.618378 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.618397 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:31.618410 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:31.629011 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:31.639777 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:31.650577 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:31.867188 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.867260 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:31.872552 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.872573 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:31.877769 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.877798 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:31.882985 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.883007 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:31.883020 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:31.893671 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:31.904466 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:31.915258 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:31.932229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.932299 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:31.937618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:31.937639 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:31.939822 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:31.939839 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 19mV
2023-04-25 08:41:31.939850 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:31.939862 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:31.940234 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:31.940271 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:31.940287 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:31.941582 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:31.991942 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:31.992011 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:31.995522 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:32.046161 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:32.046637 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:32.046695 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:32.046724 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:32.047649 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.048737 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.049763 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.050769 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.050907 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:32.101201 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:32.102064 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:32.102897 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.103758 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:32.104578 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.104611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:32.147885 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:32.354582 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:32.354648 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:32.359891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:32.359911 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:32.365094 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:32.365112 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:32.367294 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:32.367310 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/  0mV
2023-04-25 08:41:32.367321 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-25 08:41:32.367332 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:32.367714 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:32.367753 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:32.367780 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:32.369099 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:32.419366 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:32.419421 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:32.422911 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:32.473729 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:32.474187 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:32.474233 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:32.474260 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:32.475189 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.476239 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.477273 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.478306 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.478445 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:32.528546 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:32.529408 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:32.530228 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:32.531088 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.531914 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.531943 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:32.575328 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:32.653793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:32.653840 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:32.659086 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:32.659111 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:32.661314 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:32.661337 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:32.661352 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:32.661368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:32.661746 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:32.661773 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:32.661791 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:32.663094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:32.713326 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:32.713384 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:32.716976 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:32.767533 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:32.767992 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:32.768051 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:32.768079 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:32.769025 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.770096 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.771122 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.772126 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:32.772264 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:32.822646 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:32.823511 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.824353 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.825224 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:32.826029 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:32.826057 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:32.869275 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:33.081233 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.081327 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:33.086628 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.086663 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:33.091887 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.091922 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:33.097111 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.097132 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:33.097146 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:33.107792 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:33.118549 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:33.129319 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:33.345990 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.346037 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:33.351255 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.351279 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:33.356499 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.356520 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:33.361725 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.361744 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:33.361757 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:33.372372 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:33.383119 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:33.393897 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:33.410829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.410878 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:33.416119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.416146 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:33.418356 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:33.418381 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:33.418397 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:33.418412 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:33.418792 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:33.418822 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:33.418840 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:33.420148 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:33.470406 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:33.470472 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:33.474018 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:33.524632 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:33.525054 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:33.525097 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:33.525125 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:33.526028 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:33.527050 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:33.528069 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:33.529083 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:33.529242 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:33.579344 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:33.580195 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:33.581011 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:33.581822 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:33.582620 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:33.582649 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:33.625996 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:33.632200 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.632233 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:33.637465 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.637491 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:33.642709 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.642727 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:33.647907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.647926 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:33.647940 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:33.658581 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:33.669361 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:33.680146 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:33.896696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.896748 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:33.902013 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.902041 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:33.907274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.907296 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:33.912505 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:33.912527 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:33.912539 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:33.912557 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:33.912571 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:33.912585 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:33.913028 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:33.913583 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:33.914134 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:33.914685 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:33.914812 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:34.014922 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.115256 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.132220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:34.132269 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:34.137576 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:34.137597 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:34.142786 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:34.142805 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:34.146001 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:34.146019 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:34.146031 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:34.146042 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:34.146413 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:34.146436 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:34.146450 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:34.147744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:34.197833 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:34.197889 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:34.201362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:34.215595 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.252027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:34.252486 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:34.252531 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:34.252564 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:34.253482 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:34.254492 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:34.255501 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:34.256510 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:34.256657 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:34.306929 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:34.307756 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:34.308564 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:34.309366 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:41:34.310165 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:34.310195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:34.353487 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:34.353975 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.454131 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.554312 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.654767 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.755226 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.855657 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:34.955878 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.060219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:35.060270 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:35.063488 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:35.063511 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-25 08:41:35.063524 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-25 08:41:35.063537 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:35.063918 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.063942 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:35.063961 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:35.063977 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:35.065275 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:35.115461 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:35.115531 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:35.119024 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:35.164135 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.169626 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:35.170044 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:35.170085 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:35.170112 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:35.171012 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.172028 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.173053 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.174095 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.174238 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:35.224348 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:35.225212 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:35.226016 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:35.226816 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:35.227618 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:35.227648 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:35.270931 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:35.271398 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.371486 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.471749 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.571884 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.672074 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.776919 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:35.776962 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:35.782257 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:35.782289 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:35.787521 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:35.787540 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:35.790734 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:35.790752 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:35.790764 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:35.790775 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:35.791153 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.791174 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:35.791191 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:35.791205 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:35.792503 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:35.842880 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:35.842936 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:35.846430 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:35.891513 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.896980 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:35.897396 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:35.897438 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:35.897465 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:35.898365 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.899376 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.900382 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.901410 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:35.901545 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:35.951608 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:35.952462 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:35.953294 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:35.954096 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:35.954894 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:35.954923 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:35.998212 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:35.998697 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:35.998743 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:35.998768 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:35.999184 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:35.999234 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:35.999278 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:36.000644 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:36.050939 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:36.051003 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:36.054535 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:36.105171 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:36.105604 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:36.105649 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:36.105677 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:36.106578 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:36.107589 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:36.108628 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:36.109646 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:36.109789 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:36.159925 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:36.160784 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:36.161594 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:36.162395 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:36.163195 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:36.163225 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:36.206500 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:36.712686 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.712764 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:36.718942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.718967 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:36.724156 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.724175 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:36.729363 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.729383 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:36.729395 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:36.740041 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:36.750819 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:36.761614 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:36.905114 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.905184 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:36.908474 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:36.908511 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-25 08:41:36.908555 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-25 08:41:36.908578 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:36.908990 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:36.909013 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:36.909028 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:36.910320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:36.960664 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:36.960721 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:36.964244 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:36.978472 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.978515 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:36.983834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.983869 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:36.989122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.989141 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:36.994324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:36.994343 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:36.994357 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:37.004965 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:37.015713 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:37.026491 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:37.038113 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:37.038561 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:37.038608 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:37.038637 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:37.039539 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:37.040567 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:37.041585 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:37.042596 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:37.042739 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:37.093012 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:37.093847 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:37.094651 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:37.095448 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:37.096247 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:37.096277 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:37.139551 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:37.243022 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.243075 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:37.248313 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.248334 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:37.253548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.253568 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:37.258808 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.258840 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:37.258856 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:37.269492 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:37.280270 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:37.291049 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:37.507922 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.507994 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:37.513295 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.513318 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:37.518496 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.518515 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:37.523690 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:37.523708 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:37.523720 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:37.523739 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:37.523753 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:37.523767 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:37.524212 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:37.524767 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:37.525336 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:37.525885 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:37.526010 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:37.626382 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:37.726721 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:37.826868 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:37.927010 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.027474 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.127981 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.228337 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.328836 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.429220 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.529423 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.629861 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.730205 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.830601 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:38.930968 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.031160 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.131438 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.231674 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.331868 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.432139 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.532454 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:39.532543 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:39.532570 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:39.532989 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:39.533038 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:39.533065 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:39.534421 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:39.584494 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:39.584616 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:39.588012 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:39.638903 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:39.639324 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:39.639361 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:39.639396 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:39.640317 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:39.641341 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:39.642363 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:39.643380 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:39.643520 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:39.693622 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:39.694465 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:39.695273 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:39.696073 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:39.696876 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:39.696912 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:39.739814 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:40.245735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.245795 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:40.251135 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.251168 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:40.256457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.256493 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:40.261701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.261720 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:40.261733 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:40.272319 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:40.282958 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:40.293587 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:40.510122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.510189 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:40.515503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.515537 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:40.520819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.520840 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:40.526033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.526053 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:40.526066 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:40.536764 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:40.547477 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:40.558221 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:40.775107 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.775157 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:40.780427 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.780468 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:40.785735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.785757 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:40.790960 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:40.790981 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:40.790994 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:40.801619 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:40.812289 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:40.822943 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:41.039632 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:41.039715 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:41.045060 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:41.045104 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:41.050348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:41.050369 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:41.055563 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:41.055583 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:41.055595 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:41.055615 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:41.055629 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:41.055643 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:41.056089 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:41.056640 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:41.057193 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:41.057741 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:41.057866 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:41.158136 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.258352 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.358797 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.458941 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.559284 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.659519 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.759979 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.860427 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.866648 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:41.866684 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:41.868906 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:41.868934 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:41:41.868959 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:41:41.868983 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:41.869383 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:41.869434 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:41.869482 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:41.870829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:41.920944 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:41.921018 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:41.924588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:41.960548 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:41.975201 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:41.975652 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:41.975706 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:41.975751 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:41.976683 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:41.977710 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:41.978764 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:41.979785 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:41.979935 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:42.030287 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:42.031149 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:42.031966 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:42.032786 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:42.033601 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:42.033637 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:42.076941 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:42.077435 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.177587 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.277903 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.378187 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.478372 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.582912 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:42.582980 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:42.588334 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:42.588378 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:42.591680 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:42.591702 DEBUG BF_PORT FSM :0: 12:2: 1e06=900mV/ 40mV
2023-04-25 08:41:42.591721 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 900
2023-04-25 08:41:42.591744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:42.592138 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.592167 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:42.592198 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:42.592224 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:42.593534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:42.643741 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:42.643807 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:42.647368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:42.692429 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.697954 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:42.698382 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:42.698433 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:42.698488 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:42.699419 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:42.700462 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:42.701490 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:42.702513 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:42.702664 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:42.752717 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:42.753592 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:42.754438 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:42.755307 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:42.756127 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:42.756164 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:42.799404 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:42.799896 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:42.899998 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:43.000415 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:43.100667 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:43.100726 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:43.100763 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:43.101209 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:43.101267 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:43.101319 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:43.102689 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:43.153041 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:43.153107 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:43.156602 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:43.207411 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:43.207854 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:43.207906 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:43.207950 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:43.208893 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:43.209919 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:43.210936 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:43.211955 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:43.212105 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:43.262479 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:43.263326 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:43.264138 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:43.264955 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:43.265769 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:43.265805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:43.309132 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:43.815206 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:43.815265 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:43.820632 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:43.820669 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:43.825913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:43.825931 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:43.831125 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:43.831144 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:43.831158 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:43.841737 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:43.852348 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:43.862985 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:44.079670 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.079736 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:44.085065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.085085 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:44.090320 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.090339 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:44.095568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.095587 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:44.095599 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:44.106180 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:44.116814 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:44.127468 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:44.343978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.344031 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:44.349407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.349426 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:44.354614 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.354633 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:44.359824 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:44.359842 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:44.359855 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:44.370518 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:44.381296 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:44.392107 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:44.807346 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:44.807417 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  0mV
2023-04-25 08:41:44.807444 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:44.807467 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:44.808337 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:44.808405 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:44.808439 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:44.809779 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:44.860189 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:44.860248 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:44.863699 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:44.914366 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:44.914803 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:44.914846 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:44.914873 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:44.915778 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:44.916793 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:44.917809 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:44.918818 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:44.918957 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:44.969342 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:44.970181 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:44.970980 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:44.971776 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:44.972577 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:44.972612 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:45.015875 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:45.521843 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:45.521903 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:45.527256 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:45.527292 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:45.532552 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:45.532573 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:45.537760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:45.537780 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:45.537793 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:45.548433 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:45.559165 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:45.569954 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:45.985204 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:45.985275 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:45.985301 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:45.985323 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:45.985744 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:45.985791 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:45.985818 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:45.987154 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:46.037200 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:46.037289 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:46.040878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:46.091788 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:46.092240 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:46.092291 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:46.092329 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:46.093262 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.094303 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.095315 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.096322 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.096464 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:46.146644 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:46.147528 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.148345 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:46.149181 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.149997 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.150028 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:46.192851 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:46.696910 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:46.696982 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:46.697009 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:46.697031 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:46.697453 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:46.697501 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:46.697528 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:46.698866 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:46.748933 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:46.748999 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:46.752432 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:46.803260 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:46.803699 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:46.803743 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:46.803771 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:46.804693 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.805715 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.806728 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.807736 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:46.807877 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:46.858022 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:46.858856 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.859655 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.860470 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.861287 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:46.861414 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:46.904668 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:47.410892 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:47.410974 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:47.416332 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:47.416354 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:47.421558 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:47.421578 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:47.426771 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:47.426790 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:47.426803 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:47.437391 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:47.448036 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:47.458676 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:47.874215 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:47.874293 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:41:47.874322 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:47.874344 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:47.875199 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:47.875246 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:47.875274 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:47.876636 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:47.926771 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:47.926837 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:47.930332 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:47.980887 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:47.981306 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:47.981345 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:47.981371 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:47.982283 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:47.983341 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:47.984368 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:47.985419 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:47.985565 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:48.035716 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:48.036577 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:48.037395 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:48.038208 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:48.039029 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:48.039060 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:48.081944 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:48.588173 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.588227 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:48.593591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.593629 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:48.598853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.598873 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:48.604091 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.604111 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:48.604125 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:48.614726 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:48.625336 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:48.635980 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:48.690124 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.690171 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:48.692434 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:48.692471 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:41:48.692494 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:41:48.692517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:48.692919 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:48.692944 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:48.699683 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:48.701014 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:48.751120 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:48.751184 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:48.754714 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:48.805571 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:48.805996 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:48.806040 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:48.806069 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:48.806975 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:48.807999 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:48.809018 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:48.810040 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:48.810194 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:48.852647 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.852685 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:48.857965 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.857992 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:48.863224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.863243 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:48.868426 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:48.868444 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:48.868457 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:48.879039 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:48.889763 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:48.900546 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:48.911746 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:48.912629 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:48.913439 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:48.914232 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:48.915022 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:48.915049 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:48.958005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:49.117324 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.117405 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:49.122700 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.122721 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:49.127911 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.127929 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:49.133108 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.133128 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:49.133142 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:49.143785 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:49.154543 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:49.165336 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:49.382226 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.382289 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:49.387630 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.387651 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:49.392819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.392839 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:49.398036 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:49.398056 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:49.398067 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:49.398086 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:49.398100 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:49.398114 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:49.398556 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:49.399108 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:49.399660 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:49.400209 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:49.400334 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:49.500524 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:49.600987 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:49.701369 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:49.801738 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:49.902142 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.002563 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.102761 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.203175 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.303345 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.403731 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.503857 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.604282 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.704739 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.804999 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:50.905424 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:51.005638 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:51.105903 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:51.206301 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:51.306733 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:51.407053 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:51.407105 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:51.407131 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:51.407529 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:51.407575 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:51.407603 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:51.408963 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:51.459062 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:51.459126 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:51.462569 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:51.513432 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:51.513849 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:51.513888 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:51.513916 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:51.514822 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:51.515850 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:51.516866 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:51.517884 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:51.518026 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:51.568192 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:51.569037 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:51.569850 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:51.570654 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:51.571451 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:51.571480 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:51.614320 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:52.118282 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:52.118334 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:52.118376 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:52.118397 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:52.118793 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:52.118832 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:52.118859 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:52.120197 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:52.170248 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:52.170307 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:52.173748 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:52.224467 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:52.224889 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:52.224934 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:52.224961 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:52.225866 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:52.226891 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:52.227905 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:52.228922 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:52.229068 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:52.279274 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:52.280114 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:52.280923 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:52.281735 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:52.282539 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:52.282568 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:52.325410 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:52.831251 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:52.831328 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:52.836656 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:52.836678 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:52.841849 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:52.841869 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:52.847067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:52.847090 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:52.847103 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:52.857743 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:52.868529 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:52.879322 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:53.095841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.095917 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:53.101197 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.101220 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:53.106403 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.106422 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:53.111617 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.111635 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:53.111648 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:53.122272 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:53.132997 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:53.143751 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:53.360509 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.360580 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:53.365847 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.365869 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:53.371067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.371087 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:53.376276 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.376295 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:53.376307 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:53.386952 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:53.397724 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:53.408513 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:53.625224 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.625294 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:53.630607 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.630628 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:53.635823 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.635844 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:53.641056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.641076 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:53.641087 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:53.641106 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:53.641120 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:53.641134 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:53.641588 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:53.642144 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:53.642698 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:53.643250 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:53.643376 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:53.649364 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:53.649385 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:53.651597 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:53.651612 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:41:53.651624 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:41:53.651635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:53.652011 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:53.652047 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:53.652073 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:53.653388 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:53.703652 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:53.703710 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:53.707250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:53.743427 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:53.758041 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:53.758483 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:53.758530 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:53.758557 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:53.759459 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:53.760489 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:53.761510 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:53.762522 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:53.762691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:53.812999 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:53.813829 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:53.814638 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:53.815458 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:53.816261 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:53.816291 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:53.859574 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:53.860039 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:53.960410 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.060908 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.161052 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.261214 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.365797 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:54.365860 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:54.371119 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:54.371141 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:54.376328 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:54.376347 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:54.379545 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:54.379564 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:41:54.379576 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:41:54.379587 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:54.379977 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.380019 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:54.380060 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:54.380103 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:54.381458 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:54.431681 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:54.431755 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:54.435237 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:54.480161 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.486068 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:54.486504 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:54.486547 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:54.486575 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:54.487476 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:54.488508 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:54.489524 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:54.490539 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:54.490681 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:54.540949 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:54.541803 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:54.542615 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:54.543447 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:41:54.544246 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:54.544273 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:54.587541 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:54.588024 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.688156 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.788332 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.888615 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:54.989004 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.093466 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:55.093537 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:55.098926 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:55.098967 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:55.101190 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:55.101215 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:55.101228 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:55.101239 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:55.101618 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.101639 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:55.101658 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:55.101672 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:55.102966 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:55.153265 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:55.153325 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:55.156855 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:55.202000 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.207515 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:55.207930 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:55.207969 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:55.207996 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:55.208903 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.209934 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.210945 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.211952 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.212092 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:55.262499 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:55.263342 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:55.264156 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:55.264965 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:55.265772 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:55.265802 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:55.308637 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:55.309067 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.409383 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.509737 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.610175 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.710498 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:55.710582 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:55.710610 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:55.711010 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:55.711053 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:55.711080 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:55.712467 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:55.762551 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:55.762613 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:55.766068 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:55.814864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:55.814911 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:55.820237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:55.820257 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:55.822444 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:41:55.822463 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:41:55.822474 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:41:55.822485 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:55.823291 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:55.823311 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:55.823328 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:41:55.823341 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:55.824638 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:55.825016 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:55.825037 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:55.825051 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:55.825921 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.826899 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.827872 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.828850 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.828977 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:55.874777 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:55.874836 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:41:55.878326 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:55.879132 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:55.879964 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:55.880930 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:55.881746 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:55.882553 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:55.882582 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:55.925412 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:55.929007 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:55.929442 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:55.929481 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:41:55.929508 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:41:55.930411 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.931427 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.932437 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.933456 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:55.933596 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:55.983837 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:55.984715 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:55.985542 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:55.986344 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:41:55.987147 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:55.987181 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:56.030290 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:56.431307 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.431383 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:41:56.436749 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.436786 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:41:56.442024 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.442043 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:41:56.447241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.447265 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:41:56.447284 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:56.457873 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:56.468529 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:56.479184 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:56.695652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.695727 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:41:56.701037 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.701060 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:41:56.706269 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.706289 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:41:56.711494 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.711514 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:41:56.711526 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:56.722121 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:56.732739 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:56.743406 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:56.959946 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.960023 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:41:56.965334 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.965360 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:41:56.970552 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.970574 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:41:56.975770 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:56.975791 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:41:56.975812 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:41:56.986481 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:41:56.997283 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:41:57.008092 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:41:57.224842 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:57.224941 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:41:57.230267 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:57.230294 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:41:57.235502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:57.235527 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:41:57.240732 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:41:57.240757 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:41:57.240776 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:41:57.240811 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:41:57.240835 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:41:57.240861 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:41:57.241319 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:57.241880 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:57.242437 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:57.242991 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:41:57.243121 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:41:57.343517 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:57.443749 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:57.544056 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:57.644176 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:57.744423 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:57.844623 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:57.944849 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.045283 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.145463 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.245593 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.346000 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.446321 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.546561 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.646750 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.747192 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.847344 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:58.947442 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:59.047799 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:59.148030 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:59.248290 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:41:59.248349 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:41:59.248375 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:59.248806 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:59.248859 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:59.248887 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:59.250236 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:41:59.300427 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:59.300506 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:41:59.304019 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:41:59.354743 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:41:59.355198 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:41:59.355243 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:41:59.355271 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:59.356173 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:59.357185 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:59.358196 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:59.359197 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:41:59.359334 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:41:59.409580 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:41:59.410453 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:59.411261 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:41:59.412057 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:59.412858 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:41:59.412893 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:41:59.456136 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:41:59.960139 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:41:59.960196 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:41:59.960222 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:41:59.960244 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:41:59.960648 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:41:59.960701 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:41:59.960728 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:41:59.962066 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:00.012330 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:00.012406 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:00.015834 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:00.066335 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:00.066754 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:00.066795 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:00.066822 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:00.067722 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.068736 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.069756 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.070769 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.070912 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:00.121239 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:00.122073 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:00.122879 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:00.123675 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:00.124473 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:00.124507 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:00.167807 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:00.666553 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.666593 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:00.668799 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:00.668823 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:00.668838 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:00.668851 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:00.674855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.674879 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:00.680078 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.680097 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:00.685279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.685298 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:00.690479 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.690497 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:00.690510 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:00.701117 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:00.711898 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:00.722700 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:00.733512 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:00.733594 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:00.733624 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:00.734969 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:00.785237 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:00.785295 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:00.788844 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:00.839627 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:00.840064 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:00.840106 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:00.840134 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:00.841059 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.842079 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.843093 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.844105 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:00.844247 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:00.894499 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:00.895338 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:00.896146 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:00.896952 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:00.897760 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:00.897790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:00.941063 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:00.947244 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.947277 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:00.952508 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.952533 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:00.957766 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.957785 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:00.962973 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:00.962991 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:00.963016 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:00.973674 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:00.984440 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:00.995226 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:01.410438 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:01.410507 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:42:01.410532 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:01.410552 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:01.410965 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:01.411011 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:01.411036 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:01.412367 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:01.447178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:01.447229 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:01.452557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:01.452579 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:01.454763 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:01.454779 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:01.454791 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:01.454802 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:01.455173 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:01.455194 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:01.455209 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:01.456500 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:01.462618 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:01.462672 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:01.466065 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:01.506567 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:01.506626 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:01.510102 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:01.516744 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:01.517148 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:01.517182 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:01.517204 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:01.518093 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.519094 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.520092 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.521096 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.521235 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:01.560934 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:01.561349 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:01.561391 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:01.561417 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:01.562312 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.563327 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.564338 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.565353 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:01.565523 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:01.571328 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:01.572124 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:01.572902 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:01.573680 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:01.574453 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:01.574472 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:01.617735 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:01.618199 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:01.619031 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:01.619839 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:01.620646 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:01.621450 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:01.621481 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:01.664807 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:02.123947 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.124019 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.129375 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.129414 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.134668 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.134687 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.139853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.139872 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.139886 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:02.150539 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:02.161278 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:02.172064 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:02.188988 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.189062 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.192303 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:02.192339 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-25 08:42:02.192376 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-25 08:42:02.192400 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:02.192782 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:02.192812 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:02.192832 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:02.194139 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:02.244177 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:02.244235 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:02.247820 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:02.298644 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:02.299111 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:02.299163 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:02.299191 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:02.300121 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.301165 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.302188 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.303226 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.303372 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:02.353572 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:02.354432 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:02.355271 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:02.356119 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:02.356966 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:02.357006 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:02.400310 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:02.406549 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.406595 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:02.411881 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.411900 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:02.417086 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.417104 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:02.422288 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.422306 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:02.422318 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:02.432926 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:02.443687 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:02.454432 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:02.869495 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:02.869567 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:42:02.869594 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:02.869617 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:02.870037 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:02.870084 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:02.870112 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:02.871456 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:02.906385 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.906416 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.911638 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.911661 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.916882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:02.916901 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:02.920112 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:02.920127 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:02.920139 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:02.920149 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:02.920519 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:02.920546 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:02.920561 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:02.921850 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:02.922230 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:02.922263 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:02.925636 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:02.972140 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:02.972200 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:02.975729 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:02.976630 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:02.977063 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:02.977105 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:02.977132 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:02.978031 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.979035 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.980037 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.981041 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:02.981166 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:03.026529 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:03.026985 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:03.027028 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:03.027055 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:03.027949 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:03.028962 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:03.029973 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:03.030978 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:03.031115 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:03.031532 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:03.032351 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:03.033168 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:03.033967 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:03.034759 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:03.034786 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:03.078076 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:03.081208 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:03.082042 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:03.082838 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:03.083629 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:03.084422 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:03.084455 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:03.127689 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:03.584185 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.584227 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:03.589452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.589473 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:03.594671 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.594690 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:03.599850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.599868 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:03.599881 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:03.610492 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:03.621218 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:03.632001 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:03.848714 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.848768 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:03.854051 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.854079 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:03.859329 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.859347 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:03.864557 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:03.864575 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:03.864589 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:03.875219 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:03.885948 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:03.896772 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:04.113457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.113517 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:04.118766 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.118793 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:04.124025 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.124042 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:04.129258 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.129276 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:04.129289 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:04.139901 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:04.150623 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:04.161380 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:04.378037 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.378092 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:04.383341 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.383367 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:04.388636 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.388669 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:04.393829 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:04.393848 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:04.393860 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:04.393879 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:04.393893 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:04.393907 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:04.394349 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:04.394897 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:04.395442 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:04.395987 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:04.396109 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:04.496310 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:04.596789 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:04.697137 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:04.797441 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:04.897850 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:04.998249 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.098391 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.198587 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.298718 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.398877 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.499012 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.599101 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.699265 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.799580 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:05.899834 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:06.000124 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:06.100519 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:06.200933 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:06.301328 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:06.401667 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:06.401724 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:06.401749 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:06.402163 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:06.402213 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:06.402246 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:06.403594 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:06.453677 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:06.453734 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:06.457229 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:06.507782 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:06.508214 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:06.508258 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:06.508287 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:06.509191 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:06.510217 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:06.511237 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:06.512239 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:06.512377 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:06.562477 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:06.563389 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:06.564211 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:06.565036 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:06.565851 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:06.565881 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:06.609018 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:07.115014 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:07.115092 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:07.120343 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:07.120365 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:07.125559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:07.125578 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:07.130765 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:07.130784 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:07.130797 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:07.141425 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:07.152197 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:07.163032 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:07.578094 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:07.578164 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:42:07.578192 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:07.578215 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:07.578615 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:07.578658 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:07.578685 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:07.580030 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:07.618546 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:07.618593 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:07.620821 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:07.620839 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:07.620851 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:07.620861 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:07.621232 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:07.621252 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:07.621266 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:07.622561 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:07.630281 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:07.630314 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:07.633762 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:07.672654 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:07.672715 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:07.676202 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:07.684334 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:07.684759 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:07.684806 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:07.684829 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:07.685722 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.686727 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.687723 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.688726 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.688865 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:07.726821 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:07.727241 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:07.727287 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:07.727314 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:07.728213 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.729244 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.730267 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.731279 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:07.731420 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:07.739066 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:07.739885 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:07.740668 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:07.741470 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:07.742249 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:07.742268 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:07.785098 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:07.785524 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:07.786335 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:07.787136 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:07.787936 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:07.788740 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:07.788774 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:07.831581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:08.291102 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.291179 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:08.296429 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.296450 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:08.301644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.301663 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:08.306846 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.306864 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:08.306877 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:08.317484 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:08.328110 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:08.338747 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:08.355547 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.355592 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:08.360938 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.360958 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:08.363146 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:08.363162 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:08.363173 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:08.363184 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:08.363554 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:08.363576 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:08.363590 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:08.364889 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:08.415145 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:08.415205 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:08.418615 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:08.469369 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:08.469786 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:08.469825 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:08.469851 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:08.470767 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:08.471804 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:08.472851 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:08.473889 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:08.474032 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:08.524301 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:08.525198 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:08.526021 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:08.526845 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:08.527653 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:08.527684 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:08.570551 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:08.576757 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.576808 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:08.582127 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.582147 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:08.587348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.587368 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:08.592571 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:08.592597 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:08.592614 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:08.603196 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:08.613825 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:08.624464 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:09.039994 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:09.040069 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  9mV
2023-04-25 08:42:09.040096 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:09.040118 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:09.040518 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:09.040572 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:09.040605 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:09.041958 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:09.092296 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:09.092368 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:09.095892 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:09.146691 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:09.147110 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:09.147152 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:09.147178 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:09.148086 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:09.149123 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:09.150147 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:09.151157 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:09.151310 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:09.201613 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:09.202460 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:09.203272 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:09.204097 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:09.204910 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:09.204947 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:09.247797 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:09.753945 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:09.754023 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:09.759255 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:09.759274 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:09.764454 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:09.764472 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:09.769650 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:09.769668 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:09.769681 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:09.780312 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:09.791077 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:09.801881 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:10.018562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.018644 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:10.023975 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.023998 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:10.029227 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.029248 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:10.034474 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.034494 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:10.034506 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:10.045117 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:10.055759 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:10.066415 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:10.283002 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.283077 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:10.288366 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.288407 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:10.293620 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.293641 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:10.298848 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.298868 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:10.298882 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:10.309479 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:10.320100 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:10.330744 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:10.547487 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.547533 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:10.552809 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.552837 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:10.558089 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.558108 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:10.563325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:10.563344 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:10.563356 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:10.563374 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:10.563388 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:10.567160 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:10.567631 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:10.568185 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:10.568739 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:10.569293 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:10.569422 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:10.669628 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:10.770011 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:10.870117 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:10.970307 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.070527 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.170686 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.270762 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.371141 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.471584 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.571960 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.672263 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.772611 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.872952 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:11.973213 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.073386 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.173547 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.273626 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.373786 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.474167 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.574607 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:12.574660 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:12.574684 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:12.575084 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:12.575130 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:12.575162 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:12.576527 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:12.626858 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:12.626919 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:12.630412 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:12.681136 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:12.681552 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:12.681593 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:12.681621 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:12.682529 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:12.683550 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:12.684583 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:12.685588 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:12.685722 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:12.736042 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:12.736884 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:12.737698 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:12.738503 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:12.739303 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:12.739331 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:12.782178 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:13.288194 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.288256 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:13.293592 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.293642 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:13.298851 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.298871 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:13.304068 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.304088 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:13.304102 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:13.314705 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:13.325332 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:13.335968 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:13.552471 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.552535 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:13.557839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.557860 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:13.563071 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.563091 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:13.568299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.568318 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:13.568332 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:13.578960 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:13.589607 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:13.600249 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:13.816693 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.816753 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:13.822115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.822136 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:13.827336 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.827355 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:13.832561 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:13.832581 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:13.832595 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:13.843191 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:13.853867 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:13.864514 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:14.279709 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:14.279790 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  0mV
2023-04-25 08:42:14.279818 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:14.279840 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:14.280696 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:14.280749 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:14.280776 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:14.282126 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:14.332345 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:14.332425 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:14.335931 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:14.386478 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:14.386919 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:14.386961 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:14.386989 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:14.387902 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:14.388964 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:14.389984 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:14.390998 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:14.391140 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:14.441491 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:14.442346 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:14.443144 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:14.443936 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:14.444733 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:14.444766 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:14.487981 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:14.895400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:14.895459 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:14.897698 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:14.897720 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:14.897732 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:14.897744 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:14.898122 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:14.898164 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:14.898195 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:14.899523 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:14.949606 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:14.949673 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:14.953182 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:14.993961 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:14.994008 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:14.999371 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:14.999408 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:15.004659 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.004687 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:15.009896 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.009916 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:15.009930 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:15.020535 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:15.031155 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:15.041806 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:15.053317 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:15.053737 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:15.053784 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:15.053811 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:15.054718 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:15.055744 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:15.056757 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:15.057775 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:15.057919 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:15.108238 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:15.109084 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:15.109926 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:15.110738 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:15.111540 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:15.111570 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:15.154416 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:15.258609 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.258665 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:15.263869 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.263891 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:15.269120 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.269146 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:15.274348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.274367 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:15.274380 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:15.284961 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:15.295596 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:15.306228 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:15.522730 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.522790 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:15.528129 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.528151 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:15.533361 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.533381 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:15.538599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.538619 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:15.538632 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:15.549225 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:15.559850 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:15.570486 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:15.787182 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.787264 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:15.792516 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.792542 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:15.797753 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.797794 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:15.803030 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:15.803054 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:15.803072 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:15.803101 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:15.803124 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:15.803148 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:15.803608 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:15.804165 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:15.804721 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:15.805278 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:15.805407 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:15.905616 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.005767 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.105895 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.206291 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.306562 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.406738 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.507145 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.607353 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.707738 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.807927 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:16.908102 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.008220 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.108660 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.209062 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.309206 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.409691 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.510014 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.610469 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.710695 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.811112 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:17.811200 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:17.811228 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:17.811629 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:17.811677 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:17.811706 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:17.813060 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:17.863390 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:17.863448 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:17.866883 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:17.917676 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:17.918114 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:17.918158 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:17.918185 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:17.919109 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:17.920135 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:17.921162 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:17.922182 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:17.922325 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:17.972678 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:17.973541 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:17.974360 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:17.975180 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:17.976000 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:17.976031 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:18.018808 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:18.524909 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.524970 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:18.530333 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.530394 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:18.535672 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.535693 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:18.540882 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.540902 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:18.540916 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:18.551506 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:18.562118 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:18.572737 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:18.789603 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.789644 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:18.794877 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.794903 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:18.800191 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.800212 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:18.805420 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:18.805440 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:18.805453 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:18.816030 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:18.826663 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:18.837300 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:19.053716 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.053770 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:19.059076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.059130 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:19.064394 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.064415 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:19.069638 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.069658 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:19.069671 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:19.080268 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:19.090933 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:19.101601 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:19.318268 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.318311 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:19.323599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.323627 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:19.328889 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.328909 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:19.334122 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.334141 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:19.334152 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:19.334170 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:19.334184 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:19.334198 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:19.334640 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:19.335197 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:19.335746 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:19.336303 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:19.336429 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:19.436819 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:19.537091 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:19.637378 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:19.737636 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:19.743919 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:19.743954 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:19.746174 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:19.746199 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:19.746214 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:19.746229 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:19.746623 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:19.746656 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:19.746675 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:19.747985 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:19.798150 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:19.798239 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:19.801788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:19.837936 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:19.852683 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:19.853119 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:19.853162 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:19.853189 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:19.854089 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:19.855095 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:19.856098 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:19.857103 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:19.857246 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:19.907504 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:19.908366 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:19.909231 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:19.910090 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:19.910906 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:19.910937 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:19.954116 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:19.954599 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.054991 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.155268 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.255511 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.355912 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.456102 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.556352 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.656573 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.757001 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.857274 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:20.957654 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:21.057895 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:21.158280 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:21.258452 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:21.358896 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:21.358977 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:21.359004 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:21.359429 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:21.359480 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:21.359508 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:21.360868 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:21.411170 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:21.411230 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:21.414653 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:21.465383 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:21.465821 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:21.465865 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:21.465892 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:21.466800 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:21.467808 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:21.468813 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:21.469816 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:21.469950 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:21.520297 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:21.521144 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:21.521961 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:21.522761 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:21.523555 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:21.523582 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:21.566874 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:22.070785 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:22.070869 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:42:22.070899 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:22.070921 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:22.071334 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:22.071383 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:22.071411 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:22.072754 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:22.122824 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:22.122884 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:22.126391 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:22.177182 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:22.177620 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:22.177664 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:22.177690 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:22.178596 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:22.179618 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:22.180650 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:22.181658 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:22.181796 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:22.231969 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:22.232877 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:22.233700 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:22.234525 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:22.235334 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:22.235366 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:22.278175 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:22.784178 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:22.784235 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:22.789522 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:22.789546 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:22.794769 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:22.794790 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:22.800015 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:22.800035 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:22.800047 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:22.810627 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:22.821249 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:22.831880 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:23.247195 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:23.247288 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 19mV
2023-04-25 08:42:23.247318 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:23.247340 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:23.247738 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:23.247774 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:23.247795 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:23.249120 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:23.299243 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:23.299306 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:23.302860 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:23.353634 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:23.354079 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:23.354123 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:23.354158 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:23.355064 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:23.356080 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:23.357119 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:23.358132 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:23.358270 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:23.408513 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:23.409367 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:23.410182 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:23.411019 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:23.411863 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:23.411897 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:23.455159 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:23.961138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:23.961199 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:23.966481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:23.966503 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:23.971707 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:23.971727 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:23.976883 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:23.976903 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:23.976916 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:23.987529 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:23.998152 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:24.008769 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:24.225440 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.225492 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:24.230839 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.230860 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:24.236056 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.236076 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:24.241274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.241293 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:24.241306 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:24.251906 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:24.262567 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:24.273242 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:24.489998 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.490052 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:24.495348 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.495370 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:24.500575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.500595 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:24.505796 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.505815 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:24.505828 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:24.516435 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:24.527082 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:24.537718 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:24.754352 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.754401 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:24.759726 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.759746 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:24.764949 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.764974 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:24.770175 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:24.770195 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:24.770207 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:24.770226 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:24.770240 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:24.770254 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:24.770700 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:24.771274 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:24.771824 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:24.772376 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:24.772526 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:24.872829 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:24.972981 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.073153 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.173436 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.273577 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.373996 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.474381 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.574531 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.674764 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.774899 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.875186 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.975641 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:25.982627 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:25.982679 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:25.984948 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:25.984986 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:25.985009 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:25.985031 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:25.985422 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:25.985464 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:25.985490 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:25.986838 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:26.036919 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:26.036993 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:26.040517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:26.075792 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.091352 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:26.091771 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:26.091814 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:26.091841 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:26.092751 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.093785 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.094807 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.095825 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.095977 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:26.146397 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:26.147247 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:26.148057 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.148865 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:26.149676 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.149707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:26.192544 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:26.193003 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.293380 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.393807 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.494216 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.594629 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.698644 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:26.698705 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:26.703932 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:26.703953 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:26.706134 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:26.706152 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:26.706164 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:26.706175 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:26.706555 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.706576 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:26.706594 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:26.706607 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:26.707898 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:26.758089 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:26.758158 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:26.761742 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:26.806792 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:26.806874 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:26.806902 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:26.807322 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:26.807370 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:26.807397 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:26.808743 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:26.812325 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:26.812760 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:26.812810 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:26.812837 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:26.813738 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.814741 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.815743 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.816745 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.816887 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:26.859122 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:26.859180 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:26.862710 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:26.866967 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:26.867778 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.868563 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.869348 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:26.870149 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.870172 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:26.913435 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:26.914356 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:26.914788 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:26.914832 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:26.914859 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:26.915760 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.916792 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.917807 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.918808 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:26.918946 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:26.969223 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:26.970118 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:26.970945 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.971784 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:26.972588 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:26.972622 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:27.015833 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:27.419314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.419376 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:27.424727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.424771 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:27.427044 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:27.427064 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:27.427084 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:27.427104 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:27.427489 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:27.427517 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:27.427544 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:27.428852 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:27.479069 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:27.479137 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:27.482702 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:27.521810 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.521857 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:27.527185 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.527224 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:27.532503 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.532527 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:27.537729 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.537753 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:27.537773 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:27.548421 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:27.559198 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:27.569988 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:27.581612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:27.582110 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:27.582166 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:27.582209 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:27.583128 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:27.584143 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:27.585174 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:27.586201 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:27.586352 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:27.636484 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:27.637332 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:27.638145 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:27.638952 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:27.639758 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:27.639793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:27.682892 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:27.786906 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.786971 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:27.792339 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.792378 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:27.797625 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.797646 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:27.802853 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:27.802873 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:27.802887 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:27.813472 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:27.824104 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:27.834744 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:28.051533 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.051608 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:28.056916 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.056938 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:28.062138 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.062159 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:28.067360 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.067381 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:28.067394 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:28.077972 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:28.088622 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:28.099268 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:28.188966 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.189031 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:28.194400 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.194441 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:28.199722 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.199743 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:28.202948 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:28.202969 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:28.202981 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:28.202992 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:28.203398 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:28.203422 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:28.203452 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:28.204754 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:28.255057 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:28.255155 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:28.258652 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:28.309445 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:28.309883 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:28.309930 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:28.309957 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:28.310861 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:28.311879 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:28.312902 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:28.313946 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:28.314093 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:28.320311 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.320339 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:28.325525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.325545 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:28.330730 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.330748 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:28.335942 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.335974 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:28.335996 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:28.336029 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:28.336042 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:28.336062 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:28.336514 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:28.337068 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:28.337617 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:28.338166 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:28.338292 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:28.364281 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:28.365114 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:28.365925 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:28.366725 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:28.367525 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:28.367554 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:28.410845 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:28.438599 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:28.538884 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:28.639111 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:28.739437 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:28.839771 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:28.916930 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.916976 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:28.922271 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.922292 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:28.927500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:28.927520 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:28.930719 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:28.930738 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:28.930750 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:28.930761 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:28.931132 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:28.931155 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:28.931170 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:28.932463 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:28.940085 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:28.982746 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:28.982800 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:28.986277 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:29.037078 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:29.037525 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:29.037569 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:29.037597 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:29.038505 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.039517 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.040534 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.041549 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.041691 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:29.042134 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.091748 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:29.092583 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:29.093388 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:29.094191 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:29.094992 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:29.095022 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:29.138268 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:29.142209 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.242585 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.343061 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.443257 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.543580 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.644362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:29.644435 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:29.649756 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:29.649791 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:29.655008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:29.655028 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:29.658224 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:29.658243 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:29.658255 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:29.658266 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:29.658659 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.658683 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:29.658701 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:29.658715 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:29.660007 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:29.710350 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:29.710445 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:29.714003 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:29.758966 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.764849 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:29.765289 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:29.765331 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:29.765359 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:29.766257 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.767262 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.768264 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.769280 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:29.769422 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:29.819824 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:29.820685 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:29.821493 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:29.822291 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:29.823091 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:29.823120 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:29.866341 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:29.866837 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:29.967146 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:30.067374 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:30.167615 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:30.267751 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:30.372500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:30.372547 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:30.377840 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:30.377873 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:30.383128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:30.383147 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:30.386351 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:30.386371 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:30.386383 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:30.386394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:30.386773 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:30.386792 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:30.386804 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:30.386833 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:30.386850 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:30.386865 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:30.388163 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:30.388569 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:30.388595 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:30.388609 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:30.389902 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:30.438194 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:30.438251 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:30.441788 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:30.442217 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:30.442264 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:30.445716 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:30.492653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:30.493072 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:30.493116 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:30.493160 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:30.494080 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.495092 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.496102 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.497107 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.497245 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:30.498089 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:30.498504 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:30.498538 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:30.498561 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:30.499452 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.500453 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.501449 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.502437 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:30.502569 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:30.547327 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:30.548159 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:30.548964 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:30.549769 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:30.550564 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:30.550593 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:30.593895 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:30.594365 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:30.595193 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:30.595998 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:30.596802 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:30.597610 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:30.597640 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:30.640932 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:31.099944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.100013 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.105273 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.105301 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.107490 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:31.107507 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:31.107518 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:31.107530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:31.107904 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:31.107927 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:31.107942 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:31.109246 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:31.147045 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.147090 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.152410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.152446 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.157689 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.157708 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.162890 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.162909 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.162922 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:31.173555 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:31.184308 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:31.195091 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:31.206286 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:31.206373 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:31.209843 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:31.260544 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:31.260989 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:31.261036 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:31.261065 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:31.261966 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:31.262982 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:31.263997 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:31.265005 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:31.265145 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:31.315502 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:31.316353 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:31.317174 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:31.317979 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:31.318779 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:31.318808 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:31.362100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:31.411663 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.411742 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:31.417026 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.417066 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:31.422279 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.422303 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:31.427528 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.427550 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:31.427570 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:31.438248 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:31.448981 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:31.459780 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:31.676491 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.676566 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:31.681831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.681856 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:31.687063 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.687087 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:31.692300 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.692322 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:31.692342 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:31.703018 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:31.713762 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:31.724570 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:31.868168 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.868243 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.873544 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.873569 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.878770 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.878792 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.883987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.884010 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:31.884031 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 08:42:31.894700 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 08:42:31.905478 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-25 08:42:31.916294 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 08:42:31.941276 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.941351 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:31.946695 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.946738 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:31.952006 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.952030 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:31.957222 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:31.957245 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:31.957264 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:31.957298 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:31.957323 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:31.957348 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:31.957805 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:31.958361 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:31.958914 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:31.959468 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:31.959597 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:32.059926 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.160308 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.260642 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.333653 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:32.333725 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:32.339064 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:32.339090 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:32.341286 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:32.341309 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 19mV
2023-04-25 08:42:32.341328 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:32.341347 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:32.341748 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:32.341777 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:32.341804 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:32.343129 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:32.361034 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.393435 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:32.393501 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:32.397067 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:32.447949 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:32.448428 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:32.448488 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:32.448532 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:32.449474 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:32.450508 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:32.451524 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:32.452544 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:32.452701 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:32.461233 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.502747 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:32.503592 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:32.504411 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:32.505232 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:32.506040 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:32.506076 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:32.549366 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:32.561403 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.661591 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.761763 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.862196 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:32.962374 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.055293 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:33.055351 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:33.060591 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:33.060619 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:33.062829 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:33.062851 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:33.062867 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:33.062882 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:33.063271 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.063319 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:33.069929 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:33.069974 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:33.071278 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:33.121440 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:33.121519 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:33.125012 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:33.163516 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.175581 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:33.176019 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:33.176065 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:33.176093 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:33.177018 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.178039 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.179049 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.180058 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.180200 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:33.230259 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:33.231121 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:33.231935 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:33.232745 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:33.233558 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:33.233595 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:33.276794 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:33.277284 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.377526 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.477828 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.578022 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.678398 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.782905 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:33.782957 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:33.788280 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:33.788317 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:33.790572 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:33.790591 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:33.790604 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:33.790616 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:33.790995 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.791019 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:33.791037 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:33.791052 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:33.792345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:33.842542 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:33.842612 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:33.846184 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:33.891145 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.897025 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:33.897459 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:33.897502 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:33.897529 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:33.898437 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.899447 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.900464 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.901481 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:33.901623 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:33.951797 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:33.952750 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:33.953591 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:33.954415 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:33.955224 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:33.955265 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:33.998181 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:33.998619 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:33.998655 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:33.998679 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:33.999095 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:33.999145 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:33.999184 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:34.000550 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:34.050787 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:34.050865 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:34.054291 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:34.105190 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:34.105643 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:34.105691 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:34.105718 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:34.106626 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.107651 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.108678 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.109673 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.109804 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:34.160182 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:34.161030 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:34.161832 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:34.162635 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:34.163439 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:34.163469 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:34.206793 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:34.504342 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.504408 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.509733 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.509769 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.514986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.515005 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.518200 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:34.518218 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:34.518230 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:34.518241 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:34.518616 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:34.518639 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:34.518654 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:34.519945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:34.570000 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:34.570056 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:34.573555 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:34.624416 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:34.624852 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:34.624898 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:34.624932 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:34.625850 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.626868 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.627886 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.628898 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:34.629037 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:34.679153 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:34.680001 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:34.680811 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:34.681643 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:34.682446 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:34.682478 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:34.725764 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:34.731945 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.731992 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.737284 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.737304 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.742523 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.742541 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.747727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.747745 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:34.747758 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:34.758412 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:34.769181 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:34.779975 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:34.996649 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:34.996719 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:35.002075 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.002104 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:35.007291 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.007311 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:35.012502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.012521 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:35.012534 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:35.023186 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:35.033982 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:35.044796 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:35.231654 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.231724 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:35.236981 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.237002 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:35.239186 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:35.239203 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:35.239214 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:35.239226 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:35.239598 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:35.239622 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:35.239637 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:35.240933 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:35.261618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.261659 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:35.266913 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.266932 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:35.272121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.272139 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:35.277323 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.277342 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:35.277355 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:35.288024 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:35.298792 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:35.309584 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:35.320779 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:35.320863 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:35.324354 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:35.375110 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:35.375562 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:35.375609 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:35.375637 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:35.376572 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:35.377611 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:35.378627 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:35.379629 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:35.379766 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:35.430112 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:35.430945 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:35.431749 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:35.432578 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:35.433389 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:35.433439 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:35.476783 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:35.526379 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.526423 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:35.531712 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.531743 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:35.536994 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.537013 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:35.542192 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:35.542211 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:35.542222 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:35.542241 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:35.542255 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:35.542269 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:35.542711 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:35.543259 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:35.543805 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:35.544350 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:35.544473 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:35.644664 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:35.744836 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:35.845159 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:35.945442 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.045591 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.145951 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.246192 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.346468 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.446771 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.547139 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.584481 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:36.584516 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:36.589763 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:36.589791 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:36.595023 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:36.595042 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:36.600250 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:36.600268 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:36.600281 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 08:42:36.610894 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 08:42:36.621666 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-25 08:42:36.632470 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 08:42:36.647538 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.747970 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.848305 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:36.948736 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.048830 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.149020 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.250575 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:37.250629 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:37.255941 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:37.255975 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:37.261195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:37.261215 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:37.264411 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:37.264430 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-25 08:42:37.264442 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:37.264453 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:37.264845 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.264867 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:37.264885 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:37.264899 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:37.266192 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:37.316285 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:37.316359 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:37.319933 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:37.365266 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.370815 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:37.371250 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:37.371296 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:37.371328 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:37.372245 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.373273 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.374287 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.375296 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.375438 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:37.425694 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:37.426526 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:37.427331 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:37.428157 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:37.428969 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:37.429007 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:37.472344 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:37.472848 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.573044 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:37.573105 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:37.573130 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:37.573546 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:37.573596 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:37.573623 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:37.574967 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:37.625182 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:37.625239 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:37.628793 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:37.679415 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:37.679850 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:37.679895 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:37.679921 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:37.680841 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.681864 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.682880 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.683889 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:37.684032 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:37.734102 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:37.734938 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:37.735747 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:37.736568 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:37.737376 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:37.737404 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:37.780767 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:38.286761 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.286841 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:38.292220 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.292256 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:38.297525 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.297544 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:38.302731 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.302748 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:38.302761 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:38.313409 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:38.324195 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:38.334978 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:38.551555 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.551608 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:38.556822 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.556850 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:38.562106 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.562125 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:38.567305 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.567323 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:38.567337 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:38.577954 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:38.588711 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:38.599425 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:38.816031 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.816110 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:38.821364 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.821391 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:38.826660 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.826679 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:38.831875 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:38.831892 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:38.831905 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:38.842581 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:38.853329 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:38.864124 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:39.080952 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:39.081031 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:39.086338 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:39.086359 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:39.091559 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:39.091577 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:39.096760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:39.096779 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:39.096790 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:39.096808 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:39.096822 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:39.096836 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:39.097278 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:39.097827 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:39.098372 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:39.098917 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:39.099039 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:39.199342 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.299601 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.399772 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.499906 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.600295 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.700621 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.800824 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:39.901210 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.001495 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.101601 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.201984 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.302089 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.402363 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.502778 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.603060 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.703515 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.803888 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:40.904138 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:41.004449 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:41.104784 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:41.104857 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:41.104884 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:41.105299 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:41.105349 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:41.105380 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:41.106741 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:41.156906 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:41.156965 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:41.160468 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:41.211169 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:41.211620 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:41.211667 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:41.211701 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:41.212627 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:41.213643 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:41.214647 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:41.215650 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:41.215787 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:41.266008 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:41.266883 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:41.267697 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:41.268519 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:41.269319 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:41.269347 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:41.312561 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:41.818532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:41.818594 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:41.823897 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:41.823930 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:41.829217 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:41.829236 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:41.834425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:41.834444 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:41.834458 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:41.845086 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:41.855847 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:41.866596 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:42.083390 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.083451 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:42.088696 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.088724 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:42.093992 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.094012 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:42.099195 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.099214 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:42.099227 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:42.109854 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:42.120584 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:42.131328 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:42.347842 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.347886 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:42.353116 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.353141 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:42.358436 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.358455 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:42.363661 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.363693 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:42.363707 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:42.374315 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:42.385019 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:42.395810 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:42.412721 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.412774 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:42.414995 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:42.415020 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:42.415037 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:42.415053 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:42.415450 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:42.415479 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:42.415499 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:42.416827 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:42.466868 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:42.466931 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:42.470379 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:42.521219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:42.521650 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:42.521688 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:42.521716 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:42.522619 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:42.523631 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:42.524639 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:42.525653 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:42.525795 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:42.576181 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:42.577032 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:42.577835 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:42.578628 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:42.579418 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:42.579450 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:42.622715 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:42.628928 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.628974 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:42.634278 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.634312 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:42.639515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.639534 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:42.644731 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:42.644749 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:42.644761 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:42.644779 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:42.644793 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:42.644807 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:42.645248 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:42.645803 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:42.646347 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:42.646906 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:42.647029 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:42.747092 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:42.847214 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:42.947409 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.047607 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.147789 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.247908 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.348016 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.448326 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.548837 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.649061 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.749380 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.849513 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:43.949655 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.049787 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.150165 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.250306 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.350557 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.450998 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.551338 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.651511 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:44.651562 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:44.651587 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:44.652004 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:44.652052 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:44.652079 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:44.653444 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:44.703492 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:44.703546 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:44.707092 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:44.757695 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:44.758133 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:44.758177 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:44.758204 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:44.759106 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:44.760129 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:44.761167 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:44.762188 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:44.762331 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:44.812499 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:44.813366 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:44.814173 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:44.814990 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:44.815820 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:44.815854 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:44.858643 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:45.364568 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.364633 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:45.370006 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.370044 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:45.375290 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.375311 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:45.380515 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.380537 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:45.380551 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:45.391139 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:45.401772 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:45.412408 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:45.628805 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.628851 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:45.634147 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.634177 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:45.639433 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.639459 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:45.644682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.644701 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:45.644715 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:45.655307 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:45.665955 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:45.676604 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:45.893299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.893345 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:45.898675 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.898709 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:45.903983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.904002 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:45.909219 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:45.909239 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:45.909253 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:45.919848 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:45.930478 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:45.941108 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:46.157599 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:46.157654 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:46.162991 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:46.163030 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:46.168314 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:46.168334 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:46.173537 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:46.173557 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:46.173568 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:46.173586 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:46.173600 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:46.173614 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:46.174073 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:46.174629 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:46.175180 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:46.175731 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:46.175855 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:46.276039 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.376381 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.476556 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.576844 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.677030 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.777356 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.877461 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:46.977879 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.078259 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.178493 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.278797 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.379084 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.479463 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.579692 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.680116 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.780310 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.880607 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:47.980963 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:48.081262 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:48.181358 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:48.181426 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:48.181453 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:48.181850 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:48.181898 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:48.181926 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:48.183283 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:48.233609 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:48.233675 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:48.237183 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:48.287787 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:48.288207 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:48.288248 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:48.288275 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:48.289189 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:48.290237 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:48.291275 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:48.292301 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:48.292466 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:48.342760 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:48.343633 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:48.344469 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:48.345291 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:48.346100 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:48.346130 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:48.389384 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:48.895543 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:48.895615 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:48.900948 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:48.900971 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:48.906176 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:48.906196 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:48.911407 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:48.911430 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:48.911444 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:48.922035 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:48.932711 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:48.943352 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:49.160035 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.160101 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:49.165427 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.165448 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:49.170652 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.170673 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:49.175864 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.175883 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:49.175896 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:49.186488 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:49.197125 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:49.207787 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:49.224622 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.224665 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:49.226924 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:49.226956 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:49.226979 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:49.227001 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:49.227392 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:49.227432 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:49.227459 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:49.228805 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:49.278921 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:49.278987 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:49.282562 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:49.333267 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:49.333726 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:49.333773 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:49.333801 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:49.334712 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:49.335755 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:49.336845 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:49.337867 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:49.338010 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:49.388226 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:49.389081 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:49.389895 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:49.390704 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:49.391515 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:49.391546 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:49.434424 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:49.440618 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.440651 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:49.445921 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.445953 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:49.451198 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.451218 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:49.456415 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.456435 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:49.456448 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:49.467036 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:49.477664 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:49.488324 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:49.726141 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 f0 0f ff 00 00 00 00 00 55 55 55 55
2023-04-25 08:42:49.726231 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: f -> 0
2023-04-25 08:42:49.726258 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 55 -> 00
2023-04-25 08:42:49.726280 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 55 -> 00
2023-04-25 08:42:49.741144 DEBUG BF_PLTFM QSFP    21 : dev_port=32 : LOS=1
2023-04-25 08:42:49.741221 DEBUG BF_PLTFM QSFP    21 : dev_port=33 : LOS=1
2023-04-25 08:42:49.741247 DEBUG BF_PLTFM QSFP    21 : dev_port=34 : LOS=1
2023-04-25 08:42:49.741269 DEBUG BF_PLTFM QSFP    21 : dev_port=35 : LOS=1
2023-04-25 08:42:49.903551 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:49.903621 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/  0mV
2023-04-25 08:42:49.903648 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:42:49.903671 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:49.904071 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:49.904113 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:49.904140 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:49.905509 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:49.940461 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.940509 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:49.945793 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.945812 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:49.951019 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:49.951040 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:49.954248 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:49.954267 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:49.954280 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:49.954298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:49.954668 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:49.954703 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:49.954718 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:49.956012 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:49.956416 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:49.956437 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:49.959899 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:50.006395 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:50.006476 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:50.009975 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:50.010827 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:50.011251 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:50.011296 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:50.011335 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:50.012249 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.013284 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.014305 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.015317 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.015458 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:50.060734 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:50.061153 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:50.061196 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:50.061223 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:50.062122 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.063138 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.064150 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.065169 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.065320 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:50.065725 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:50.066548 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.067360 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:50.068166 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.068971 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.069006 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:50.111917 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:50.115522 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:50.116357 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.117185 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.117993 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:50.118801 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.118832 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:50.161680 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:50.618169 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.618229 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:50.623564 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.623596 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:50.628804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.628825 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:50.634027 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.634047 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:50.634061 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:50.644646 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:50.655283 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:50.665925 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:50.682731 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.682775 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:50.688116 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.688137 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:50.690328 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:50.690347 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:50.690359 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:50.690370 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:50.690751 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:50.690804 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:50.690833 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:50.692164 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:50.742282 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:50.742347 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:50.745902 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:50.796598 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:50.797033 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:50.797079 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:50.797106 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:50.798016 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.799055 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.800086 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.801122 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:50.801260 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:50.851583 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:50.852437 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:50.853255 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.854073 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:50.854890 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:50.854922 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:50.897749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:50.903987 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.904035 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:50.909372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.909392 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:50.914594 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.914614 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:50.919812 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:50.919831 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:50.919856 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:50.930447 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:50.941117 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:50.951750 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:51.168425 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.168488 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:51.173785 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.173806 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:51.179069 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.179105 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:51.184327 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.184346 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:51.184359 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:51.194946 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:51.205576 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:51.216226 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:51.403915 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.403972 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:51.409260 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.409281 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:51.411470 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:51.411489 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:42:51.411507 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:42:51.411520 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:51.411891 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:51.411914 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:51.411929 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:51.413224 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:51.432910 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.432949 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:51.438229 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.438250 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:51.443465 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.443485 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:51.448685 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:51.448705 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:51.448717 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:51.448734 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:51.448748 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:51.448761 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:51.449204 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:51.449756 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:51.450306 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:51.450856 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:51.450981 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:51.463595 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:51.463656 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:51.467173 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:51.517692 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:51.518110 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:51.518152 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:51.518179 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:51.519084 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:51.520126 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:51.521164 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:51.522172 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:51.522309 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:51.551210 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:51.572601 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:51.573432 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:51.574235 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:51.575041 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:51.575845 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:51.575873 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:51.618776 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:51.651554 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:51.751859 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:51.852046 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:51.952443 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.052845 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.124752 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:52.124800 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:52.130140 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:52.130174 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:52.135434 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:52.135455 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:52.138655 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:52.138679 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:52.138696 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:52.138707 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:52.139078 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:52.139100 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:52.139115 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:52.140413 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:52.153058 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.190618 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:52.190683 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:52.194226 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:52.245041 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:52.245459 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:52.245501 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:52.245529 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:52.246430 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:52.247455 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:52.248472 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:52.249492 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:52.249626 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:52.253515 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.300050 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:52.300914 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:52.301729 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:52.302537 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:52.303340 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:52.303370 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:52.346195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:52.353623 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.453740 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.554177 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.654375 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.754517 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.854877 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:52.955011 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:53.055263 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:53.155525 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:53.256025 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:53.356246 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:53.456456 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:53.456518 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:53.456545 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:53.456944 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:53.456992 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:53.457021 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:53.458369 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:53.508422 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:53.508482 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:53.511870 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:53.562526 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:53.562944 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:53.562985 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:53.563011 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:53.563922 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:53.564960 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:53.565989 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:53.566998 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:53.567139 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:53.617329 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:53.618178 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:53.619001 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:53.619798 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:53.620635 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:53.620672 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:53.663845 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:54.169986 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.170057 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:54.175411 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.175447 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:54.180673 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.180693 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:54.185891 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.185909 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:54.185922 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:54.196544 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:54.207298 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:54.218042 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:54.434654 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.434713 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:54.439980 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.440014 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:54.445248 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.445267 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:54.450461 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.450479 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:54.450492 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:54.461109 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:54.471793 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:54.482444 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:54.698893 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.698944 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:54.704240 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.704273 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:54.709548 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.709566 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:54.714804 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.714825 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:54.714839 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:54.725430 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:54.736085 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:54.746766 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:54.963500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.963542 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:54.968832 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.968861 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:54.974115 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.974136 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:54.979336 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:54.979355 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:54.979367 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:54.979385 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:54.979402 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:54.979423 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:54.979871 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:54.980423 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:54.980981 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:54.981530 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:54.981671 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:55.081990 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.182412 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.282887 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.383253 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.483627 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.583910 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.684201 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.784302 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.884445 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:55.984641 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.084933 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.185196 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.290488 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.390936 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.491075 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.591331 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.691590 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.791820 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.892162 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.992281 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:56.992342 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:42:56.992368 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:56.992808 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:56.992862 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:42:56.992890 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:56.994244 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:57.000405 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.000459 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.002711 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:42:57.002743 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:42:57.002767 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:42:57.002790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:57.003185 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:57.003224 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:57.003252 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:57.004585 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:57.044409 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:57.044467 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:42:57.047883 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:57.054814 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:57.054868 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:57.058409 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:57.098720 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:57.099152 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:57.099198 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:42:57.099225 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:42:57.100133 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.101172 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.102186 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.103192 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.103335 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:57.109195 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:57.109627 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:57.109671 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:57.109696 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:57.110591 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.111598 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.112620 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.113623 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.113749 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:57.153414 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:57.154247 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.155050 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.155846 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:57.156645 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.156678 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:57.199998 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:57.200424 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:57.201256 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:42:57.202061 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.202857 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:42:57.203652 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.203681 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:57.247004 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:57.706017 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.706076 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.711357 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.711379 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.716562 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.716582 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.721767 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.721785 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.721798 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:57.732442 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:57.743199 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:57.754010 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:57.770971 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.771061 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.776364 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.776390 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.781574 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.781594 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:57.784788 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:42:57.784806 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:42:57.784818 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:42:57.784829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:42:57.785203 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:57.785225 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:42:57.785240 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:57.786530 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:42:57.836644 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:42:57.836701 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:42:57.840259 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:42:57.891104 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:42:57.891542 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:42:57.891588 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:42:57.891621 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:42:57.892542 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.893586 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.894598 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.895605 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:42:57.895746 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:42:57.945954 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:42:57.946787 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.947589 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.948419 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:42:57.949231 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:42:57.949261 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:42:57.992544 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:42:57.998751 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:57.998797 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:42:58.004097 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.004123 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:42:58.009306 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.009325 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:42:58.014509 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.014527 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:42:58.014540 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:58.025140 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:58.035891 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:58.046685 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:58.263340 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.263406 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:42:58.268635 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.268658 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:42:58.273850 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.273884 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:42:58.279070 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.279088 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:42:58.279101 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:42:58.289743 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:42:58.300539 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:42:58.311288 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:42:58.498556 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.498623 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:42:58.503944 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.503979 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:42:58.509247 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.509267 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:42:58.514452 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.514471 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 08:42:58.514483 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 08:42:58.525081 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 08:42:58.535844 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-25 08:42:58.546634 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 08:42:58.563581 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.563629 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:42:58.568831 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.568858 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:42:58.574086 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.574105 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:42:58.579289 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:42:58.579307 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:42:58.579319 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:42:58.579337 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:42:58.579351 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:42:58.579365 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:42:58.579807 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:58.580355 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:58.580904 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:58.581454 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:42:58.581578 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:42:58.681661 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:58.726226 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 f8 0f ff 00 00 00 00 05 55 55 55 55
2023-04-25 08:42:58.726316 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: 0 -> 8
2023-04-25 08:42:58.726341 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 05
2023-04-25 08:42:58.741222 DEBUG BF_PLTFM QSFP    21 : dev_port=35 : LOS=1
2023-04-25 08:42:58.782055 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:58.882277 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:58.982408 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.026233 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 f0 0f ff 00 00 00 00 00 55 55 55 55
2023-04-25 08:42:59.026318 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: 8 -> 0
2023-04-25 08:42:59.026344 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 05 -> 00
2023-04-25 08:42:59.041236 DEBUG BF_PLTFM QSFP    21 : dev_port=35 : LOS=1
2023-04-25 08:42:59.082752 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.182961 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.283190 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.383348 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.483818 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.584177 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.684503 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.784760 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.885051 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:42:59.985279 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.085608 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.185986 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.286157 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.386496 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.486837 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.587096 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:00.587174 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:43:00.587202 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:00.587626 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:00.587677 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:00.587705 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:00.589065 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:00.639308 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:00.639367 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:00.642891 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:00.693629 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:00.694062 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:00.694118 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:00.694147 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:00.695052 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:00.696081 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:00.697123 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:00.698157 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:00.698302 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:00.748411 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:00.749253 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:00.750055 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:00.750856 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:00.751658 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:00.751688 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:00.794948 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:00.826241 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 ff 0f ff 00 00 00 55 55 55 55 55 55
2023-04-25 08:43:00.826328 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> f : [3:0] Rx LOS: 0 -> f
2023-04-25 08:43:00.826353 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-04-25 08:43:00.826402 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-04-25 08:43:00.841247 DEBUG BF_PLTFM QSFP    21 : dev_port=32 : LOS=1
2023-04-25 08:43:00.841320 DEBUG BF_PLTFM QSFP    21 : dev_port=33 : LOS=1
2023-04-25 08:43:00.841347 DEBUG BF_PLTFM QSFP    21 : dev_port=34 : LOS=1
2023-04-25 08:43:00.841376 DEBUG BF_PLTFM QSFP    21 : dev_port=35 : LOS=1
2023-04-25 08:43:01.301196 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.301279 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:01.307532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.307559 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:01.312782 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.312803 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:01.318065 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.318086 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:43:01.318098 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:01.328742 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:01.339406 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:01.350040 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:01.566682 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.566741 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:43:01.572046 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.572068 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:43:01.577286 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.577307 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:43:01.582506 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.582526 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:43:01.582540 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:01.593149 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:01.603803 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:01.614438 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:01.831128 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.831179 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:43:01.836502 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.836523 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:43:01.841726 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.841746 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:43:01.846969 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:01.846989 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:43:01.847003 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:01.857580 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:01.868213 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:01.878883 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:02.095537 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:02.095606 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:43:02.100819 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:02.100848 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:43:02.106060 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:02.106083 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:43:02.111299 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:02.111321 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:43:02.111340 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:43:02.111369 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:43:02.111395 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:43:02.111423 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:43:02.111878 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:02.112434 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:02.112991 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:02.113562 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:02.113694 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:43:02.213993 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.314296 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.414654 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.514778 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.615118 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.715523 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.815762 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:02.915914 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.016100 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.116290 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.123298 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:03.123352 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-25 08:43:03.125634 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:03.125678 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 19mV
2023-04-25 08:43:03.125717 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:43:03.125756 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:03.126164 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:03.126194 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:03.126221 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:03.127523 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:03.177748 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:03.177819 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:03.181399 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:03.216659 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.232160 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:03.232583 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:03.232637 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:03.232689 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:03.233618 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:03.234643 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:03.235664 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:03.236687 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:03.236848 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:03.286939 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:03.287785 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:03.288626 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:03.289443 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:43:03.290251 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:03.290289 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:03.333610 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:03.334104 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.434585 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.534948 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.635317 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.735620 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.835967 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:03.936115 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:04.040325 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.040410 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.042682 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:04.042704 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:43:04.042725 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:43:04.042750 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:04.043150 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:04.043200 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:04.043256 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:04.043305 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:04.044643 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:04.094756 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:04.094821 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:04.098394 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:04.143366 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:04.143426 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:43:04.143463 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:04.143895 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:04.143958 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:04.144009 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:04.145394 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:04.148940 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:04.149379 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:04.149432 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:04.149476 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:04.150403 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.151423 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.152462 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.153485 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.153635 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:04.195514 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:04.195579 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:04.199094 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:04.203737 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:04.204571 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:04.205370 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:04.206163 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:43:04.206954 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:04.207001 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:04.250269 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:04.251198 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:04.251659 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:04.251713 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:04.251758 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:04.252692 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.253720 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.254738 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.255756 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.255906 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:04.305967 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:04.306814 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:04.307626 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:04.308470 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:04.309289 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:04.309327 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:04.352650 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:04.756118 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.756183 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.761543 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.761586 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.766837 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.766860 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.770066 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:04.770088 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:04.770106 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:04.770126 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:04.770507 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:04.770535 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:04.770562 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:04.771871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:04.822028 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:04.822093 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:04.825640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:04.858730 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.858765 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.864008 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.864037 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.869302 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.869325 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.874520 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:04.874542 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:43:04.874563 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:04.885190 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:04.895920 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:04.906734 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:04.918393 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:04.918889 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:04.918950 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:04.918997 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:04.919925 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.920954 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.921979 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.922996 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:04.923146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:04.973409 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:04.974254 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:04.975072 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:04.975898 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=failed
2023-04-25 08:43:04.976733 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:04.976774 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:05.020158 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:05.123560 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.123620 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:43:05.128816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.128840 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:43:05.134033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.134055 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:43:05.139265 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.139287 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:43:05.139306 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:05.149972 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:05.160757 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:05.171558 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:05.388410 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.388486 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:43:05.393807 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.393833 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:43:05.399029 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.399052 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:43:05.404258 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.404280 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:43:05.404300 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:05.414948 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:05.425725 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:05.436519 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:05.653237 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.653312 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:43:05.658623 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.658647 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:43:05.663841 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.663863 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:43:05.669058 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:05.669082 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:43:05.669101 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:43:05.669133 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:43:05.669159 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:43:05.669200 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:43:05.669663 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:05.670219 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:05.670774 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:05.671329 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:05.671459 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:43:05.771806 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:05.871912 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:05.972108 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.072225 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.172637 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.273011 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.373400 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.473803 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.574176 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.674513 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.774863 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.875091 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:06.975517 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.075928 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.176133 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.276278 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.376508 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.476708 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.576990 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.677222 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:07.677301 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:43:07.677341 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:07.677772 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:07.677831 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:07.677884 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:07.679254 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:07.729580 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:07.729647 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:07.733196 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:07.783779 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:07.784227 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:07.784281 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:07.784324 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:07.785278 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:07.786305 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:07.787324 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:07.788342 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:07.788535 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:07.838921 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:07.839767 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:07.840584 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:07.841403 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:07.842213 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:07.842248 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:07.885586 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:08.391694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.391779 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:08.397087 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.397112 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:08.402319 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.402345 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:08.407566 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.407590 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:43:08.407612 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:08.418270 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:08.429022 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:08.439820 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:08.656457 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.656532 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:43:08.661855 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.661881 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:43:08.667074 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.667097 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:43:08.672310 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.672336 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:43:08.672358 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:08.682990 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:08.693761 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:08.704522 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:08.921489 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.921573 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:43:08.926874 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.926899 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:43:08.932109 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.932133 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:43:08.937356 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:08.937380 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:43:08.937399 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:08.948035 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:08.958717 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:08.969484 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:09.186392 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:09.186478 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:43:09.191798 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:09.191823 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:43:09.197021 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:09.197044 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:43:09.202241 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:09.202264 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:43:09.202283 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:43:09.202333 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:43:09.202359 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:43:09.202384 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:43:09.202858 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:09.203415 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:09.203969 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:09.204524 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:09.204658 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:43:09.304734 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:09.405047 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:09.505480 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:09.605624 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:09.705874 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:09.806213 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:09.906310 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.006568 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.106935 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.207220 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.307575 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.407863 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.508111 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.608428 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.708891 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.809230 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:10.909543 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:11.009739 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:11.110155 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:11.210500 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:11.210570 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:43:11.210598 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:11.211001 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:11.211048 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:11.211076 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:11.212434 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:11.262781 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:11.262848 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:11.266293 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:11.316847 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:11.317268 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:11.317314 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:11.317341 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:11.318252 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.319270 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.320323 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.321350 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.321506 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:11.372420 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:11.373263 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:11.374064 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:11.374864 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:11.375664 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:11.375692 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:11.418955 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:11.826326 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:11.826390 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:11.828649 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:11.828670 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:43:11.828683 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:43:11.828694 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:11.829082 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:11.829110 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:11.829125 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:11.830422 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:11.880801 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:11.880859 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:11.884411 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:11.925067 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:11.925114 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:11.930441 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:11.930473 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:11.935760 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:11.935780 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:11.940989 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:11.941010 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 08:43:11.941025 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:11.951680 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:11.962420 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:11.973192 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:11.984862 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:11.985328 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:11.985375 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:11.985417 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:11.986341 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.987355 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.988364 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.989387 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:11.989525 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:12.039717 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:12.040577 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:12.041386 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:12.042223 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:43:12.043032 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:12.043066 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:12.085906 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:12.190136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.190186 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 19mV
2023-04-25 08:43:12.195446 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.195467 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 19mV
2023-04-25 08:43:12.200667 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.200687 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 19mV
2023-04-25 08:43:12.205880 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.205899 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 19mV
2023-04-25 08:43:12.205912 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:12.216519 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:12.227152 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:12.237776 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:12.454507 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.454561 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  9mV
2023-04-25 08:43:12.459907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.459929 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  9mV
2023-04-25 08:43:12.465146 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.465168 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  9mV
2023-04-25 08:43:12.470373 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.470394 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  9mV
2023-04-25 08:43:12.470408 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 08:43:12.481022 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 08:43:12.491646 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 08:43:12.502326 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 08:43:12.592042 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.592091 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:12.597456 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.597478 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:12.599672 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:12.599698 DEBUG BF_PORT FSM :0: 12:2: 1e06=1100mV/ 40mV
2023-04-25 08:43:12.599710 DEBUG BF_PORT FSM :0: 12:2: Invalid eye height: 1100
2023-04-25 08:43:12.599722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:12.600094 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:12.600118 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:12.600133 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:12.601430 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:12.651673 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:12.651739 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:12.655229 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:12.705799 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:12.706216 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:12.706258 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:12.706285 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:12.707191 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:12.708211 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:12.709225 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:12.710243 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:12.710414 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:12.718657 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.718687 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/  0mV
2023-04-25 08:43:12.723885 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.723905 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/  0mV
2023-04-25 08:43:12.729121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.729140 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/  0mV
2023-04-25 08:43:12.734337 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:12.734356 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/  0mV
2023-04-25 08:43:12.734367 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:43:12.734384 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:43:12.734397 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:43:12.734410 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:43:12.734852 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:12.735406 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:12.735955 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:12.736508 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:43:12.736637 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:43:12.760827 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:12.761667 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:12.762479 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:12.763287 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:43:12.764096 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:12.764127 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:12.806996 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:12.836816 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:12.936955 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.037348 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.137748 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.238026 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.313113 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:13.313158 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:13.316570 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:13.316608 DEBUG BF_PORT FSM :0: 12:1: 1e06=900mV/ 40mV
2023-04-25 08:43:13.316630 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 900
2023-04-25 08:43:13.316653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:13.317043 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:13.317087 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:13.317127 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:13.318473 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:13.338192 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.368833 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:13.368897 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:13.372345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:13.422921 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:13.423341 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:13.423403 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:13.423431 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:13.424338 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:13.425369 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:13.426397 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:13.427420 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:13.427564 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:13.438344 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.477754 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:13.478605 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:13.479418 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:13.480226 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:43:13.481034 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:13.481070 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:13.523954 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:13.538793 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.639003 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.739484 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.839608 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:13.939895 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.029969 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:14.030047 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:14.035371 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:14.035392 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:14.040589 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:14.040609 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:14.043811 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:14.043829 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:14.043840 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:14.043851 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:14.044231 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.044254 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:14.044271 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:14.044285 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:14.045583 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:14.095669 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:14.095728 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:14.099171 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:14.144501 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.149683 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:14.150101 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:14.150148 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:14.150174 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:14.151080 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:14.152108 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:14.153172 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:14.154192 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:14.154333 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:14.204439 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:14.205286 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:14.206095 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:14.206900 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=failed
2023-04-25 08:43:14.207703 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:14.207734 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:14.250586 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:14.251020 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.351356 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.451784 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.552101 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.652306 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.745039 INFO  BF_PM bf_pm_port_delete:6155 0:15/0
2023-04-25 08:43:14.745123 INFO  BF_PM bf_pm_port_disable:6047 0:15/0
2023-04-25 08:43:14.745179 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-25 08:43:14.745208 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:43:14.745262 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:43:14.745293 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:43:14.745318 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-25 08:43:14.745343 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-25 08:43:14.745377 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-25 08:43:14.745403 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:14.745520 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 08:43:14.745557 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:14.762648 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:43:14.763173 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=0 local_fault=0 remote fault =0
2023-04-25 08:43:14.763250 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      <timeout>
2023-04-25 08:43:14.763277 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:14.763707 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:14.763757 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:14.763801 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:14.765184 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:14.765348 DEBUG BF_PORT port_mgr_port_remove:106:0:12:0(direction)
2023-04-25 08:43:14.765398 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:0(direction)
2023-04-25 08:43:14.765936 INFO  BF_TM Remove dev:0 port:12 direction:0
2023-04-25 08:43:14.766133 INFO  BF_TM Remove dev:0 port:12 direction:1
2023-04-25 08:43:14.766168 INFO  BF_TM Delete dev:0 port:12
2023-04-25 08:43:14.766216 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:43:14.766245 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:43:14.766300 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:14.766526 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 12 remove.
2023-04-25 08:43:14.766893 DEBUG BF_PORT port_mgr_port_remove:106:0:12:1(direction)
2023-04-25 08:43:14.766911 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:1(direction)
2023-04-25 08:43:14.767122 INFO  BF_DVM Dev 0 port 12 removed sts Success (0)
2023-04-25 08:43:14.770310 INFO  BF_PM bf_pm_port_delete:6155 0:16/0
2023-04-25 08:43:14.770358 INFO  BF_PM bf_pm_port_disable:6047 0:16/0
2023-04-25 08:43:14.770414 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-25 08:43:14.770446 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:43:14.770503 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:43:14.770535 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:43:14.770559 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-25 08:43:14.770583 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-25 08:43:14.770608 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-25 08:43:14.770633 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:14.770746 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 08:43:14.770781 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:14.787891 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:43:14.791306 DEBUG BF_PORT port_mgr_port_remove:106:0:4:0(direction)
2023-04-25 08:43:14.791336 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:0(direction)
2023-04-25 08:43:14.791831 INFO  BF_TM Remove dev:0 port:4 direction:0
2023-04-25 08:43:14.792007 INFO  BF_TM Remove dev:0 port:4 direction:1
2023-04-25 08:43:14.792028 INFO  BF_TM Delete dev:0 port:4
2023-04-25 08:43:14.792054 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:43:14.792068 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:43:14.792096 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:14.792283 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 4 remove.
2023-04-25 08:43:14.792700 DEBUG BF_PORT port_mgr_port_remove:106:0:4:1(direction)
2023-04-25 08:43:14.792756 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:1(direction)
2023-04-25 08:43:14.793007 INFO  BF_DVM Dev 0 port 4 removed sts Success (0)
2023-04-25 08:43:14.796331 INFO  BF_PM bf_pm_port_delete:6155 0:18/0
2023-04-25 08:43:14.796428 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:18/0:0(loopback_mode)
2023-04-25 08:43:14.796482 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-04-25 08:43:14.797318 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-04-25 08:43:14.797421 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-04-25 08:43:14.797458 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-04-25 08:43:14.797499 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-04-25 08:43:14.797541 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-04-25 08:43:14.797585 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-04-25 08:43:14.797634 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:14.797762 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-04-25 08:43:14.797804 DEBUG BF_PORT MAC: 0:13:0 :  set rx enable = false
2023-04-25 08:43:14.814925 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 18/0 (8) : DOWN
2023-04-25 08:43:14.815019 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 18/0 (8) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:43:14.818324 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-04-25 08:43:14.818386 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-04-25 08:43:14.818416 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-04-25 08:43:14.818457 DEBUG BF_PORT MAC: DIS: 0:13:0 : Disable channel
2023-04-25 08:43:15.018767 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.0: AVDD
2023-04-25 08:43:15.018968 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.1: AVDD
2023-04-25 08:43:15.019122 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.2: AVDD
2023-04-25 08:43:15.019266 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.3: AVDD
2023-04-25 08:43:15.019330 DEBUG BF_PORT SDS :0:  8:0: MAP: Rx inv=1
2023-04-25 08:43:15.019477 DEBUG BF_PORT SDS :0:  8:0: MAP: Tx inv=0
2023-04-25 08:43:15.019616 DEBUG BF_PORT SDS :0:  8:1: MAP: Rx inv=1
2023-04-25 08:43:15.019757 DEBUG BF_PORT SDS :0:  8:1: MAP: Tx inv=0
2023-04-25 08:43:15.019898 DEBUG BF_PORT SDS :0:  8:2: MAP: Rx inv=0
2023-04-25 08:43:15.020035 DEBUG BF_PORT SDS :0:  8:2: MAP: Tx inv=0
2023-04-25 08:43:15.020188 DEBUG BF_PORT SDS :0:  8:3: MAP: Rx inv=0
2023-04-25 08:43:15.020327 DEBUG BF_PORT SDS :0:  8:3: MAP: Tx inv=0
2023-04-25 08:43:15.025486 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.0: AVDD
2023-04-25 08:43:15.025650 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.1: AVDD
2023-04-25 08:43:15.025794 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.2: AVDD
2023-04-25 08:43:15.025935 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 18/0.3: AVDD
2023-04-25 08:43:15.026890 DEBUG BF_PORT 0:  8: RTESTMODE = 0
2023-04-25 08:43:15.026935 INFO  BF_PM bf_pm_port_disable:6047 0:18/0
2023-04-25 08:43:15.026992 INFO  BF_TM Set dev:0 port:8 admin_state:0
2023-04-25 08:43:15.027018 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 8
2023-04-25 08:43:15.027066 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-04-25 08:43:15.027104 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-04-25 08:43:15.027129 DEBUG BF_PORT port_mgr_port_enable:149:0:8:0(enb)
2023-04-25 08:43:15.027153 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:8:0(enb)
2023-04-25 08:43:15.027178 DEBUG BF_PORT PRT :0:  8:-: Disable
2023-04-25 08:43:15.027208 DEBUG BF_PORT PRT :0:  8:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:15.027313 DEBUG BF_PORT PRT :0:  8:-: Disable MAC Rx
2023-04-25 08:43:15.027350 DEBUG BF_PORT MAC: 0:13:0 :  set rx enable = false
2023-04-25 08:43:15.044402 DEBUG BF_PORT MAC: DIS: 0:13:0 : Disable channel
2023-04-25 08:43:15.047359 DEBUG BF_PORT port_mgr_port_remove:106:0:8:0(direction)
2023-04-25 08:43:15.047406 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:8:0(direction)
2023-04-25 08:43:15.047940 INFO  BF_TM Remove dev:0 port:8 direction:0
2023-04-25 08:43:15.048117 INFO  BF_TM Remove dev:0 port:8 direction:1
2023-04-25 08:43:15.048135 INFO  BF_TM Delete dev:0 port:8
2023-04-25 08:43:15.048163 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 8 before wait 1 is 0
2023-04-25 08:43:15.048183 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 8 after 0 waits
2023-04-25 08:43:15.048212 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:15.048423 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 8 remove.
2023-04-25 08:43:15.048794 DEBUG BF_PORT port_mgr_port_remove:106:0:8:1(direction)
2023-04-25 08:43:15.048813 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:8:1(direction)
2023-04-25 08:43:15.048998 INFO  BF_DVM Dev 0 port 8 removed sts Success (0)
2023-04-25 08:43:25.764902 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.765072 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.765190 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-04-25 08:43:25.765272 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.765430 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 08:43:25.765472 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:25.782892 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:43:25.783335 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 12 add.
2023-04-25 08:43:25.783578 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:43:25.783604 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:43:25.783625 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.784297 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.784319 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-04-25 08:43:25.784499 INFO  BF_DVM Dev 0 port 12 added sts Success (0)
2023-04-25 08:43:25.784524 INFO  BF_PM bf_pm_port_direction_clear:5226 0:15/0
2023-04-25 08:43:25.784553 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:3c 

2023-04-25 08:43:25.787432 DEBUG BF_PORT SDS :0: 12:0: MAP: Rx inv=1
2023-04-25 08:43:25.787584 DEBUG BF_PORT SDS :0: 12:0: MAP: Tx inv=1
2023-04-25 08:43:25.787718 DEBUG BF_PORT SDS :0: 12:1: MAP: Rx inv=1
2023-04-25 08:43:25.787848 DEBUG BF_PORT SDS :0: 12:1: MAP: Tx inv=1
2023-04-25 08:43:25.787985 DEBUG BF_PORT SDS :0: 12:2: MAP: Rx inv=0
2023-04-25 08:43:25.788107 DEBUG BF_PORT SDS :0: 12:2: MAP: Tx inv=1
2023-04-25 08:43:25.788231 DEBUG BF_PORT SDS :0: 12:3: MAP: Rx inv=0
2023-04-25 08:43:25.788356 DEBUG BF_PORT SDS :0: 12:3: MAP: Tx inv=1
2023-04-25 08:43:25.793293 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.0: AVDD
2023-04-25 08:43:25.793427 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.1: AVDD
2023-04-25 08:43:25.793550 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.2: AVDD
2023-04-25 08:43:25.793673 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.3: AVDD
2023-04-25 08:43:25.793932 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.794006 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.794033 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-04-25 08:43:25.794074 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.794177 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 08:43:25.794211 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:25.810725 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:43:25.811144 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 4 add.
2023-04-25 08:43:25.811360 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:43:25.811380 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:43:25.811392 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.812074 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.812106 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-04-25 08:43:25.812290 INFO  BF_DVM Dev 0 port 4 added sts Success (0)
2023-04-25 08:43:25.812307 INFO  BF_PM bf_pm_port_direction_clear:5226 0:16/0
2023-04-25 08:43:25.812322 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:40 

2023-04-25 08:43:25.815424 DEBUG BF_PORT SDS :0:  4:0: MAP: Rx inv=0
2023-04-25 08:43:25.815584 DEBUG BF_PORT SDS :0:  4:0: MAP: Tx inv=1
2023-04-25 08:43:25.815710 DEBUG BF_PORT SDS :0:  4:1: MAP: Rx inv=0
2023-04-25 08:43:25.815832 DEBUG BF_PORT SDS :0:  4:1: MAP: Tx inv=1
2023-04-25 08:43:25.815953 DEBUG BF_PORT SDS :0:  4:2: MAP: Rx inv=1
2023-04-25 08:43:25.816074 DEBUG BF_PORT SDS :0:  4:2: MAP: Tx inv=1
2023-04-25 08:43:25.816196 DEBUG BF_PORT SDS :0:  4:3: MAP: Rx inv=1
2023-04-25 08:43:25.816318 DEBUG BF_PORT SDS :0:  4:3: MAP: Tx inv=1
2023-04-25 08:43:25.821255 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.0: AVDD
2023-04-25 08:43:25.821386 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.1: AVDD
2023-04-25 08:43:25.821509 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.2: AVDD
2023-04-25 08:43:25.821632 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.3: AVDD
2023-04-25 08:43:25.822051 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:1/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.822113 DEBUG BF_PORT 0:128: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.822136 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:128:64(speed):0(fec)
2023-04-25 08:43:25.822162 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.822248 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 08:43:25.822268 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 08:43:25.838029 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 08:43:25.838054 DEBUG BF_PORT MAC: DIS: 0:47:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:25.838455 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 128 add.
2023-04-25 08:43:25.838676 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 08:43:25.838698 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 08:43:25.838711 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.839398 DEBUG BF_PORT 0:128: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.839432 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:128:64(speed):0(fec)
2023-04-25 08:43:25.839626 INFO  BF_DVM Dev 0 port 128 added sts Success (0)
2023-04-25 08:43:25.839662 INFO  BF_PM bf_pm_port_direction_clear:5226 0:1/0
2023-04-25 08:43:25.839689 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:4 

2023-04-25 08:43:25.842439 DEBUG BF_PORT SDS :0:128:0: MAP: Rx inv=1
2023-04-25 08:43:25.842569 DEBUG BF_PORT SDS :0:128:0: MAP: Tx inv=1
2023-04-25 08:43:25.842685 DEBUG BF_PORT SDS :0:128:1: MAP: Rx inv=1
2023-04-25 08:43:25.842800 DEBUG BF_PORT SDS :0:128:1: MAP: Tx inv=1
2023-04-25 08:43:25.842917 DEBUG BF_PORT SDS :0:128:2: MAP: Rx inv=0
2023-04-25 08:43:25.843035 DEBUG BF_PORT SDS :0:128:2: MAP: Tx inv=1
2023-04-25 08:43:25.843150 DEBUG BF_PORT SDS :0:128:3: MAP: Rx inv=0
2023-04-25 08:43:25.843265 DEBUG BF_PORT SDS :0:128:3: MAP: Tx inv=1
2023-04-25 08:43:25.847817 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.0: AVDD
2023-04-25 08:43:25.847947 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.1: AVDD
2023-04-25 08:43:25.848065 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.2: AVDD
2023-04-25 08:43:25.848178 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.3: AVDD
2023-04-25 08:43:25.848708 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:2/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.848746 DEBUG BF_PORT 0:136: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.848759 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:136:64(speed):0(fec)
2023-04-25 08:43:25.848780 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.848865 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 08:43:25.848885 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 08:43:25.864621 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 08:43:25.864645 DEBUG BF_PORT MAC: DIS: 0:45:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:25.865035 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 136 add.
2023-04-25 08:43:25.865248 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 08:43:25.865269 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 08:43:25.865281 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.865947 DEBUG BF_PORT 0:136: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.865966 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:136:64(speed):0(fec)
2023-04-25 08:43:25.866138 INFO  BF_DVM Dev 0 port 136 added sts Success (0)
2023-04-25 08:43:25.866156 INFO  BF_PM bf_pm_port_direction_clear:5226 0:2/0
2023-04-25 08:43:25.866171 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:8 

2023-04-25 08:43:25.869423 DEBUG BF_PORT SDS :0:136:0: MAP: Rx inv=0
2023-04-25 08:43:25.869554 DEBUG BF_PORT SDS :0:136:0: MAP: Tx inv=1
2023-04-25 08:43:25.869673 DEBUG BF_PORT SDS :0:136:1: MAP: Rx inv=0
2023-04-25 08:43:25.869787 DEBUG BF_PORT SDS :0:136:1: MAP: Tx inv=1
2023-04-25 08:43:25.869902 DEBUG BF_PORT SDS :0:136:2: MAP: Rx inv=1
2023-04-25 08:43:25.870017 DEBUG BF_PORT SDS :0:136:2: MAP: Tx inv=1
2023-04-25 08:43:25.870131 DEBUG BF_PORT SDS :0:136:3: MAP: Rx inv=1
2023-04-25 08:43:25.870246 DEBUG BF_PORT SDS :0:136:3: MAP: Tx inv=0
2023-04-25 08:43:25.874788 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.0: AVDD
2023-04-25 08:43:25.874911 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.1: AVDD
2023-04-25 08:43:25.875028 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.2: AVDD
2023-04-25 08:43:25.875142 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.3: AVDD
2023-04-25 08:43:25.875563 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:3/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.875607 DEBUG BF_PORT 0:144: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.875628 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:144:64(speed):0(fec)
2023-04-25 08:43:25.875650 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.875734 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 08:43:25.875756 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 08:43:25.891545 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 08:43:25.891570 DEBUG BF_PORT MAC: DIS: 0:43:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:25.891969 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 144 add.
2023-04-25 08:43:25.892188 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 08:43:25.892213 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 08:43:25.892227 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.892907 DEBUG BF_PORT 0:144: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.892934 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:144:64(speed):0(fec)
2023-04-25 08:43:25.893108 INFO  BF_DVM Dev 0 port 144 added sts Success (0)
2023-04-25 08:43:25.893126 INFO  BF_PM bf_pm_port_direction_clear:5226 0:3/0
2023-04-25 08:43:25.893141 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:c 

2023-04-25 08:43:25.896535 DEBUG BF_PORT SDS :0:144:0: MAP: Rx inv=0
2023-04-25 08:43:25.896666 DEBUG BF_PORT SDS :0:144:0: MAP: Tx inv=0
2023-04-25 08:43:25.896785 DEBUG BF_PORT SDS :0:144:1: MAP: Rx inv=1
2023-04-25 08:43:25.896901 DEBUG BF_PORT SDS :0:144:1: MAP: Tx inv=0
2023-04-25 08:43:25.897015 DEBUG BF_PORT SDS :0:144:2: MAP: Rx inv=0
2023-04-25 08:43:25.897127 DEBUG BF_PORT SDS :0:144:2: MAP: Tx inv=0
2023-04-25 08:43:25.897249 DEBUG BF_PORT SDS :0:144:3: MAP: Rx inv=0
2023-04-25 08:43:25.897363 DEBUG BF_PORT SDS :0:144:3: MAP: Tx inv=1
2023-04-25 08:43:25.901893 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.0: AVDD
2023-04-25 08:43:25.902017 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.1: AVDD
2023-04-25 08:43:25.902131 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.2: AVDD
2023-04-25 08:43:25.902245 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.3: AVDD
2023-04-25 08:43:25.902663 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:4/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.902713 DEBUG BF_PORT 0:152: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.902729 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:152:64(speed):0(fec)
2023-04-25 08:43:25.902749 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.902834 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 08:43:25.902854 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 08:43:25.918613 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 08:43:25.918638 DEBUG BF_PORT MAC: DIS: 0:41:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:25.919028 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 152 add.
2023-04-25 08:43:25.919240 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 08:43:25.919260 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 08:43:25.919273 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.919932 DEBUG BF_PORT 0:152: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.919952 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:152:64(speed):0(fec)
2023-04-25 08:43:25.920124 INFO  BF_DVM Dev 0 port 152 added sts Success (0)
2023-04-25 08:43:25.920144 INFO  BF_PM bf_pm_port_direction_clear:5226 0:4/0
2023-04-25 08:43:25.920159 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:10 

2023-04-25 08:43:25.939464 DEBUG BF_PORT SDS :0:152:0: MAP: Rx inv=0
2023-04-25 08:43:25.939638 DEBUG BF_PORT SDS :0:152:0: MAP: Tx inv=1
2023-04-25 08:43:25.939773 DEBUG BF_PORT SDS :0:152:1: MAP: Rx inv=0
2023-04-25 08:43:25.939901 DEBUG BF_PORT SDS :0:152:1: MAP: Tx inv=1
2023-04-25 08:43:25.940037 DEBUG BF_PORT SDS :0:152:2: MAP: Rx inv=1
2023-04-25 08:43:25.940161 DEBUG BF_PORT SDS :0:152:2: MAP: Tx inv=1
2023-04-25 08:43:25.940289 DEBUG BF_PORT SDS :0:152:3: MAP: Rx inv=1
2023-04-25 08:43:25.940422 DEBUG BF_PORT SDS :0:152:3: MAP: Tx inv=0
2023-04-25 08:43:25.945118 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.0: AVDD
2023-04-25 08:43:25.945268 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.1: AVDD
2023-04-25 08:43:25.945398 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.2: AVDD
2023-04-25 08:43:25.945524 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.3: AVDD
2023-04-25 08:43:25.946002 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:5/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.946056 DEBUG BF_PORT 0:160: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.946089 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:160:64(speed):0(fec)
2023-04-25 08:43:25.946139 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.946253 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 08:43:25.946292 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 08:43:25.962420 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 08:43:25.962445 DEBUG BF_PORT MAC: DIS: 0:39:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:25.962841 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 160 add.
2023-04-25 08:43:25.963056 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 08:43:25.963078 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 08:43:25.963097 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.963758 DEBUG BF_PORT 0:160: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.963778 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:160:64(speed):0(fec)
2023-04-25 08:43:25.963972 INFO  BF_DVM Dev 0 port 160 added sts Success (0)
2023-04-25 08:43:25.963991 INFO  BF_PM bf_pm_port_direction_clear:5226 0:5/0
2023-04-25 08:43:25.964006 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:14 

2023-04-25 08:43:25.967447 DEBUG BF_PORT SDS :0:160:0: MAP: Rx inv=1
2023-04-25 08:43:25.967596 DEBUG BF_PORT SDS :0:160:0: MAP: Tx inv=1
2023-04-25 08:43:25.967730 DEBUG BF_PORT SDS :0:160:1: MAP: Rx inv=1
2023-04-25 08:43:25.967848 DEBUG BF_PORT SDS :0:160:1: MAP: Tx inv=1
2023-04-25 08:43:25.967965 DEBUG BF_PORT SDS :0:160:2: MAP: Rx inv=0
2023-04-25 08:43:25.968081 DEBUG BF_PORT SDS :0:160:2: MAP: Tx inv=1
2023-04-25 08:43:25.968197 DEBUG BF_PORT SDS :0:160:3: MAP: Rx inv=0
2023-04-25 08:43:25.968312 DEBUG BF_PORT SDS :0:160:3: MAP: Tx inv=1
2023-04-25 08:43:25.972841 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.0: AVDD
2023-04-25 08:43:25.972966 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.1: AVDD
2023-04-25 08:43:25.973084 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.2: AVDD
2023-04-25 08:43:25.973201 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.3: AVDD
2023-04-25 08:43:25.973655 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:6/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:25.973712 DEBUG BF_PORT 0:168: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.973727 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:168:64(speed):0(fec)
2023-04-25 08:43:25.973751 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:25.973848 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 08:43:25.973871 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 08:43:25.989640 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 08:43:25.989672 DEBUG BF_PORT MAC: DIS: 0:37:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:25.990076 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 168 add.
2023-04-25 08:43:25.990294 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 08:43:25.990314 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 08:43:25.990327 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:25.991001 DEBUG BF_PORT 0:168: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:25.991021 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:168:64(speed):0(fec)
2023-04-25 08:43:25.991192 INFO  BF_DVM Dev 0 port 168 added sts Success (0)
2023-04-25 08:43:25.991212 INFO  BF_PM bf_pm_port_direction_clear:5226 0:6/0
2023-04-25 08:43:25.991228 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:18 

2023-04-25 08:43:25.994395 DEBUG BF_PORT SDS :0:168:0: MAP: Rx inv=0
2023-04-25 08:43:25.994544 DEBUG BF_PORT SDS :0:168:0: MAP: Tx inv=1
2023-04-25 08:43:25.994681 DEBUG BF_PORT SDS :0:168:1: MAP: Rx inv=0
2023-04-25 08:43:25.994813 DEBUG BF_PORT SDS :0:168:1: MAP: Tx inv=1
2023-04-25 08:43:25.994930 DEBUG BF_PORT SDS :0:168:2: MAP: Rx inv=1
2023-04-25 08:43:25.995050 DEBUG BF_PORT SDS :0:168:2: MAP: Tx inv=1
2023-04-25 08:43:25.995166 DEBUG BF_PORT SDS :0:168:3: MAP: Rx inv=1
2023-04-25 08:43:25.995282 DEBUG BF_PORT SDS :0:168:3: MAP: Tx inv=1
2023-04-25 08:43:25.999833 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.0: AVDD
2023-04-25 08:43:25.999958 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.1: AVDD
2023-04-25 08:43:26.000076 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.2: AVDD
2023-04-25 08:43:26.000200 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.3: AVDD
2023-04-25 08:43:26.000722 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:7/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.000765 DEBUG BF_PORT 0:176: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.000784 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:176:64(speed):0(fec)
2023-04-25 08:43:26.000812 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.000899 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 08:43:26.000920 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 08:43:26.016659 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 08:43:26.016686 DEBUG BF_PORT MAC: DIS: 0:35:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.017092 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 176 add.
2023-04-25 08:43:26.017310 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 08:43:26.017331 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 08:43:26.017343 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.018018 DEBUG BF_PORT 0:176: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.018037 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:176:64(speed):0(fec)
2023-04-25 08:43:26.018209 INFO  BF_DVM Dev 0 port 176 added sts Success (0)
2023-04-25 08:43:26.018228 INFO  BF_PM bf_pm_port_direction_clear:5226 0:7/0
2023-04-25 08:43:26.018243 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:1c 

2023-04-25 08:43:26.043453 DEBUG BF_PORT SDS :0:176:0: MAP: Rx inv=1
2023-04-25 08:43:26.043640 DEBUG BF_PORT SDS :0:176:0: MAP: Tx inv=1
2023-04-25 08:43:26.043784 DEBUG BF_PORT SDS :0:176:1: MAP: Rx inv=1
2023-04-25 08:43:26.043915 DEBUG BF_PORT SDS :0:176:1: MAP: Tx inv=1
2023-04-25 08:43:26.044045 DEBUG BF_PORT SDS :0:176:2: MAP: Rx inv=0
2023-04-25 08:43:26.044185 DEBUG BF_PORT SDS :0:176:2: MAP: Tx inv=1
2023-04-25 08:43:26.044310 DEBUG BF_PORT SDS :0:176:3: MAP: Rx inv=0
2023-04-25 08:43:26.044435 DEBUG BF_PORT SDS :0:176:3: MAP: Tx inv=1
2023-04-25 08:43:26.049127 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.0: AVDD
2023-04-25 08:43:26.049276 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.1: AVDD
2023-04-25 08:43:26.049418 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.2: AVDD
2023-04-25 08:43:26.049555 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.3: AVDD
2023-04-25 08:43:26.050044 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:8/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.050121 DEBUG BF_PORT 0:184: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.050151 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:184:64(speed):0(fec)
2023-04-25 08:43:26.050233 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.050357 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 08:43:26.050397 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 08:43:26.066685 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 08:43:26.066715 DEBUG BF_PORT MAC: DIS: 0:33:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.067112 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 184 add.
2023-04-25 08:43:26.067334 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 08:43:26.067356 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 08:43:26.067370 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.068028 DEBUG BF_PORT 0:184: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.068049 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:184:64(speed):0(fec)
2023-04-25 08:43:26.074915 INFO  BF_DVM Dev 0 port 184 added sts Success (0)
2023-04-25 08:43:26.074951 INFO  BF_PM bf_pm_port_direction_clear:5226 0:8/0
2023-04-25 08:43:26.074968 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:20 

2023-04-25 08:43:26.078412 DEBUG BF_PORT SDS :0:184:0: MAP: Rx inv=0
2023-04-25 08:43:26.078576 DEBUG BF_PORT SDS :0:184:0: MAP: Tx inv=1
2023-04-25 08:43:26.078713 DEBUG BF_PORT SDS :0:184:1: MAP: Rx inv=0
2023-04-25 08:43:26.078854 DEBUG BF_PORT SDS :0:184:1: MAP: Tx inv=1
2023-04-25 08:43:26.078970 DEBUG BF_PORT SDS :0:184:2: MAP: Rx inv=1
2023-04-25 08:43:26.079085 DEBUG BF_PORT SDS :0:184:2: MAP: Tx inv=1
2023-04-25 08:43:26.079203 DEBUG BF_PORT SDS :0:184:3: MAP: Rx inv=1
2023-04-25 08:43:26.079317 DEBUG BF_PORT SDS :0:184:3: MAP: Tx inv=1
2023-04-25 08:43:26.083921 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.0: AVDD
2023-04-25 08:43:26.084074 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.1: AVDD
2023-04-25 08:43:26.084201 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.2: AVDD
2023-04-25 08:43:26.084331 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.3: AVDD
2023-04-25 08:43:26.084828 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:25/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.084976 DEBUG BF_PORT 0:188: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.085011 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:188:64(speed):0(fec)
2023-04-25 08:43:26.085059 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.085167 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 08:43:26.085200 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 08:43:26.101253 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 08:43:26.101282 DEBUG BF_PORT MAC: DIS: 0:63:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.101694 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 188 add.
2023-04-25 08:43:26.101918 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 08:43:26.101944 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 08:43:26.101964 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.102636 DEBUG BF_PORT 0:188: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.102658 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:188:64(speed):0(fec)
2023-04-25 08:43:26.102838 INFO  BF_DVM Dev 0 port 188 added sts Success (0)
2023-04-25 08:43:26.102859 INFO  BF_PM bf_pm_port_direction_clear:5226 0:25/0
2023-04-25 08:43:26.102883 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:64 

2023-04-25 08:43:26.106434 DEBUG BF_PORT SDS :0:188:0: MAP: Rx inv=0
2023-04-25 08:43:26.106573 DEBUG BF_PORT SDS :0:188:0: MAP: Tx inv=0
2023-04-25 08:43:26.106696 DEBUG BF_PORT SDS :0:188:1: MAP: Rx inv=0
2023-04-25 08:43:26.106816 DEBUG BF_PORT SDS :0:188:1: MAP: Tx inv=0
2023-04-25 08:43:26.106938 DEBUG BF_PORT SDS :0:188:2: MAP: Rx inv=1
2023-04-25 08:43:26.107057 DEBUG BF_PORT SDS :0:188:2: MAP: Tx inv=0
2023-04-25 08:43:26.107179 DEBUG BF_PORT SDS :0:188:3: MAP: Rx inv=1
2023-04-25 08:43:26.107300 DEBUG BF_PORT SDS :0:188:3: MAP: Tx inv=0
2023-04-25 08:43:26.111865 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.0: AVDD
2023-04-25 08:43:26.111995 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.1: AVDD
2023-04-25 08:43:26.112118 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.2: AVDD
2023-04-25 08:43:26.112239 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.3: AVDD
2023-04-25 08:43:26.112708 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:26/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.112931 DEBUG BF_PORT 0:180: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.112984 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:180:64(speed):0(fec)
2023-04-25 08:43:26.113059 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.113192 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 08:43:26.113251 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 08:43:26.129655 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 08:43:26.129683 DEBUG BF_PORT MAC: DIS: 0:61:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.130088 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 180 add.
2023-04-25 08:43:26.130310 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 08:43:26.130333 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 08:43:26.130346 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.131038 DEBUG BF_PORT 0:180: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.131089 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:180:64(speed):0(fec)
2023-04-25 08:43:26.131263 INFO  BF_DVM Dev 0 port 180 added sts Success (0)
2023-04-25 08:43:26.131284 INFO  BF_PM bf_pm_port_direction_clear:5226 0:26/0
2023-04-25 08:43:26.131301 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:68 

2023-04-25 08:43:26.134391 DEBUG BF_PORT SDS :0:180:0: MAP: Rx inv=1
2023-04-25 08:43:26.134525 DEBUG BF_PORT SDS :0:180:0: MAP: Tx inv=0
2023-04-25 08:43:26.134641 DEBUG BF_PORT SDS :0:180:1: MAP: Rx inv=1
2023-04-25 08:43:26.134757 DEBUG BF_PORT SDS :0:180:1: MAP: Tx inv=0
2023-04-25 08:43:26.134871 DEBUG BF_PORT SDS :0:180:2: MAP: Rx inv=0
2023-04-25 08:43:26.134986 DEBUG BF_PORT SDS :0:180:2: MAP: Tx inv=0
2023-04-25 08:43:26.135101 DEBUG BF_PORT SDS :0:180:3: MAP: Rx inv=0
2023-04-25 08:43:26.135215 DEBUG BF_PORT SDS :0:180:3: MAP: Tx inv=0
2023-04-25 08:43:26.139775 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.0: AVDD
2023-04-25 08:43:26.139900 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.1: AVDD
2023-04-25 08:43:26.140016 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.2: AVDD
2023-04-25 08:43:26.140133 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.3: AVDD
2023-04-25 08:43:26.140602 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:27/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.140693 DEBUG BF_PORT 0:172: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.140718 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:172:64(speed):0(fec)
2023-04-25 08:43:26.140751 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.140857 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 08:43:26.140944 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 08:43:26.157445 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 08:43:26.157473 DEBUG BF_PORT MAC: DIS: 0:59:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.157905 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 172 add.
2023-04-25 08:43:26.158161 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 08:43:26.158199 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 08:43:26.158233 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.158972 DEBUG BF_PORT 0:172: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.159015 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:172:64(speed):0(fec)
2023-04-25 08:43:26.159189 INFO  BF_DVM Dev 0 port 172 added sts Success (0)
2023-04-25 08:43:26.159209 INFO  BF_PM bf_pm_port_direction_clear:5226 0:27/0
2023-04-25 08:43:26.159228 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:6c 

2023-04-25 08:43:26.162461 DEBUG BF_PORT SDS :0:172:0: MAP: Rx inv=0
2023-04-25 08:43:26.162622 DEBUG BF_PORT SDS :0:172:0: MAP: Tx inv=0
2023-04-25 08:43:26.162755 DEBUG BF_PORT SDS :0:172:1: MAP: Rx inv=0
2023-04-25 08:43:26.162877 DEBUG BF_PORT SDS :0:172:1: MAP: Tx inv=0
2023-04-25 08:43:26.162993 DEBUG BF_PORT SDS :0:172:2: MAP: Rx inv=1
2023-04-25 08:43:26.163107 DEBUG BF_PORT SDS :0:172:2: MAP: Tx inv=0
2023-04-25 08:43:26.163223 DEBUG BF_PORT SDS :0:172:3: MAP: Rx inv=1
2023-04-25 08:43:26.163338 DEBUG BF_PORT SDS :0:172:3: MAP: Tx inv=0
2023-04-25 08:43:26.167897 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.0: AVDD
2023-04-25 08:43:26.168022 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.1: AVDD
2023-04-25 08:43:26.168138 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.2: AVDD
2023-04-25 08:43:26.168253 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.3: AVDD
2023-04-25 08:43:26.168754 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:28/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.168887 DEBUG BF_PORT 0:164: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.168921 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:164:64(speed):0(fec)
2023-04-25 08:43:26.169085 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.169201 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 08:43:26.169249 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 08:43:26.185596 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 08:43:26.185624 DEBUG BF_PORT MAC: DIS: 0:57:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.186020 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 164 add.
2023-04-25 08:43:26.186237 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 08:43:26.186258 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 08:43:26.186271 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.186941 DEBUG BF_PORT 0:164: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.186959 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:164:64(speed):0(fec)
2023-04-25 08:43:26.187130 INFO  BF_DVM Dev 0 port 164 added sts Success (0)
2023-04-25 08:43:26.187149 INFO  BF_PM bf_pm_port_direction_clear:5226 0:28/0
2023-04-25 08:43:26.187165 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:70 

2023-04-25 08:43:26.190415 DEBUG BF_PORT SDS :0:164:0: MAP: Rx inv=1
2023-04-25 08:43:26.190547 DEBUG BF_PORT SDS :0:164:0: MAP: Tx inv=0
2023-04-25 08:43:26.190663 DEBUG BF_PORT SDS :0:164:1: MAP: Rx inv=1
2023-04-25 08:43:26.190777 DEBUG BF_PORT SDS :0:164:1: MAP: Tx inv=0
2023-04-25 08:43:26.190894 DEBUG BF_PORT SDS :0:164:2: MAP: Rx inv=0
2023-04-25 08:43:26.191010 DEBUG BF_PORT SDS :0:164:2: MAP: Tx inv=0
2023-04-25 08:43:26.191126 DEBUG BF_PORT SDS :0:164:3: MAP: Rx inv=0
2023-04-25 08:43:26.191242 DEBUG BF_PORT SDS :0:164:3: MAP: Tx inv=0
2023-04-25 08:43:26.195796 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.0: AVDD
2023-04-25 08:43:26.195920 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.1: AVDD
2023-04-25 08:43:26.196035 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.2: AVDD
2023-04-25 08:43:26.196151 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.3: AVDD
2023-04-25 08:43:26.196569 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:29/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.196635 DEBUG BF_PORT 0:148: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.196649 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:148:64(speed):0(fec)
2023-04-25 08:43:26.196670 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.196760 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 08:43:26.196803 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 08:43:26.212666 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 08:43:26.212693 DEBUG BF_PORT MAC: DIS: 0:53:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.213096 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 148 add.
2023-04-25 08:43:26.213313 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 08:43:26.213335 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 08:43:26.213348 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.214039 DEBUG BF_PORT 0:148: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.214057 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:148:64(speed):0(fec)
2023-04-25 08:43:26.214229 INFO  BF_DVM Dev 0 port 148 added sts Success (0)
2023-04-25 08:43:26.214248 INFO  BF_PM bf_pm_port_direction_clear:5226 0:29/0
2023-04-25 08:43:26.214264 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:74 

2023-04-25 08:43:26.217429 DEBUG BF_PORT SDS :0:148:0: MAP: Rx inv=1
2023-04-25 08:43:26.217584 DEBUG BF_PORT SDS :0:148:0: MAP: Tx inv=1
2023-04-25 08:43:26.217701 DEBUG BF_PORT SDS :0:148:1: MAP: Rx inv=0
2023-04-25 08:43:26.217817 DEBUG BF_PORT SDS :0:148:1: MAP: Tx inv=1
2023-04-25 08:43:26.217943 DEBUG BF_PORT SDS :0:148:2: MAP: Rx inv=0
2023-04-25 08:43:26.218058 DEBUG BF_PORT SDS :0:148:2: MAP: Tx inv=1
2023-04-25 08:43:26.218173 DEBUG BF_PORT SDS :0:148:3: MAP: Rx inv=0
2023-04-25 08:43:26.218286 DEBUG BF_PORT SDS :0:148:3: MAP: Tx inv=1
2023-04-25 08:43:26.222860 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.0: AVDD
2023-04-25 08:43:26.222982 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.1: AVDD
2023-04-25 08:43:26.223100 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.2: AVDD
2023-04-25 08:43:26.223216 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.3: AVDD
2023-04-25 08:43:26.223589 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:30/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.223666 DEBUG BF_PORT 0:156: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.223682 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:156:64(speed):0(fec)
2023-04-25 08:43:26.223711 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.223799 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 08:43:26.223821 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 08:43:26.239707 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 08:43:26.239735 DEBUG BF_PORT MAC: DIS: 0:55:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.240127 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 156 add.
2023-04-25 08:43:26.240340 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 08:43:26.240362 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 08:43:26.240375 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.241053 DEBUG BF_PORT 0:156: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.241073 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:156:64(speed):0(fec)
2023-04-25 08:43:26.241264 INFO  BF_DVM Dev 0 port 156 added sts Success (0)
2023-04-25 08:43:26.241284 INFO  BF_PM bf_pm_port_direction_clear:5226 0:30/0
2023-04-25 08:43:26.241299 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:78 

2023-04-25 08:43:26.244461 DEBUG BF_PORT SDS :0:156:0: MAP: Rx inv=0
2023-04-25 08:43:26.244628 DEBUG BF_PORT SDS :0:156:0: MAP: Tx inv=1
2023-04-25 08:43:26.244762 DEBUG BF_PORT SDS :0:156:1: MAP: Rx inv=0
2023-04-25 08:43:26.244883 DEBUG BF_PORT SDS :0:156:1: MAP: Tx inv=1
2023-04-25 08:43:26.244999 DEBUG BF_PORT SDS :0:156:2: MAP: Rx inv=1
2023-04-25 08:43:26.245113 DEBUG BF_PORT SDS :0:156:2: MAP: Tx inv=0
2023-04-25 08:43:26.245230 DEBUG BF_PORT SDS :0:156:3: MAP: Rx inv=1
2023-04-25 08:43:26.245344 DEBUG BF_PORT SDS :0:156:3: MAP: Tx inv=0
2023-04-25 08:43:26.249902 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.0: AVDD
2023-04-25 08:43:26.250025 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.1: AVDD
2023-04-25 08:43:26.250140 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.2: AVDD
2023-04-25 08:43:26.250254 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.3: AVDD
2023-04-25 08:43:26.250771 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:31/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.250853 DEBUG BF_PORT 0:132: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.250873 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:132:64(speed):0(fec)
2023-04-25 08:43:26.250902 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.250998 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 08:43:26.251019 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 08:43:26.266814 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 08:43:26.266840 DEBUG BF_PORT MAC: DIS: 0:49:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.267235 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 132 add.
2023-04-25 08:43:26.267452 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 08:43:26.267483 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 08:43:26.267497 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.268188 DEBUG BF_PORT 0:132: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.268234 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:132:64(speed):0(fec)
2023-04-25 08:43:26.268407 INFO  BF_DVM Dev 0 port 132 added sts Success (0)
2023-04-25 08:43:26.268427 INFO  BF_PM bf_pm_port_direction_clear:5226 0:31/0
2023-04-25 08:43:26.268442 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:7c 

2023-04-25 08:43:26.271428 DEBUG BF_PORT SDS :0:132:0: MAP: Rx inv=1
2023-04-25 08:43:26.271580 DEBUG BF_PORT SDS :0:132:0: MAP: Tx inv=1
2023-04-25 08:43:26.271715 DEBUG BF_PORT SDS :0:132:1: MAP: Rx inv=0
2023-04-25 08:43:26.271844 DEBUG BF_PORT SDS :0:132:1: MAP: Tx inv=0
2023-04-25 08:43:26.271974 DEBUG BF_PORT SDS :0:132:2: MAP: Rx inv=1
2023-04-25 08:43:26.272089 DEBUG BF_PORT SDS :0:132:2: MAP: Tx inv=0
2023-04-25 08:43:26.272202 DEBUG BF_PORT SDS :0:132:3: MAP: Rx inv=1
2023-04-25 08:43:26.272316 DEBUG BF_PORT SDS :0:132:3: MAP: Tx inv=0
2023-04-25 08:43:26.276877 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.0: AVDD
2023-04-25 08:43:26.277000 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.1: AVDD
2023-04-25 08:43:26.277117 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.2: AVDD
2023-04-25 08:43:26.277231 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.3: AVDD
2023-04-25 08:43:26.277639 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:32/0:64(speed):0(fec):4(n_lanes)
2023-04-25 08:43:26.277718 DEBUG BF_PORT 0:140: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.277738 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:140:64(speed):0(fec)
2023-04-25 08:43:26.277760 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.277851 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 08:43:26.277873 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 08:43:26.293712 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 08:43:26.293738 DEBUG BF_PORT MAC: DIS: 0:51:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 08:43:26.294139 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 140 add.
2023-04-25 08:43:26.294353 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 08:43:26.294374 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 08:43:26.294386 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:43:26.295079 DEBUG BF_PORT 0:140: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:43:26.295114 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:140:64(speed):0(fec)
2023-04-25 08:43:26.295300 INFO  BF_DVM Dev 0 port 140 added sts Success (0)
2023-04-25 08:43:26.295320 INFO  BF_PM bf_pm_port_direction_clear:5226 0:32/0
2023-04-25 08:43:26.295341 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:80 

2023-04-25 08:43:26.298416 DEBUG BF_PORT SDS :0:140:0: MAP: Rx inv=0
2023-04-25 08:43:26.298546 DEBUG BF_PORT SDS :0:140:0: MAP: Tx inv=1
2023-04-25 08:43:26.298662 DEBUG BF_PORT SDS :0:140:1: MAP: Rx inv=0
2023-04-25 08:43:26.298778 DEBUG BF_PORT SDS :0:140:1: MAP: Tx inv=1
2023-04-25 08:43:26.298896 DEBUG BF_PORT SDS :0:140:2: MAP: Rx inv=1
2023-04-25 08:43:26.299009 DEBUG BF_PORT SDS :0:140:2: MAP: Tx inv=0
2023-04-25 08:43:26.299125 DEBUG BF_PORT SDS :0:140:3: MAP: Rx inv=1
2023-04-25 08:43:26.299245 DEBUG BF_PORT SDS :0:140:3: MAP: Tx inv=0
2023-04-25 08:43:26.303818 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.0: AVDD
2023-04-25 08:43:26.303944 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.1: AVDD
2023-04-25 08:43:26.304062 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.2: AVDD
2023-04-25 08:43:26.304188 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.3: AVDD
2023-04-25 08:43:26.304851 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:1/0:1(loopback_mode)
2023-04-25 08:43:26.519992 DEBUG BF_PORT port_mgr_port_enable:149:0:128:1(enb)
2023-04-25 08:43:26.520071 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:1(enb)
2023-04-25 08:43:26.520099 DEBUG BF_PORT PRT :0:128:-: Enable
2023-04-25 08:43:26.520139 INFO  BF_TM Set dev:0 port:128 admin_state:1
2023-04-25 08:43:26.520166 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 08:43:26.520207 INFO  BF_TM Set dev:0 port:128 admin_state:0
2023-04-25 08:43:26.520241 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 08:43:26.520279 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 08:43:26.520308 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 08:43:26.520332 DEBUG BF_PORT port_mgr_port_enable:149:0:128:0(enb)
2023-04-25 08:43:26.520354 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:0(enb)
2023-04-25 08:43:26.520382 DEBUG BF_PORT PRT :0:128:-: Disable
2023-04-25 08:43:26.520454 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.520576 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 08:43:26.520613 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 08:43:26.536138 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 08:43:26.537004 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 1/0 (128) : MAC : 23/0
2023-04-25 08:43:26.537032 DEBUG BF_PORT 0:128: RTESTMODE = 0
2023-04-25 08:43:26.541544 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:2/0:1(loopback_mode)
2023-04-25 08:43:26.756214 DEBUG BF_PORT port_mgr_port_enable:149:0:136:1(enb)
2023-04-25 08:43:26.756293 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:1(enb)
2023-04-25 08:43:26.756322 DEBUG BF_PORT PRT :0:136:-: Enable
2023-04-25 08:43:26.756361 INFO  BF_TM Set dev:0 port:136 admin_state:1
2023-04-25 08:43:26.756417 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 08:43:26.756472 INFO  BF_TM Set dev:0 port:136 admin_state:0
2023-04-25 08:43:26.756502 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 08:43:26.756547 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 08:43:26.756584 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 08:43:26.756608 DEBUG BF_PORT port_mgr_port_enable:149:0:136:0(enb)
2023-04-25 08:43:26.756632 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:0(enb)
2023-04-25 08:43:26.756656 DEBUG BF_PORT PRT :0:136:-: Disable
2023-04-25 08:43:26.756685 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.756791 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 08:43:26.756827 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 08:43:26.772215 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 08:43:26.773074 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 2/0 (136) : MAC : 22/0
2023-04-25 08:43:26.773103 DEBUG BF_PORT 0:136: RTESTMODE = 0
2023-04-25 08:43:26.777523 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:3/0:1(loopback_mode)
2023-04-25 08:43:26.991852 DEBUG BF_PORT port_mgr_port_enable:149:0:144:1(enb)
2023-04-25 08:43:26.991894 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:1(enb)
2023-04-25 08:43:26.991908 DEBUG BF_PORT PRT :0:144:-: Enable
2023-04-25 08:43:26.991930 INFO  BF_TM Set dev:0 port:144 admin_state:1
2023-04-25 08:43:26.991944 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 08:43:26.991965 INFO  BF_TM Set dev:0 port:144 admin_state:0
2023-04-25 08:43:26.991982 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 08:43:26.992022 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 08:43:26.992037 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 08:43:26.992048 DEBUG BF_PORT port_mgr_port_enable:149:0:144:0(enb)
2023-04-25 08:43:26.992060 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:0(enb)
2023-04-25 08:43:26.992073 DEBUG BF_PORT PRT :0:144:-: Disable
2023-04-25 08:43:26.992085 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:26.992172 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 08:43:26.992197 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 08:43:27.007573 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 08:43:27.008444 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 3/0 (144) : MAC : 21/0
2023-04-25 08:43:27.008471 DEBUG BF_PORT 0:144: RTESTMODE = 0
2023-04-25 08:43:27.012882 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:4/0:1(loopback_mode)
2023-04-25 08:43:27.227605 DEBUG BF_PORT port_mgr_port_enable:149:0:152:1(enb)
2023-04-25 08:43:27.227648 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:1(enb)
2023-04-25 08:43:27.227663 DEBUG BF_PORT PRT :0:152:-: Enable
2023-04-25 08:43:27.227686 INFO  BF_TM Set dev:0 port:152 admin_state:1
2023-04-25 08:43:27.227700 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 08:43:27.227722 INFO  BF_TM Set dev:0 port:152 admin_state:0
2023-04-25 08:43:27.227741 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 08:43:27.227763 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 08:43:27.227776 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 08:43:27.227787 DEBUG BF_PORT port_mgr_port_enable:149:0:152:0(enb)
2023-04-25 08:43:27.227800 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:0(enb)
2023-04-25 08:43:27.227813 DEBUG BF_PORT PRT :0:152:-: Disable
2023-04-25 08:43:27.227825 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:27.227911 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 08:43:27.227933 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 08:43:27.243275 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 08:43:27.244130 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 4/0 (152) : MAC : 20/0
2023-04-25 08:43:27.244152 DEBUG BF_PORT 0:152: RTESTMODE = 0
2023-04-25 08:43:27.248610 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:5/0:1(loopback_mode)
2023-04-25 08:43:27.463350 DEBUG BF_PORT port_mgr_port_enable:149:0:160:1(enb)
2023-04-25 08:43:27.463393 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:1(enb)
2023-04-25 08:43:27.463408 DEBUG BF_PORT PRT :0:160:-: Enable
2023-04-25 08:43:27.463430 INFO  BF_TM Set dev:0 port:160 admin_state:1
2023-04-25 08:43:27.463443 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 08:43:27.463465 INFO  BF_TM Set dev:0 port:160 admin_state:0
2023-04-25 08:43:27.463479 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 08:43:27.463499 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 08:43:27.463514 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 08:43:27.463525 DEBUG BF_PORT port_mgr_port_enable:149:0:160:0(enb)
2023-04-25 08:43:27.463537 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:0(enb)
2023-04-25 08:43:27.463549 DEBUG BF_PORT PRT :0:160:-: Disable
2023-04-25 08:43:27.463562 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:27.463648 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 08:43:27.463671 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 08:43:27.479045 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 08:43:27.479899 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 5/0 (160) : MAC : 19/0
2023-04-25 08:43:27.479920 DEBUG BF_PORT 0:160: RTESTMODE = 0
2023-04-25 08:43:27.484350 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:6/0:1(loopback_mode)
2023-04-25 08:43:27.699205 DEBUG BF_PORT port_mgr_port_enable:149:0:168:1(enb)
2023-04-25 08:43:27.699248 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:1(enb)
2023-04-25 08:43:27.699263 DEBUG BF_PORT PRT :0:168:-: Enable
2023-04-25 08:43:27.699284 INFO  BF_TM Set dev:0 port:168 admin_state:1
2023-04-25 08:43:27.699299 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 08:43:27.699321 INFO  BF_TM Set dev:0 port:168 admin_state:0
2023-04-25 08:43:27.699334 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 08:43:27.699355 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 08:43:27.699368 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 08:43:27.699380 DEBUG BF_PORT port_mgr_port_enable:149:0:168:0(enb)
2023-04-25 08:43:27.699391 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:0(enb)
2023-04-25 08:43:27.699403 DEBUG BF_PORT PRT :0:168:-: Disable
2023-04-25 08:43:27.699415 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:27.699501 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 08:43:27.699522 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 08:43:27.714869 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 08:43:27.715721 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 6/0 (168) : MAC : 18/0
2023-04-25 08:43:27.715742 DEBUG BF_PORT 0:168: RTESTMODE = 0
2023-04-25 08:43:27.720280 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:7/0:1(loopback_mode)
2023-04-25 08:43:27.935470 DEBUG BF_PORT port_mgr_port_enable:149:0:176:1(enb)
2023-04-25 08:43:27.935514 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:1(enb)
2023-04-25 08:43:27.935548 DEBUG BF_PORT PRT :0:176:-: Enable
2023-04-25 08:43:27.935569 INFO  BF_TM Set dev:0 port:176 admin_state:1
2023-04-25 08:43:27.935583 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 08:43:27.935604 INFO  BF_TM Set dev:0 port:176 admin_state:0
2023-04-25 08:43:27.935617 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 08:43:27.935637 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 08:43:27.935679 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 08:43:27.935691 DEBUG BF_PORT port_mgr_port_enable:149:0:176:0(enb)
2023-04-25 08:43:27.935703 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:0(enb)
2023-04-25 08:43:27.935715 DEBUG BF_PORT PRT :0:176:-: Disable
2023-04-25 08:43:27.935727 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:27.935813 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 08:43:27.935834 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 08:43:27.951188 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 08:43:27.952045 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 7/0 (176) : MAC : 17/0
2023-04-25 08:43:27.952066 DEBUG BF_PORT 0:176: RTESTMODE = 0
2023-04-25 08:43:27.956455 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:8/0:1(loopback_mode)
2023-04-25 08:43:28.170894 DEBUG BF_PORT port_mgr_port_enable:149:0:184:1(enb)
2023-04-25 08:43:28.170944 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:1(enb)
2023-04-25 08:43:28.170968 DEBUG BF_PORT PRT :0:184:-: Enable
2023-04-25 08:43:28.171003 INFO  BF_TM Set dev:0 port:184 admin_state:1
2023-04-25 08:43:28.171029 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 08:43:28.171077 INFO  BF_TM Set dev:0 port:184 admin_state:0
2023-04-25 08:43:28.171102 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 08:43:28.171141 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 08:43:28.171162 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 08:43:28.171181 DEBUG BF_PORT port_mgr_port_enable:149:0:184:0(enb)
2023-04-25 08:43:28.171202 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:0(enb)
2023-04-25 08:43:28.171222 DEBUG BF_PORT PRT :0:184:-: Disable
2023-04-25 08:43:28.171242 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:28.171342 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 08:43:28.171366 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 08:43:28.186712 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 08:43:28.187588 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 8/0 (184) : MAC : 16/0
2023-04-25 08:43:28.187617 DEBUG BF_PORT 0:184: RTESTMODE = 0
2023-04-25 08:43:28.192256 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:25/0:1(loopback_mode)
2023-04-25 08:43:28.407684 DEBUG BF_PORT port_mgr_port_enable:149:0:188:1(enb)
2023-04-25 08:43:28.407728 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:1(enb)
2023-04-25 08:43:28.407743 DEBUG BF_PORT PRT :0:188:-: Enable
2023-04-25 08:43:28.407765 INFO  BF_TM Set dev:0 port:188 admin_state:1
2023-04-25 08:43:28.407779 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 08:43:28.407800 INFO  BF_TM Set dev:0 port:188 admin_state:0
2023-04-25 08:43:28.407820 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 08:43:28.407842 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 08:43:28.407855 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 08:43:28.407867 DEBUG BF_PORT port_mgr_port_enable:149:0:188:0(enb)
2023-04-25 08:43:28.407879 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:0(enb)
2023-04-25 08:43:28.407891 DEBUG BF_PORT PRT :0:188:-: Disable
2023-04-25 08:43:28.407904 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:28.407990 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 08:43:28.408011 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 08:43:28.423351 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 08:43:28.424226 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 25/0 (188) : MAC : 31/0
2023-04-25 08:43:28.424250 DEBUG BF_PORT 0:188: RTESTMODE = 0
2023-04-25 08:43:28.428763 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:26/0:1(loopback_mode)
2023-04-25 08:43:28.643653 DEBUG BF_PORT port_mgr_port_enable:149:0:180:1(enb)
2023-04-25 08:43:28.643697 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:1(enb)
2023-04-25 08:43:28.643712 DEBUG BF_PORT PRT :0:180:-: Enable
2023-04-25 08:43:28.643734 INFO  BF_TM Set dev:0 port:180 admin_state:1
2023-04-25 08:43:28.643748 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 08:43:28.643771 INFO  BF_TM Set dev:0 port:180 admin_state:0
2023-04-25 08:43:28.643784 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 08:43:28.643805 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 08:43:28.643818 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 08:43:28.643830 DEBUG BF_PORT port_mgr_port_enable:149:0:180:0(enb)
2023-04-25 08:43:28.643841 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:0(enb)
2023-04-25 08:43:28.643853 DEBUG BF_PORT PRT :0:180:-: Disable
2023-04-25 08:43:28.643865 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:28.643953 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 08:43:28.643988 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 08:43:28.659351 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 08:43:28.660213 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 26/0 (180) : MAC : 30/0
2023-04-25 08:43:28.660237 DEBUG BF_PORT 0:180: RTESTMODE = 0
2023-04-25 08:43:28.664904 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:27/0:1(loopback_mode)
2023-04-25 08:43:28.879529 DEBUG BF_PORT port_mgr_port_enable:149:0:172:1(enb)
2023-04-25 08:43:28.879588 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:1(enb)
2023-04-25 08:43:28.879614 DEBUG BF_PORT PRT :0:172:-: Enable
2023-04-25 08:43:28.879653 INFO  BF_TM Set dev:0 port:172 admin_state:1
2023-04-25 08:43:28.879678 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 08:43:28.879715 INFO  BF_TM Set dev:0 port:172 admin_state:0
2023-04-25 08:43:28.879744 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 08:43:28.879781 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 08:43:28.879811 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 08:43:28.879834 DEBUG BF_PORT port_mgr_port_enable:149:0:172:0(enb)
2023-04-25 08:43:28.879857 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:0(enb)
2023-04-25 08:43:28.879890 DEBUG BF_PORT PRT :0:172:-: Disable
2023-04-25 08:43:28.879924 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:28.880028 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 08:43:28.880066 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 08:43:28.895408 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 08:43:28.896268 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 27/0 (172) : MAC : 29/0
2023-04-25 08:43:28.896290 DEBUG BF_PORT 0:172: RTESTMODE = 0
2023-04-25 08:43:28.900901 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:28/0:1(loopback_mode)
2023-04-25 08:43:29.116352 DEBUG BF_PORT port_mgr_port_enable:149:0:164:1(enb)
2023-04-25 08:43:29.116398 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:1(enb)
2023-04-25 08:43:29.116415 DEBUG BF_PORT PRT :0:164:-: Enable
2023-04-25 08:43:29.116436 INFO  BF_TM Set dev:0 port:164 admin_state:1
2023-04-25 08:43:29.116449 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 08:43:29.116472 INFO  BF_TM Set dev:0 port:164 admin_state:0
2023-04-25 08:43:29.116494 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 08:43:29.116521 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 08:43:29.116544 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 08:43:29.116557 DEBUG BF_PORT port_mgr_port_enable:149:0:164:0(enb)
2023-04-25 08:43:29.116570 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:0(enb)
2023-04-25 08:43:29.116583 DEBUG BF_PORT PRT :0:164:-: Disable
2023-04-25 08:43:29.116596 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:29.116687 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 08:43:29.116710 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 08:43:29.132032 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 08:43:29.132896 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 28/0 (164) : MAC : 28/0
2023-04-25 08:43:29.132924 DEBUG BF_PORT 0:164: RTESTMODE = 0
2023-04-25 08:43:29.137465 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:29/0:1(loopback_mode)
2023-04-25 08:43:29.351897 DEBUG BF_PORT port_mgr_port_enable:149:0:148:1(enb)
2023-04-25 08:43:29.351942 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:1(enb)
2023-04-25 08:43:29.351957 DEBUG BF_PORT PRT :0:148:-: Enable
2023-04-25 08:43:29.351978 INFO  BF_TM Set dev:0 port:148 admin_state:1
2023-04-25 08:43:29.351992 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 08:43:29.352048 INFO  BF_TM Set dev:0 port:148 admin_state:0
2023-04-25 08:43:29.352066 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 08:43:29.352087 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 08:43:29.352101 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 08:43:29.352112 DEBUG BF_PORT port_mgr_port_enable:149:0:148:0(enb)
2023-04-25 08:43:29.352129 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:0(enb)
2023-04-25 08:43:29.352148 DEBUG BF_PORT PRT :0:148:-: Disable
2023-04-25 08:43:29.352166 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:29.352259 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 08:43:29.352282 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 08:43:29.367650 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 08:43:29.368508 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 29/0 (148) : MAC : 26/0
2023-04-25 08:43:29.368538 DEBUG BF_PORT 0:148: RTESTMODE = 0
2023-04-25 08:43:29.373086 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:30/0:1(loopback_mode)
2023-04-25 08:43:29.588202 DEBUG BF_PORT port_mgr_port_enable:149:0:156:1(enb)
2023-04-25 08:43:29.588236 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:1(enb)
2023-04-25 08:43:29.588250 DEBUG BF_PORT PRT :0:156:-: Enable
2023-04-25 08:43:29.588271 INFO  BF_TM Set dev:0 port:156 admin_state:1
2023-04-25 08:43:29.588285 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 08:43:29.588304 INFO  BF_TM Set dev:0 port:156 admin_state:0
2023-04-25 08:43:29.588317 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 08:43:29.588337 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 08:43:29.588350 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 08:43:29.588362 DEBUG BF_PORT port_mgr_port_enable:149:0:156:0(enb)
2023-04-25 08:43:29.588374 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:0(enb)
2023-04-25 08:43:29.588402 DEBUG BF_PORT PRT :0:156:-: Disable
2023-04-25 08:43:29.588425 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:29.588512 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 08:43:29.588535 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 08:43:29.603933 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 08:43:29.604803 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 30/0 (156) : MAC : 27/0
2023-04-25 08:43:29.604829 DEBUG BF_PORT 0:156: RTESTMODE = 0
2023-04-25 08:43:29.609334 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:31/0:1(loopback_mode)
2023-04-25 08:43:29.824105 DEBUG BF_PORT port_mgr_port_enable:149:0:132:1(enb)
2023-04-25 08:43:29.824137 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:1(enb)
2023-04-25 08:43:29.824151 DEBUG BF_PORT PRT :0:132:-: Enable
2023-04-25 08:43:29.824172 INFO  BF_TM Set dev:0 port:132 admin_state:1
2023-04-25 08:43:29.824185 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 08:43:29.824205 INFO  BF_TM Set dev:0 port:132 admin_state:0
2023-04-25 08:43:29.824218 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 08:43:29.824237 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 08:43:29.824253 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 08:43:29.824265 DEBUG BF_PORT port_mgr_port_enable:149:0:132:0(enb)
2023-04-25 08:43:29.824277 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:0(enb)
2023-04-25 08:43:29.824289 DEBUG BF_PORT PRT :0:132:-: Disable
2023-04-25 08:43:29.824301 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:29.824404 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 08:43:29.824435 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 08:43:29.839822 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 08:43:29.840677 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 31/0 (132) : MAC : 24/0
2023-04-25 08:43:29.840703 DEBUG BF_PORT 0:132: RTESTMODE = 0
2023-04-25 08:43:29.845205 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:32/0:1(loopback_mode)
2023-04-25 08:43:30.059923 DEBUG BF_PORT port_mgr_port_enable:149:0:140:1(enb)
2023-04-25 08:43:30.059971 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:1(enb)
2023-04-25 08:43:30.059987 DEBUG BF_PORT PRT :0:140:-: Enable
2023-04-25 08:43:30.060009 INFO  BF_TM Set dev:0 port:140 admin_state:1
2023-04-25 08:43:30.060023 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 08:43:30.060045 INFO  BF_TM Set dev:0 port:140 admin_state:0
2023-04-25 08:43:30.060059 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 08:43:30.060079 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 08:43:30.060096 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 08:43:30.060108 DEBUG BF_PORT port_mgr_port_enable:149:0:140:0(enb)
2023-04-25 08:43:30.060120 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:0(enb)
2023-04-25 08:43:30.060133 DEBUG BF_PORT PRT :0:140:-: Disable
2023-04-25 08:43:30.060145 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:30.060231 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 08:43:30.060255 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 08:43:30.075621 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 08:43:30.076485 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 32/0 (140) : MAC : 25/0
2023-04-25 08:43:30.076512 DEBUG BF_PORT 0:140: RTESTMODE = 0
2023-04-25 08:43:30.081874 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/0:2(an_policy)
2023-04-25 08:43:30.081904 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/1:2(an_policy)
2023-04-25 08:43:30.081916 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/2:2(an_policy)
2023-04-25 08:43:30.081927 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/3:2(an_policy)
2023-04-25 08:43:30.081939 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/0:2(an_policy)
2023-04-25 08:43:30.081950 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/1:2(an_policy)
2023-04-25 08:43:30.081962 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/2:2(an_policy)
2023-04-25 08:43:30.081973 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/3:2(an_policy)
2023-04-25 08:43:30.081984 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/0:2(an_policy)
2023-04-25 08:43:30.081995 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/1:2(an_policy)
2023-04-25 08:43:30.082006 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/2:2(an_policy)
2023-04-25 08:43:30.082017 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/3:2(an_policy)
2023-04-25 08:43:30.082028 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/0:2(an_policy)
2023-04-25 08:43:30.082039 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/1:2(an_policy)
2023-04-25 08:43:30.082051 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/2:2(an_policy)
2023-04-25 08:43:30.082062 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/3:2(an_policy)
2023-04-25 08:43:30.082073 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/0:2(an_policy)
2023-04-25 08:43:30.082084 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/1:2(an_policy)
2023-04-25 08:43:30.082095 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/2:2(an_policy)
2023-04-25 08:43:30.082106 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/3:2(an_policy)
2023-04-25 08:43:30.082117 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/0:2(an_policy)
2023-04-25 08:43:30.082129 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/1:2(an_policy)
2023-04-25 08:43:30.082140 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/2:2(an_policy)
2023-04-25 08:43:30.082168 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/3:2(an_policy)
2023-04-25 08:43:30.082181 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/0:2(an_policy)
2023-04-25 08:43:30.082193 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/1:2(an_policy)
2023-04-25 08:43:30.082204 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/2:2(an_policy)
2023-04-25 08:43:30.082216 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/3:2(an_policy)
2023-04-25 08:43:30.082227 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/0:2(an_policy)
2023-04-25 08:43:30.082238 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/1:2(an_policy)
2023-04-25 08:43:30.082249 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/2:2(an_policy)
2023-04-25 08:43:30.082260 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/3:2(an_policy)
2023-04-25 08:43:30.082271 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/0:2(an_policy)
2023-04-25 08:43:30.082282 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/1:2(an_policy)
2023-04-25 08:43:30.082293 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/2:2(an_policy)
2023-04-25 08:43:30.082305 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/3:2(an_policy)
2023-04-25 08:43:30.082315 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/0:2(an_policy)
2023-04-25 08:43:30.082327 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/1:2(an_policy)
2023-04-25 08:43:30.082338 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/2:2(an_policy)
2023-04-25 08:43:30.082349 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/3:2(an_policy)
2023-04-25 08:43:30.082360 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/0:2(an_policy)
2023-04-25 08:43:30.082371 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/1:2(an_policy)
2023-04-25 08:43:30.082382 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/2:2(an_policy)
2023-04-25 08:43:30.082393 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/3:2(an_policy)
2023-04-25 08:43:30.082404 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/0:2(an_policy)
2023-04-25 08:43:30.082415 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/1:2(an_policy)
2023-04-25 08:43:30.082427 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/2:2(an_policy)
2023-04-25 08:43:30.082438 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/3:2(an_policy)
2023-04-25 08:43:30.082449 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/0:2(an_policy)
2023-04-25 08:43:30.082460 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/1:2(an_policy)
2023-04-25 08:43:30.082471 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/2:2(an_policy)
2023-04-25 08:43:30.082482 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/3:2(an_policy)
2023-04-25 08:43:30.082493 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/0:2(an_policy)
2023-04-25 08:43:30.082504 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/1:2(an_policy)
2023-04-25 08:43:30.082515 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/2:2(an_policy)
2023-04-25 08:43:30.082526 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/3:2(an_policy)
2023-04-25 08:43:30.082538 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-04-25 08:43:30.082549 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/1:2(an_policy)
2023-04-25 08:43:30.082562 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/2:2(an_policy)
2023-04-25 08:43:30.082579 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/3:2(an_policy)
2023-04-25 08:43:30.082596 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-04-25 08:43:30.082613 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/1:2(an_policy)
2023-04-25 08:43:30.082630 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/2:2(an_policy)
2023-04-25 08:43:30.082648 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/3:2(an_policy)
2023-04-25 08:43:30.082659 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-25 08:43:30.082671 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/1:2(an_policy)
2023-04-25 08:43:30.082682 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/2:2(an_policy)
2023-04-25 08:43:30.082694 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/3:2(an_policy)
2023-04-25 08:43:30.082705 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-25 08:43:30.082717 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/1:2(an_policy)
2023-04-25 08:43:30.082728 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/2:2(an_policy)
2023-04-25 08:43:30.082746 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/3:2(an_policy)
2023-04-25 08:43:30.082758 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/0:2(an_policy)
2023-04-25 08:43:30.082769 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/1:2(an_policy)
2023-04-25 08:43:30.082780 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/2:2(an_policy)
2023-04-25 08:43:30.082791 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/3:2(an_policy)
2023-04-25 08:43:30.082803 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/0:2(an_policy)
2023-04-25 08:43:30.082814 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/1:2(an_policy)
2023-04-25 08:43:30.082825 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/2:2(an_policy)
2023-04-25 08:43:30.082836 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/3:2(an_policy)
2023-04-25 08:43:30.082848 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/0:2(an_policy)
2023-04-25 08:43:30.082859 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/1:2(an_policy)
2023-04-25 08:43:30.082870 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/2:2(an_policy)
2023-04-25 08:43:30.082881 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/3:2(an_policy)
2023-04-25 08:43:30.082892 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/0:2(an_policy)
2023-04-25 08:43:30.082903 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/1:2(an_policy)
2023-04-25 08:43:30.082914 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/2:2(an_policy)
2023-04-25 08:43:30.082925 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/3:2(an_policy)
2023-04-25 08:43:30.082936 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/0:2(an_policy)
2023-04-25 08:43:30.082947 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/1:2(an_policy)
2023-04-25 08:43:30.082958 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/2:2(an_policy)
2023-04-25 08:43:30.082970 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/3:2(an_policy)
2023-04-25 08:43:30.082981 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/0:2(an_policy)
2023-04-25 08:43:30.082993 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/1:2(an_policy)
2023-04-25 08:43:30.083004 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/2:2(an_policy)
2023-04-25 08:43:30.083015 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/3:2(an_policy)
2023-04-25 08:43:30.083026 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/0:2(an_policy)
2023-04-25 08:43:30.083038 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/1:2(an_policy)
2023-04-25 08:43:30.083048 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/2:2(an_policy)
2023-04-25 08:43:30.083059 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/3:2(an_policy)
2023-04-25 08:43:30.083071 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/0:2(an_policy)
2023-04-25 08:43:30.083082 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/1:2(an_policy)
2023-04-25 08:43:30.083093 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/2:2(an_policy)
2023-04-25 08:43:30.083104 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/3:2(an_policy)
2023-04-25 08:43:30.083115 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/0:2(an_policy)
2023-04-25 08:43:30.083127 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/1:2(an_policy)
2023-04-25 08:43:30.083138 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/2:2(an_policy)
2023-04-25 08:43:30.083149 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/3:2(an_policy)
2023-04-25 08:43:30.083161 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/0:2(an_policy)
2023-04-25 08:43:30.083172 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/1:2(an_policy)
2023-04-25 08:43:30.083183 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/2:2(an_policy)
2023-04-25 08:43:30.083195 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/3:2(an_policy)
2023-04-25 08:43:30.083206 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/0:2(an_policy)
2023-04-25 08:43:30.083217 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/1:2(an_policy)
2023-04-25 08:43:30.083228 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/2:2(an_policy)
2023-04-25 08:43:30.083239 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/3:2(an_policy)
2023-04-25 08:43:30.083250 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/0:2(an_policy)
2023-04-25 08:43:30.083261 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/1:2(an_policy)
2023-04-25 08:43:30.083278 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/2:2(an_policy)
2023-04-25 08:43:30.083289 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/3:2(an_policy)
2023-04-25 08:43:30.083300 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/0:2(an_policy)
2023-04-25 08:43:30.083312 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/1:2(an_policy)
2023-04-25 08:43:30.083323 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/2:2(an_policy)
2023-04-25 08:43:30.083334 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/3:2(an_policy)
2023-04-25 08:43:30.083346 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/0:2(an_policy)
2023-04-25 08:43:30.083357 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/1:2(an_policy)
2023-04-25 08:43:30.083369 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/2:2(an_policy)
2023-04-25 08:43:30.083380 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/3:2(an_policy)
2023-04-25 08:43:30.083391 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/0:2(an_policy)
2023-04-25 08:43:30.083405 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/1:2(an_policy)
2023-04-25 08:43:30.083423 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/2:2(an_policy)
2023-04-25 08:43:30.083441 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/3:2(an_policy)
2023-04-25 08:43:30.084822 INFO  BF_PM bf_pm_port_enable:5919 0:1/0
2023-04-25 08:43:30.115464 DEBUG BF_PORT port_mgr_port_enable:149:0:128:1(enb)
2023-04-25 08:43:30.115554 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:1(enb)
2023-04-25 08:43:30.115590 DEBUG BF_PORT PRT :0:128:-: Enable
2023-04-25 08:43:30.115647 INFO  BF_TM Set dev:0 port:128 admin_state:1
2023-04-25 08:43:30.115685 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 08:43:30.115762 INFO  BF_PM bf_pm_port_enable:5919 0:2/0
2023-04-25 08:43:30.115873 DEBUG BF_PORT MAC: ENA: 0:47:0 : Enable channel
2023-04-25 08:43:30.115969 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.116417 DEBUG BF_PORT MAC: 0:47:0 :  set tx enable = true
2023-04-25 08:43:30.116472 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = true
2023-04-25 08:43:30.116501 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.116909 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.118510 DEBUG BF_PORT port_mgr_port_enable:149:0:136:1(enb)
2023-04-25 08:43:30.118587 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:1(enb)
2023-04-25 08:43:30.118615 DEBUG BF_PORT PRT :0:136:-: Enable
2023-04-25 08:43:30.118657 INFO  BF_TM Set dev:0 port:136 admin_state:1
2023-04-25 08:43:30.118687 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 08:43:30.118773 INFO  BF_PM bf_pm_port_enable:5919 0:3/0
2023-04-25 08:43:30.118860 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2023-04-25 08:43:30.118905 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.119319 DEBUG BF_PORT MAC: 0:45:0 :  set tx enable = true
2023-04-25 08:43:30.119354 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = true
2023-04-25 08:43:30.119380 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.119780 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.121487 DEBUG BF_PORT port_mgr_port_enable:149:0:144:1(enb)
2023-04-25 08:43:30.121576 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:1(enb)
2023-04-25 08:43:30.121604 DEBUG BF_PORT PRT :0:144:-: Enable
2023-04-25 08:43:30.121653 INFO  BF_TM Set dev:0 port:144 admin_state:1
2023-04-25 08:43:30.121684 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 08:43:30.121774 INFO  BF_PM bf_pm_port_enable:5919 0:4/0
2023-04-25 08:43:30.122080 DEBUG BF_PORT MAC: ENA: 0:43:0 : Enable channel
2023-04-25 08:43:30.122123 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.122522 DEBUG BF_PORT MAC: 0:43:0 :  set tx enable = true
2023-04-25 08:43:30.122583 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = true
2023-04-25 08:43:30.122606 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.123018 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.124516 DEBUG BF_PORT port_mgr_port_enable:149:0:152:1(enb)
2023-04-25 08:43:30.124588 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:1(enb)
2023-04-25 08:43:30.124613 DEBUG BF_PORT PRT :0:152:-: Enable
2023-04-25 08:43:30.124651 INFO  BF_TM Set dev:0 port:152 admin_state:1
2023-04-25 08:43:30.124678 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 08:43:30.124760 INFO  BF_PM bf_pm_port_enable:5919 0:5/0
2023-04-25 08:43:30.124952 DEBUG BF_PORT MAC: ENA: 0:41:0 : Enable channel
2023-04-25 08:43:30.124999 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.125411 DEBUG BF_PORT MAC: 0:41:0 :  set tx enable = true
2023-04-25 08:43:30.125447 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = true
2023-04-25 08:43:30.125475 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.125903 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.127511 DEBUG BF_PORT port_mgr_port_enable:149:0:160:1(enb)
2023-04-25 08:43:30.127589 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:1(enb)
2023-04-25 08:43:30.127616 DEBUG BF_PORT PRT :0:160:-: Enable
2023-04-25 08:43:30.127666 INFO  BF_TM Set dev:0 port:160 admin_state:1
2023-04-25 08:43:30.127698 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 08:43:30.127794 INFO  BF_PM bf_pm_port_enable:5919 0:6/0
2023-04-25 08:43:30.127854 DEBUG BF_PORT MAC: ENA: 0:39:0 : Enable channel
2023-04-25 08:43:30.127906 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.128314 DEBUG BF_PORT MAC: 0:39:0 :  set tx enable = true
2023-04-25 08:43:30.128347 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = true
2023-04-25 08:43:30.128369 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.128779 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.131511 DEBUG BF_PORT port_mgr_port_enable:149:0:168:1(enb)
2023-04-25 08:43:30.131588 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:1(enb)
2023-04-25 08:43:30.131616 DEBUG BF_PORT PRT :0:168:-: Enable
2023-04-25 08:43:30.131659 INFO  BF_TM Set dev:0 port:168 admin_state:1
2023-04-25 08:43:30.131690 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 08:43:30.131792 INFO  BF_PM bf_pm_port_enable:5919 0:7/0
2023-04-25 08:43:30.131854 DEBUG BF_PORT MAC: ENA: 0:37:0 : Enable channel
2023-04-25 08:43:30.131908 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.132323 DEBUG BF_PORT MAC: 0:37:0 :  set tx enable = true
2023-04-25 08:43:30.132363 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = true
2023-04-25 08:43:30.132400 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.132807 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.134501 DEBUG BF_PORT port_mgr_port_enable:149:0:176:1(enb)
2023-04-25 08:43:30.134579 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:1(enb)
2023-04-25 08:43:30.134606 DEBUG BF_PORT PRT :0:176:-: Enable
2023-04-25 08:43:30.134649 INFO  BF_TM Set dev:0 port:176 admin_state:1
2023-04-25 08:43:30.134679 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 08:43:30.134786 INFO  BF_PM bf_pm_port_enable:5919 0:8/0
2023-04-25 08:43:30.135042 DEBUG BF_PORT MAC: ENA: 0:35:0 : Enable channel
2023-04-25 08:43:30.135079 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.135500 DEBUG BF_PORT MAC: 0:35:0 :  set tx enable = true
2023-04-25 08:43:30.135535 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = true
2023-04-25 08:43:30.135558 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.135982 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.138512 DEBUG BF_PORT port_mgr_port_enable:149:0:184:1(enb)
2023-04-25 08:43:30.138595 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:1(enb)
2023-04-25 08:43:30.138624 DEBUG BF_PORT PRT :0:184:-: Enable
2023-04-25 08:43:30.138666 INFO  BF_TM Set dev:0 port:184 admin_state:1
2023-04-25 08:43:30.138691 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 08:43:30.139117 DEBUG BF_PORT MAC: ENA: 0:33:0 : Enable channel
2023-04-25 08:43:30.139161 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.139179 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-04-25 08:43:30.139575 DEBUG BF_PORT MAC: 0:33:0 :  set tx enable = true
2023-04-25 08:43:30.139626 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = true
2023-04-25 08:43:30.139649 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.140044 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.142910 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2023-04-25 08:43:30.143001 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-25 08:43:30.143032 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-25 08:43:30.143053 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-25 08:43:30.143093 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-25 08:43:30.143133 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:43:30.143261 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-04-25 08:43:30.143412 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:30.159305 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-25 08:43:30.159675 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2023-04-25 08:43:30.159777 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-25 08:43:30.159809 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-25 08:43:30.159833 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-25 08:43:30.159873 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-25 08:43:30.159904 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:43:30.160057 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:30.160922 INFO  BF_PM bf_pm_port_enable:5919 0:25/0
2023-04-25 08:43:30.164521 DEBUG BF_PORT port_mgr_port_enable:149:0:188:1(enb)
2023-04-25 08:43:30.164599 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:1(enb)
2023-04-25 08:43:30.164627 DEBUG BF_PORT PRT :0:188:-: Enable
2023-04-25 08:43:30.164676 INFO  BF_TM Set dev:0 port:188 admin_state:1
2023-04-25 08:43:30.164707 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 08:43:30.164889 INFO  BF_PM bf_pm_port_enable:5919 0:26/0
2023-04-25 08:43:30.168523 DEBUG BF_PORT port_mgr_port_enable:149:0:180:1(enb)
2023-04-25 08:43:30.168602 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:1(enb)
2023-04-25 08:43:30.168630 DEBUG BF_PORT PRT :0:180:-: Enable
2023-04-25 08:43:30.168671 INFO  BF_TM Set dev:0 port:180 admin_state:1
2023-04-25 08:43:30.168704 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 08:43:30.168893 INFO  BF_PM bf_pm_port_enable:5919 0:27/0
2023-04-25 08:43:30.172530 DEBUG BF_PORT port_mgr_port_enable:149:0:172:1(enb)
2023-04-25 08:43:30.172609 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:1(enb)
2023-04-25 08:43:30.172638 DEBUG BF_PORT PRT :0:172:-: Enable
2023-04-25 08:43:30.172680 INFO  BF_TM Set dev:0 port:172 admin_state:1
2023-04-25 08:43:30.172706 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 08:43:30.172926 INFO  BF_PM bf_pm_port_enable:5919 0:28/0
2023-04-25 08:43:30.175346 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-25 08:43:30.175741 DEBUG BF_PORT MAC: ENA: 0:63:0 : Enable channel
2023-04-25 08:43:30.175763 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.175781 DEBUG BF_PORT FSM :0:128:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.175793 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.175810 DEBUG BF_PORT MAC: ENA: 0:61:0 : Enable channel
2023-04-25 08:43:30.175823 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.175839 DEBUG BF_PORT FSM :0:136:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.175851 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.175868 DEBUG BF_PORT MAC: ENA: 0:59:0 : Enable channel
2023-04-25 08:43:30.175881 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.175902 DEBUG BF_PORT FSM :0:144:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.175920 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.176321 DEBUG BF_PORT MAC: 0:63:0 :  set tx enable = true
2023-04-25 08:43:30.176344 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = true
2023-04-25 08:43:30.176356 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.176370 DEBUG BF_PORT MAC: 0:61:0 :  set tx enable = true
2023-04-25 08:43:30.176395 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = true
2023-04-25 08:43:30.176417 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.176433 DEBUG BF_PORT MAC: 0:59:0 :  set tx enable = true
2023-04-25 08:43:30.176454 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = true
2023-04-25 08:43:30.176468 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.176492 DEBUG BF_PORT FSM :0:152:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.176509 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.176518 DEBUG BF_PORT port_mgr_port_enable:149:0:164:1(enb)
2023-04-25 08:43:30.176589 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:1(enb)
2023-04-25 08:43:30.176619 DEBUG BF_PORT PRT :0:164:-: Enable
2023-04-25 08:43:30.176657 INFO  BF_TM Set dev:0 port:164 admin_state:1
2023-04-25 08:43:30.176685 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 08:43:30.176861 INFO  BF_PM bf_pm_port_enable:5919 0:29/0
2023-04-25 08:43:30.176886 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.176903 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.176914 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.176942 DEBUG BF_PORT MAC: ENA: 0:57:0 : Enable channel
2023-04-25 08:43:30.176966 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.177344 DEBUG BF_PORT MAC: 0:57:0 :  set tx enable = true
2023-04-25 08:43:30.177363 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = true
2023-04-25 08:43:30.177375 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.177745 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.178883 DEBUG BF_PORT FSM :0:160:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.178905 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.180533 DEBUG BF_PORT port_mgr_port_enable:149:0:148:1(enb)
2023-04-25 08:43:30.180614 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:1(enb)
2023-04-25 08:43:30.180662 DEBUG BF_PORT PRT :0:148:-: Enable
2023-04-25 08:43:30.180719 INFO  BF_TM Set dev:0 port:148 admin_state:1
2023-04-25 08:43:30.180747 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 08:43:30.180803 DEBUG BF_PORT MAC: ENA: 0:53:0 : Enable channel
2023-04-25 08:43:30.180836 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.180928 INFO  BF_PM bf_pm_port_enable:5919 0:30/0
2023-04-25 08:43:30.181227 DEBUG BF_PORT MAC: 0:53:0 :  set tx enable = true
2023-04-25 08:43:30.181267 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = true
2023-04-25 08:43:30.181279 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.181667 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.183192 DEBUG BF_PORT FSM :0:168:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.183214 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.184539 DEBUG BF_PORT port_mgr_port_enable:149:0:156:1(enb)
2023-04-25 08:43:30.184629 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:1(enb)
2023-04-25 08:43:30.184656 DEBUG BF_PORT PRT :0:156:-: Enable
2023-04-25 08:43:30.184697 INFO  BF_TM Set dev:0 port:156 admin_state:1
2023-04-25 08:43:30.184728 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 08:43:30.184932 INFO  BF_PM bf_pm_port_enable:5919 0:31/0
2023-04-25 08:43:30.185101 DEBUG BF_PORT MAC: ENA: 0:55:0 : Enable channel
2023-04-25 08:43:30.185135 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.185538 DEBUG BF_PORT MAC: 0:55:0 :  set tx enable = true
2023-04-25 08:43:30.185567 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = true
2023-04-25 08:43:30.185582 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.185978 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.186405 DEBUG BF_PORT FSM :0:176:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.186445 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.188534 DEBUG BF_PORT port_mgr_port_enable:149:0:132:1(enb)
2023-04-25 08:43:30.188615 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:1(enb)
2023-04-25 08:43:30.188643 DEBUG BF_PORT PRT :0:132:-: Enable
2023-04-25 08:43:30.188684 INFO  BF_TM Set dev:0 port:132 admin_state:1
2023-04-25 08:43:30.188714 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 08:43:30.188923 INFO  BF_PM bf_pm_port_enable:5919 0:32/0
2023-04-25 08:43:30.189126 DEBUG BF_PORT MAC: ENA: 0:49:0 : Enable channel
2023-04-25 08:43:30.189168 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.189587 DEBUG BF_PORT MAC: 0:49:0 :  set tx enable = true
2023-04-25 08:43:30.189616 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = true
2023-04-25 08:43:30.189632 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.190029 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.190426 DEBUG BF_PORT FSM :0:184:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.190455 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.192559 DEBUG BF_PORT port_mgr_port_enable:149:0:140:1(enb)
2023-04-25 08:43:30.192644 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:1(enb)
2023-04-25 08:43:30.192687 DEBUG BF_PORT PRT :0:140:-: Enable
2023-04-25 08:43:30.192754 INFO  BF_TM Set dev:0 port:140 admin_state:1
2023-04-25 08:43:30.192799 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 08:43:30.193151 DEBUG BF_PORT MAC: ENA: 0:51:0 : Enable channel
2023-04-25 08:43:30.193207 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 08:43:30.193629 DEBUG BF_PORT MAC: 0:51:0 :  set tx enable = true
2023-04-25 08:43:30.193731 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = true
2023-04-25 08:43:30.193772 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 08:43:30.194191 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 08:43:30.210027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-25 08:43:30.221780 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.223578 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.225353 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.227124 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.227274 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:30.227313 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:30.227358 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:30.227402 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:43:30.227459 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:43:30.228370 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-25 08:43:30.228414 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:30.228465 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2023-04-25 08:43:30.229309 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-25 08:43:30.229349 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.229373 DEBUG BF_PORT 0:128: --- Up
2023-04-25 08:43:30.229400 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 1/0 (128) : UP
2023-04-25 08:43:30.246505 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 08:43:30.246594 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.246624 DEBUG BF_PORT 0:136: --- Up
2023-04-25 08:43:30.246652 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 2/0 (136) : UP
2023-04-25 08:43:30.249501 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 08:43:30.249591 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.249620 DEBUG BF_PORT 0:144: --- Up
2023-04-25 08:43:30.249650 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 3/0 (144) : UP
2023-04-25 08:43:30.252518 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 08:43:30.252618 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.252673 DEBUG BF_PORT 0:152: --- Up
2023-04-25 08:43:30.252727 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 4/0 (152) : UP
2023-04-25 08:43:30.255509 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 08:43:30.255617 DEBUG BF_PORT FSM :0:188:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.255677 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.255730 DEBUG BF_PORT FSM :0:180:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.255771 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.255819 DEBUG BF_PORT FSM :0:172:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.255859 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.255907 DEBUG BF_PORT FSM :0:164:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.255946 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.256378 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.256441 DEBUG BF_PORT 0:160: --- Up
2023-04-25 08:43:30.256485 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 5/0 (160) : UP
2023-04-25 08:43:30.259440 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 08:43:30.259511 DEBUG BF_PORT FSM :0:148:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.259551 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.259593 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.259633 DEBUG BF_PORT 0:168: --- Up
2023-04-25 08:43:30.259677 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 6/0 (168) : UP
2023-04-25 08:43:30.262426 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 08:43:30.262500 DEBUG BF_PORT FSM :0:156:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.262540 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.262577 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.262610 DEBUG BF_PORT 0:176: --- Up
2023-04-25 08:43:30.262649 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 7/0 (176) : UP
2023-04-25 08:43:30.265498 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 08:43:30.267294 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.269152 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.270977 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.272806 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:30.272962 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:30.272999 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:30.273033 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:30.273078 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:43:30.273147 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:43:30.274082 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-25 08:43:30.274110 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:30.274151 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2023-04-25 08:43:30.274199 DEBUG BF_PORT FSM :0:132:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.274239 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.274275 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.274314 DEBUG BF_PORT 0:184: --- Up
2023-04-25 08:43:30.274354 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 8/0 (184) : UP
2023-04-25 08:43:30.277413 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 08:43:30.277460 DEBUG BF_PORT FSM :0:140:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 08:43:30.277489 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 08:43:30.305774 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.305823 DEBUG BF_PORT 0:188: --- Up
2023-04-25 08:43:30.305871 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 25/0 (188) : UP
2023-04-25 08:43:30.309479 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 08:43:30.309957 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.310004 DEBUG BF_PORT 0:180: --- Up
2023-04-25 08:43:30.310056 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 26/0 (180) : UP
2023-04-25 08:43:30.313464 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 08:43:30.313589 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.313624 DEBUG BF_PORT 0:172: --- Up
2023-04-25 08:43:30.313683 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 27/0 (172) : UP
2023-04-25 08:43:30.316493 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 08:43:30.316596 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.316629 DEBUG BF_PORT 0:164: --- Up
2023-04-25 08:43:30.316687 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 28/0 (164) : UP
2023-04-25 08:43:30.319439 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 08:43:30.319542 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.319574 DEBUG BF_PORT 0:148: --- Up
2023-04-25 08:43:30.319644 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 29/0 (148) : UP
2023-04-25 08:43:30.352469 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 08:43:30.352942 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.352989 DEBUG BF_PORT 0:156: --- Up
2023-04-25 08:43:30.353045 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 30/0 (156) : UP
2023-04-25 08:43:30.356486 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 08:43:30.356556 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.356586 DEBUG BF_PORT 0:132: --- Up
2023-04-25 08:43:30.356639 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 31/0 (132) : UP
2023-04-25 08:43:30.359488 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 08:43:30.359551 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:43:30.359583 DEBUG BF_PORT 0:140: --- Up
2023-04-25 08:43:30.359652 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 32/0 (140) : UP
2023-04-25 08:43:30.362475 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 08:43:30.628721 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:30.629592 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:30.630407 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:30.631216 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:30.632020 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:30.632052 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:30.674893 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:30.675332 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:30.676152 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:30.676957 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:30.677765 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:30.678567 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:30.678603 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:30.721434 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:31.181117 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:31.181186 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:31.186455 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:31.186489 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:31.191735 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:31.191757 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:31.194970 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:31.195003 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:31.195016 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:31.195027 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:31.195407 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:31.195431 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:31.195446 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:31.196745 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:31.225270 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:31.225312 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:43:31.225336 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:43:31.225357 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:31.225766 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:31.225804 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:31.225831 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:31.227177 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:31.246872 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:31.246929 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:31.250481 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:31.277450 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:31.277508 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:31.280988 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:31.301024 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:31.301455 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:31.301504 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:31.301541 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:31.302447 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.303462 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.304479 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.305499 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.305641 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:31.331663 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:31.332077 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:31.332117 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:31.332143 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:31.333061 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.334084 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.335096 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.336108 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:31.336249 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:31.355745 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:31.356571 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:31.357371 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:31.358169 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:31.358964 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:31.358990 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:31.401839 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:31.402262 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:31.403080 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:31.403886 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:31.404688 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:31.405510 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:31.405539 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:31.448322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:39.376046 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:39.376136 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:43:39.376167 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:43:39.376190 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:39.376604 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:39.376655 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:39.376684 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:39.378032 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:39.428415 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:39.428518 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:39.432046 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:39.482930 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:39.483397 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:39.483453 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:39.483502 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:39.484440 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:39.485476 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:39.486501 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:39.487523 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:39.487675 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:39.537912 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:39.538766 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:39.539590 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:39.540408 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:39.541229 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:39.541267 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:39.584534 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:41.733520 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    <timeout>
2023-04-25 08:43:41.733611 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:41.734056 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:41.734107 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:41.734137 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:41.737343 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:41.787739 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:41.787798 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:41.791371 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:41.841968 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:41.842423 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:41.842483 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:41.842512 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:41.843431 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:41.844531 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:41.845562 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:41.846564 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:41.846702 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:41.897079 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:41.897963 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:41.898812 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:41.899654 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:41.900465 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:41.900499 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:41.943804 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:42.449834 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:42.449917 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:42.455264 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:42.455301 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:42.460532 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:42.460552 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:42.463753 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:42.463770 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:42.463781 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:42.463793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:42.464185 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:42.464225 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:42.464252 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:42.465588 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:42.515677 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:42.515738 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:42.519219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:42.569785 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:42.570225 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:42.570269 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:42.570297 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:42.571204 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:42.572225 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:42.573238 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:42.574259 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:42.574399 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:42.624800 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:42.625639 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:42.626442 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:42.627275 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:42.628071 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:42.628099 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:42.671340 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:46.107951 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:46.108019 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:43:46.108044 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:43:46.108066 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:46.108453 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:46.108499 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:46.108539 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:46.109862 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:46.159984 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:46.160049 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:46.163532 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:46.214095 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:46.214537 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:46.214583 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:46.214630 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:46.215537 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:46.216591 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:46.217613 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:46.218622 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:46.218761 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:46.269123 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:46.269958 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:46.270761 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:46.271560 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:46.272355 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:46.272382 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:46.315574 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:47.190274 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:47.190354 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:47.192585 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:47.192605 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:43:47.192618 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:43:47.192629 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:47.193021 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:47.193045 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:47.193060 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:47.194353 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:47.244558 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:47.244616 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:47.248100 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:47.298617 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:47.299064 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:47.299112 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:47.299139 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:47.300040 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:47.301061 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:47.302080 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:47.303089 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:47.303228 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:47.353507 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:47.354381 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:47.355188 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:47.355988 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:47.356788 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:47.356824 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:47.400093 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:47.906231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:47.906304 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:47.911727 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:47.911767 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:47.917076 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:47.917099 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:47.920306 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:47.920324 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:47.920336 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:47.920347 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:47.920735 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:47.920763 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:47.920778 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:47.922077 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:47.972334 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:47.972424 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:47.975952 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:48.026696 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:48.027180 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:48.027230 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:48.027260 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:48.028166 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.029192 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.030200 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.031204 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.031341 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:48.081637 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:48.082467 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:48.083271 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:48.084086 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:48.084915 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:48.084949 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:48.128298 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:48.634362 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:48.634419 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:48.639694 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:48.639713 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:48.644873 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:48.644895 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:48.648105 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:48.648120 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:48.648132 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:48.648143 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:48.648545 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:48.648572 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:48.648587 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:48.649878 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:48.699998 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:48.700054 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:48.703607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:48.754115 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:48.754552 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:48.754597 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:48.754625 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:48.755523 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.756544 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.757565 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.758566 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:48.758703 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:48.809032 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:48.809861 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:48.810665 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:48.811475 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:48.812276 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:48.812304 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:48.855561 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:49.361604 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:49.361670 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:49.366936 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:49.366956 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:49.372171 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:49.372189 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:49.375382 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:49.375400 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:49.375411 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:49.375422 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:49.375808 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:49.375853 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:49.375870 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:49.377161 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:49.427405 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:49.427471 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:49.430960 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:49.481769 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:49.482207 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:49.482251 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:49.482278 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:49.483189 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:49.484224 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:49.485234 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:49.486244 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:49.486381 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:49.536489 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:49.537324 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:49.538120 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:49.538936 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:49.539753 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:49.539790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:49.582712 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:50.088978 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:50.089043 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:50.094476 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:50.094496 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:50.099803 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:50.099822 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:50.103071 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:50.103089 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:50.103101 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:50.103112 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:50.103498 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:50.103519 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:50.103533 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:50.104841 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:50.154948 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:50.155006 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:50.158484 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:50.209255 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:50.209691 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:50.209734 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:50.209761 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:50.210674 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.211711 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.212732 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.213764 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.213903 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:50.264196 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:50.265031 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:50.265832 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:50.266639 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:50.267442 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:50.267472 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:50.310766 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:50.816830 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:50.816890 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:50.822136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:50.822156 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:50.827337 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:50.827355 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:50.830549 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:50.830568 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:50.830580 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:50.830591 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:50.830976 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:50.830998 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:50.831012 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:50.832303 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:50.882366 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:50.882424 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:50.885851 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:50.936739 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:50.937173 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:50.937216 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:50.937244 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:50.938158 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.939179 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.940182 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.941187 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:50.941333 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:50.991577 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:50.992412 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:50.993219 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:50.994031 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:50.994841 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:50.994871 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:51.038179 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:51.544033 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:51.544110 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:51.549441 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:51.549501 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:51.554745 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:51.554764 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:51.557960 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:51.557981 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:51.557994 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:51.558005 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:51.558393 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:51.558417 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:51.558432 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:51.559722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:51.610096 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:51.610159 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:51.613718 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:51.664421 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:51.665310 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:51.665358 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:51.665386 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:51.666303 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:51.667324 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:51.668325 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:51.669334 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:51.669471 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:51.719847 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:51.720681 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:51.721492 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:51.722304 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:51.723104 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:51.723132 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:51.766380 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:52.272816 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.272885 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:52.278206 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.278243 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:52.283451 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.283470 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:52.288666 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.288698 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 08:43:52.288734 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 08:43:52.299371 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 08:43:52.310052 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-25 08:43:52.320803 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 08:43:52.738149 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.738222 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-25 08:43:52.743542 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.743578 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-25 08:43:52.748817 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:52.748835 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-25 08:43:52.752030 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:52.752060 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-25 08:43:52.752073 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:52.752084 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:52.752490 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:52.752535 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:52.752562 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:52.757748 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:52.808115 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:52.808179 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:52.811672 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:52.862509 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:52.862951 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:52.862997 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:52.863026 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:52.863943 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:52.864971 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:52.865982 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:52.866984 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:52.867124 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:52.872407 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:52.872434 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 08:43:52.872448 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 08:43:52.872459 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:52.872853 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:52.872884 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:43:52.872900 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:52.874190 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:52.917199 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:52.918028 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:52.918824 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:52.919615 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:52.920409 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:52.920443 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:52.963647 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:52.964122 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:52.964177 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:43:52.967706 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:53.018418 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:53.018864 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:53.018911 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:43:53.018939 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:43:53.019846 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.020900 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.021921 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.022925 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.023088 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:53.073319 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:53.074149 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:53.074946 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:53.075777 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:53.076585 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:53.076614 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:53.119970 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:53.469699 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:53.469767 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:53.472017 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:53.472048 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:43:53.472071 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:43:53.472093 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:53.472513 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:53.472557 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:53.472590 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:53.473925 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:53.523997 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:53.524050 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:53.527595 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:53.578146 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:53.578586 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:53.578630 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:53.578656 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:53.579558 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.580585 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.581610 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.582614 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:53.582753 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:53.633024 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:53.633854 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:53.634651 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:53.635477 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:53.636283 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:53.636314 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:53.679599 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:54.185740 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:54.185818 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:54.191136 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:54.191172 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 08:43:54.196372 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:54.196397 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 08:43:54.199587 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 08:43:54.199603 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 40mV
2023-04-25 08:43:54.199615 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 08:43:54.199640 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:54.200031 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:54.200054 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:54.200069 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:54.201362 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:54.251713 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:54.251775 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:54.255268 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:54.305823 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:54.306274 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:54.306318 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:54.306345 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:54.307244 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:54.308264 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:54.309288 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:54.310299 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:54.310436 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:54.360736 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:54.361606 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:54.362413 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 08:43:54.363232 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:54.364045 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 08:43:54.364075 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:54.407390 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:43:58.927121 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:43:58.927212 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 08:43:58.929491 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:43:58.929517 DEBUG BF_PORT FSM :0: 12:1: 1e06=1100mV/ 40mV
2023-04-25 08:43:58.929536 DEBUG BF_PORT FSM :0: 12:1: Invalid eye height: 1100
2023-04-25 08:43:58.929556 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:43:58.929956 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:58.929986 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:43:58.930013 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:58.931326 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:43:58.981485 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:43:58.981554 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:43:58.985130 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:43:59.035653 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:43:59.036104 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:43:59.036159 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:43:59.036203 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:43:59.037139 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:59.038173 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:59.039204 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:59.040225 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:43:59.040408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:43:59.090546 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:43:59.091419 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:43:59.092264 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:43:59.093094 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:43:59.093955 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:43:59.093994 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:43:59.137267 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:44:00.049679 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 08:44:00.049743 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 40mV
2023-04-25 08:44:00.059239 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:44:00.059269 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:44:00.068687 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:44:00.068710 DEBUG BF_PORT FSM :0: 12:2: 1e06=240mV/ 40mV
2023-04-25 08:44:00.081446 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 08:44:00.081469 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 08:44:00.081487 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:44:00.081519 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:44:00.081542 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:44:00.081566 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:44:00.082019 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:44:00.082681 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:44:00.083462 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:44:00.084358 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:44:00.084490 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:44:00.090616 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:44:00.090639 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 08:44:00.095907 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:44:00.095928 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 08:44:00.101211 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 08:44:00.101232 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 08:44:00.103448 DEBUG BF_PORT Upper eye edge: +/- 550 mV (ht=1100mV)
2023-04-25 08:44:00.103469 DEBUG BF_PORT FSM :0:  4:3: 1e06=1100mV/ 40mV
2023-04-25 08:44:00.103488 DEBUG BF_PORT FSM :0:  4:3: Invalid eye height: 1100
2023-04-25 08:44:00.103510 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:44:00.103891 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:44:00.103916 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:44:00.103941 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:44:00.105250 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:44:00.155671 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:44:00.155779 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:44:00.159316 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:44:00.184733 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:00.210099 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:44:00.210545 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:44:00.210597 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:44:00.210642 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:44:00.211569 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:00.212630 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:00.213659 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:00.214678 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:00.214828 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:44:00.265201 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:44:00.266046 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:00.266865 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:00.267676 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-25 08:44:00.268485 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:00.268527 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:44:00.311801 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:44:00.312291 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:00.412890 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:00.513590 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:00.514121 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:44:00.514164 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:44:00.514236 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:44:00.517751 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:44:01.020896 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:44:01.020941 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 08:44:01.028261 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:44:01.028287 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 08:44:01.035597 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:44:01.035621 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 08:44:01.041871 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:44:01.041894 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:44:01.041912 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:44:01.041940 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:44:01.041964 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:44:01.041990 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:44:01.042447 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:44:01.043111 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:44:01.043877 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:44:01.044750 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:44:01.044883 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:44:01.145217 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:01.253406 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:01.354132 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:01.455029 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:01.455574 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:44:01.455620 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:44:01.455691 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:44:01.458743 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:44:23.707788 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:44:23.707895 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:44:23.707950 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:44:23.709067 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:44:23.709108 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:44:23.709147 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:44:23.709177 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:44:23.709200 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:44:23.709243 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:44:23.709335 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=66666 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:44:23.712905 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:44:23.712979 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:44:23.713011 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:44:23.713449 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:44:23.713492 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:44:23.713518 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:44:23.714590 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:44:23.714620 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:44:23.714655 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:44:23.714685 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:44:23.714713 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:44:23.714752 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:44:23.714841 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:44:23.717954 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:44:23.718055 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:44:23.718089 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:44:23.718122 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:44:23.718164 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:44:23.718196 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:44:23.726865 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:44:23.727303 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:44:23.727340 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:44:23.727359 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:44:23.735929 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:44:23.777036 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:44:23.777100 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:44:23.780633 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:44:23.786114 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:44:23.786168 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:44:23.789612 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:44:23.831172 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:44:23.831610 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:44:23.831654 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:44:23.831681 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:44:23.832633 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.833651 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.834655 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.835659 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.835797 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:44:23.840455 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:44:23.840866 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:44:23.840897 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:44:23.840914 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:44:23.841784 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.842762 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.843739 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.844722 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:44:23.844853 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:44:23.885976 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:44:23.886813 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.887608 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.888407 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.889212 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.889239 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:44:23.932526 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:44:23.932998 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:44:23.933824 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.934622 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.935415 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.936207 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:44:23.936234 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:44:23.979540 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:44:24.487882 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:44:24.487927 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 08:44:24.495238 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:44:24.495259 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 08:44:24.502582 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:44:24.502605 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 08:44:24.518312 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:44:24.518331 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:44:24.518343 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:44:24.518362 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:44:24.518376 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:44:24.518389 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:44:24.518832 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:44:24.519485 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:44:24.520244 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:44:24.521108 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:44:24.521233 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:44:24.621584 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:24.729753 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:24.730288 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-25 08:44:24.846017 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 08:44:24.846048 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 08:44:24.855439 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:44:24.855459 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:44:24.863789 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:44:24.863809 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-25 08:44:24.873186 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:44:24.873205 DEBUG BF_PORT FSM :0: 12:3: 1e06=240mV/ 40mV
2023-04-25 08:44:24.873217 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:44:24.873235 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:44:24.873249 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:44:24.873262 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:44:24.873705 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:44:24.874359 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:44:24.875118 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:44:24.875986 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:44:24.876109 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:44:24.976157 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:25.084195 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:25.184863 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:25.285597 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:25.286121 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:44:25.286157 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:44:25.286202 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:44:25.288904 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:44:25.331545 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:44:25.331603 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:44:25.331630 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:44:25.331670 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:44:25.334903 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:45:07.277358 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:45:07.277457 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:45:07.277490 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:45:07.278561 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:45:07.278598 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:45:07.278637 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:45:07.278667 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:45:07.278692 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:45:07.278740 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:45:07.278855 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=eeeee blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:45:07.282341 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:45:07.282446 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:45:07.282502 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:45:07.282931 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:07.282988 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:45:07.283018 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:45:07.291698 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:45:07.325265 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:45:07.325315 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:45:07.325340 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:45:07.326409 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:45:07.326442 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:45:07.326478 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:45:07.326503 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:45:07.326525 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:45:07.326579 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:45:07.326680 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:45:07.330334 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:45:07.330434 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:45:07.330463 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:45:07.330889 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:07.330942 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:45:07.330974 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:45:07.339731 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:45:07.342081 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:07.342136 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:45:07.345664 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:45:07.390002 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:07.390069 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:45:07.393567 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:45:07.396338 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:45:07.396774 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:45:07.396824 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:45:07.396852 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:45:07.397755 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.398747 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.399738 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.400728 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.400863 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:45:07.444280 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:45:07.444698 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:45:07.444741 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:45:07.444768 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:45:07.445670 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.446690 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.447701 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.448749 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:07.448882 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:45:07.451232 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:45:07.452053 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.452834 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.453615 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.454391 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.454411 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:45:07.497253 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:45:07.499281 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:45:07.500103 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.500909 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.501712 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.502510 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:07.502539 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:45:07.545418 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:45:08.255343 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:45:08.255407 DEBUG BF_PORT FSM :0:  4:0: 1e06=260mV/ 40mV
2023-04-25 08:45:08.262789 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:45:08.262811 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 08:45:08.271140 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:45:08.271159 DEBUG BF_PORT FSM :0:  4:2: 1e06=260mV/ 40mV
2023-04-25 08:45:08.277388 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:45:08.277407 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:45:08.277419 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:45:08.277437 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:45:08.277451 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:45:08.277464 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:45:08.277906 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:45:08.278561 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:45:08.279319 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:45:08.280186 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:45:08.280309 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:45:08.380376 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.411118 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 08:45:08.411151 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 08:45:08.420560 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:45:08.420582 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:45:08.428940 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:45:08.428961 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-25 08:45:08.441582 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 08:45:08.441602 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 08:45:08.441613 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:45:08.441630 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:45:08.441643 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:45:08.441656 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:45:08.442098 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:45:08.442757 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:45:08.443533 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:45:08.444406 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:45:08.444535 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:45:08.488295 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.488788 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-25 08:45:08.544621 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.652603 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.753222 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.853903 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.854403 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:45:08.854435 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:45:08.854481 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:45:08.857313 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:45:08.889893 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:08.889944 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:45:08.889970 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:45:08.890010 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:45:08.893343 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:45:30.204844 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:45:30.204955 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:45:30.204986 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:45:30.206085 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:45:30.206120 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:45:30.206157 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:45:30.206182 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:45:30.206205 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:45:30.206248 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:45:30.206346 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=77777 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:45:30.209502 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:45:30.209607 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:45:30.209637 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:45:30.210063 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:30.210117 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:45:30.210146 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:45:30.218829 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:45:30.237813 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:45:30.237864 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:45:30.237889 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:45:30.238960 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:45:30.238992 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:45:30.239028 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:45:30.239058 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:45:30.239111 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:45:30.239155 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:45:30.239272 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:45:30.242496 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:45:30.242610 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:45:30.242648 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:45:30.243074 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:30.243126 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:45:30.243154 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:45:30.251878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:45:30.268941 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:30.268997 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:45:30.272428 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:45:30.302035 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:45:30.302091 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:45:30.305574 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:45:30.323152 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:45:30.323588 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:45:30.323632 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:45:30.323659 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:45:30.324569 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.325589 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.326598 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.327605 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.327745 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:45:30.356277 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:45:30.356717 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:45:30.356766 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:45:30.356793 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:45:30.357691 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.358702 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.359709 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.360733 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:45:30.360878 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:45:30.377938 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:45:30.378772 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.379573 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.380377 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.381199 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.381229 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:45:30.424476 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:45:30.424965 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:45:30.425810 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.426615 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.427417 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.428218 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:45:30.428246 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:45:30.471533 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:45:31.180567 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:45:31.180632 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 08:45:31.188218 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:45:31.188240 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 08:45:31.195530 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:45:31.195550 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 08:45:31.201786 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:45:31.201805 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:45:31.201817 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:45:31.201834 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:45:31.201848 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:45:31.201862 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:45:31.202305 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:45:31.202962 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:45:31.203725 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:45:31.204612 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:45:31.204739 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:45:31.304988 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.337102 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 08:45:31.337131 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 40mV
2023-04-25 08:45:31.346563 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:45:31.346602 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:45:31.354924 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:45:31.354944 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-25 08:45:31.364354 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:45:31.364375 DEBUG BF_PORT FSM :0: 12:3: 1e06=240mV/ 40mV
2023-04-25 08:45:31.364394 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:45:31.364416 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:45:31.364431 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:45:31.364444 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:45:31.364889 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:45:31.365552 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:45:31.366319 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:45:31.367189 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:45:31.367313 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:45:31.413135 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.413634 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-25 08:45:31.467427 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.575339 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.676088 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.776998 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.777501 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:45:31.777560 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:45:31.777608 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:45:31.780506 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:45:31.814736 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:45:31.814787 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:45:31.814813 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:45:31.814853 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:45:31.818543 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:46:22.796753 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:46:22.796865 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:46:22.796897 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:46:22.798000 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:46:22.798039 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:46:22.798078 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:46:22.798123 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:46:22.798162 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:46:22.798233 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:46:22.798358 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=eeeee blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:46:22.801964 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:46:22.802041 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:46:22.802074 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:46:22.802488 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:46:22.802543 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:46:22.802588 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:46:22.811316 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:46:22.828051 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:46:22.828105 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:46:22.828129 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:46:22.829134 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:46:22.829182 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:46:22.829224 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:46:22.829252 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:46:22.829274 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:46:22.829313 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:46:22.829401 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=ffdfd blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:46:22.852966 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:46:22.853038 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:46:22.853071 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:46:22.853492 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:46:22.853550 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:46:22.853593 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:46:22.862348 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:46:22.862791 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:46:22.862835 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:46:22.866316 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:46:22.912683 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:46:22.912752 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:46:22.916246 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:46:22.917088 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:46:22.917504 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:46:22.917540 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:46:22.917561 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:46:22.918463 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.919466 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.920471 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.921476 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.921612 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:46:22.966970 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:46:22.967386 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:46:22.967428 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:46:22.967454 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:46:22.968353 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.969392 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.970417 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.971433 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:46:22.971589 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:46:22.971989 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:46:22.972816 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:22.973629 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:22.974432 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:22.975231 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:22.975274 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:46:23.018115 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:46:23.021864 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:46:23.022697 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:23.023508 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:23.024309 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:23.025123 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:46:23.025159 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:46:23.068009 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:46:23.576162 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:46:23.576226 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 08:46:23.583689 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:46:23.583711 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 08:46:23.590980 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:46:23.591001 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 08:46:23.597260 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:46:23.597293 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:46:23.597305 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:46:23.597324 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:46:23.597339 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:46:23.597352 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:46:23.597796 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:46:23.598457 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:46:23.599220 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:46:23.600098 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:46:23.600223 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:46:23.700353 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:23.730228 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 08:46:23.730260 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 40mV
2023-04-25 08:46:23.739686 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:46:23.739707 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:46:23.753338 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 08:46:23.753359 DEBUG BF_PORT FSM :0: 12:2: 1e06=340mV/ 40mV
2023-04-25 08:46:23.766008 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 08:46:23.766028 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 08:46:23.766039 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:46:23.766057 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:46:23.766070 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:46:23.766083 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:46:23.766524 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:46:23.767180 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:46:23.767942 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:46:23.768822 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:46:23.768950 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:46:23.808300 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:23.869094 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:23.909086 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:23.977228 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:24.009776 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:24.010292 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:46:24.010325 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:46:24.010373 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:46:24.013988 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:46:24.077919 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:24.178703 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:46:24.179238 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:46:24.179272 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:46:24.179316 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:46:24.182998 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:47:27.117334 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:47:27.117434 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:47:27.117465 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:47:27.118559 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:47:27.118623 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:47:27.118662 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:47:27.118691 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:47:27.118720 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:47:27.118767 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:47:27.118883 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=22222 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:47:27.121630 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:47:27.121705 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:47:27.121732 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:47:27.122135 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:27.122186 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:47:27.122215 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:47:27.130894 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:47:27.152653 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:47:27.152702 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:47:27.152727 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:47:27.153780 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:47:27.153809 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:47:27.153840 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:47:27.153863 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:47:27.153882 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:47:27.153918 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:47:27.154007 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:47:27.157617 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:47:27.157684 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:47:27.157710 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:47:27.158106 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:27.158149 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:47:27.158177 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:47:27.166934 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:47:27.181002 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:27.181064 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:47:27.184664 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:47:27.217219 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:27.217276 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:47:27.220707 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:47:27.235355 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:47:27.235766 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:47:27.235801 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:47:27.235828 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:47:27.236740 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.237758 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.238801 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.239814 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.239954 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:47:27.271245 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:47:27.271659 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:47:27.271698 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:47:27.271725 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:47:27.272625 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.273656 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.274671 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.275679 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:47:27.275818 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:47:27.290073 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:47:27.290911 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.291726 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-25 08:47:27.292532 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.293338 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.293368 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:47:27.336206 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:47:27.336677 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:47:27.337501 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.338309 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.339109 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.339908 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:47:27.339936 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:47:27.382819 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:47:27.890947 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:47:27.890978 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 08:47:27.899349 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:47:27.899375 DEBUG BF_PORT FSM :0:  4:1: 1e06=260mV/ 40mV
2023-04-25 08:47:27.906694 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 08:47:27.906714 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 08:47:27.912968 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:47:27.912988 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:47:27.913000 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:47:27.913019 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:47:27.913038 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:47:27.913052 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:47:27.913496 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:47:27.914153 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:47:27.914913 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:47:27.915780 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:47:27.915904 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:47:28.016326 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.124411 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.225355 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.249630 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 08:47:28.249660 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 08:47:28.259029 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:47:28.259048 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:47:28.267395 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:47:28.267413 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-25 08:47:28.280998 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 08:47:28.281017 DEBUG BF_PORT FSM :0: 12:3: 1e06=340mV/ 40mV
2023-04-25 08:47:28.281028 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:47:28.281047 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:47:28.281061 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:47:28.281075 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:47:28.281516 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:47:28.282170 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:47:28.282928 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:47:28.283792 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:47:28.283913 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:47:28.325992 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.326486 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:47:28.326516 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:47:28.326562 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:47:28.329636 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:47:28.384337 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.492250 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.592950 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.693601 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:47:28.694109 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:47:28.694144 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:47:28.694190 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:47:28.697650 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:47:59.900038 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:47:59.900138 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:47:59.900167 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:47:59.901284 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:47:59.901324 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:47:59.901362 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 08:47:59.901392 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 08:47:59.901420 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 08:47:59.901463 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:47:59.901579 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=11111 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:47:59.904902 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:47:59.904983 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:47:59.905015 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:47:59.905416 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:59.905468 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 08:47:59.905532 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:47:59.914293 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:47:59.963136 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 08:47:59.963190 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 08:47:59.963216 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 08:47:59.964319 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 08:47:59.964352 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:47:59.964412 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 08:47:59.964443 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 08:47:59.964466 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 08:47:59.964506 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:47:59.964610 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=66666 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:47:59.967934 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:47:59.967998 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:47:59.968024 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:47:59.968440 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:59.968518 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 08:47:59.971961 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:47:59.971997 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:47:59.972028 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 08:47:59.972054 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:47:59.980790 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 08:48:00.022861 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:48:00.023342 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:48:00.023391 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 08:48:00.023420 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:48:00.024328 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.025341 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.026353 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.027356 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.027493 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:48:00.030967 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:48:00.031026 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 08:48:00.034517 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 08:48:00.077812 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:48:00.078685 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.079486 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.080281 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.081076 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.081108 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:48:00.124443 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:48:00.125363 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 08:48:00.125822 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 08:48:00.125868 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 08:48:00.125896 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:48:00.126797 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.127805 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.128811 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.129821 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 08:48:00.129960 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 08:48:00.180100 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 08:48:00.181061 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.181919 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.182744 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.183555 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 08:48:00.183582 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 08:48:00.226906 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 08:48:00.633551 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:48:00.633607 DEBUG BF_PORT FSM :0:  4:0: 1e06=260mV/ 40mV
2023-04-25 08:48:00.642051 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:48:00.642073 DEBUG BF_PORT FSM :0:  4:1: 1e06=260mV/ 40mV
2023-04-25 08:48:00.650401 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 08:48:00.650420 DEBUG BF_PORT FSM :0:  4:2: 1e06=260mV/ 40mV
2023-04-25 08:48:00.656644 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 08:48:00.656663 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 08:48:00.656674 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:48:00.656693 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 08:48:00.656707 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 08:48:00.656720 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 08:48:00.657163 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 08:48:00.657817 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 08:48:00.658574 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 08:48:00.659437 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 08:48:00.659560 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:48:00.759966 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:00.867911 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:00.938782 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 08:48:00.938817 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 40mV
2023-04-25 08:48:00.948206 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 08:48:00.948227 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 08:48:00.959780 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 08:48:00.959799 DEBUG BF_PORT FSM :0: 12:2: 1e06=380mV/ 40mV
2023-04-25 08:48:00.973388 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 08:48:00.973406 DEBUG BF_PORT FSM :0: 12:3: 1e06=340mV/ 40mV
2023-04-25 08:48:00.973417 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 08:48:00.973435 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 08:48:00.973449 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 08:48:00.973462 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 08:48:00.973902 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 08:48:00.974556 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 08:48:00.975313 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 08:48:00.976194 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 08:48:00.976317 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 08:48:00.976710 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:01.076421 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:01.084709 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:01.085179 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:48:01.085197 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 08:48:01.085227 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 08:48:01.087958 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 08:48:01.184558 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:01.285454 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:01.386123 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 08:48:01.386665 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 08:48:01.386702 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 08:48:01.386746 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 08:48:01.389952 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 08:58:05.838850 INFO  BF_TM Set dev:0 port:128 admin_state:0
2023-04-25 08:58:05.838977 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 08:58:05.839055 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 08:58:05.839103 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 08:58:05.839145 DEBUG BF_PORT port_mgr_port_enable:149:0:128:0(enb)
2023-04-25 08:58:05.839189 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:0(enb)
2023-04-25 08:58:05.839238 DEBUG BF_PORT PRT :0:128:-: Disable
2023-04-25 08:58:05.839286 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.839424 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 08:58:05.839468 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 08:58:05.855436 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 1/0 (128) : DOWN
2023-04-25 08:58:05.855496 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 1/0 (128) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.858213 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 08:58:05.858334 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 08:58:05.858363 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 08:58:05.858387 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 08:58:05.858432 DEBUG BF_PORT port_mgr_port_remove:106:0:128:0(direction)
2023-04-25 08:58:05.858453 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:128:0(direction)
2023-04-25 08:58:05.858977 INFO  BF_TM Remove dev:0 port:128 direction:0
2023-04-25 08:58:05.859176 INFO  BF_TM Remove dev:0 port:128 direction:1
2023-04-25 08:58:05.859197 INFO  BF_TM Delete dev:0 port:128
2023-04-25 08:58:05.859234 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 08:58:05.859256 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 08:58:05.859303 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.859489 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 128 remove.
2023-04-25 08:58:05.859834 DEBUG BF_PORT port_mgr_port_remove:106:0:128:1(direction)
2023-04-25 08:58:05.859878 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:128:1(direction)
2023-04-25 08:58:05.860078 INFO  BF_DVM Dev 0 port 128 removed sts Success (0)
2023-04-25 08:58:05.860103 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=81h
2023-04-25 08:58:05.860127 INFO  BF_DVM Dev 0 port 129 removed sts Object not found (6)
2023-04-25 08:58:05.860148 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=82h
2023-04-25 08:58:05.860171 INFO  BF_DVM Dev 0 port 130 removed sts Object not found (6)
2023-04-25 08:58:05.860191 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=83h
2023-04-25 08:58:05.860211 INFO  BF_DVM Dev 0 port 131 removed sts Object not found (6)
2023-04-25 08:58:05.860232 INFO  BF_TM Set dev:0 port:136 admin_state:0
2023-04-25 08:58:05.860251 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 08:58:05.860290 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 08:58:05.860309 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 08:58:05.860329 DEBUG BF_PORT port_mgr_port_enable:149:0:136:0(enb)
2023-04-25 08:58:05.860350 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:0(enb)
2023-04-25 08:58:05.860370 DEBUG BF_PORT PRT :0:136:-: Disable
2023-04-25 08:58:05.860408 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.860510 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 08:58:05.860534 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 08:58:05.875899 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 2/0 (136) : DOWN
2023-04-25 08:58:05.875956 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 2/0 (136) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.879212 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 08:58:05.879326 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 08:58:05.879385 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 08:58:05.879407 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 08:58:05.879450 DEBUG BF_PORT port_mgr_port_remove:106:0:136:0(direction)
2023-04-25 08:58:05.879470 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:136:0(direction)
2023-04-25 08:58:05.879996 INFO  BF_TM Remove dev:0 port:136 direction:0
2023-04-25 08:58:05.880174 INFO  BF_TM Remove dev:0 port:136 direction:1
2023-04-25 08:58:05.880193 INFO  BF_TM Delete dev:0 port:136
2023-04-25 08:58:05.880227 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 08:58:05.880248 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 08:58:05.880294 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.880478 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 136 remove.
2023-04-25 08:58:05.880842 DEBUG BF_PORT port_mgr_port_remove:106:0:136:1(direction)
2023-04-25 08:58:05.880883 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:136:1(direction)
2023-04-25 08:58:05.881116 INFO  BF_DVM Dev 0 port 136 removed sts Success (0)
2023-04-25 08:58:05.881159 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=89h
2023-04-25 08:58:05.881204 INFO  BF_DVM Dev 0 port 137 removed sts Object not found (6)
2023-04-25 08:58:05.881243 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ah
2023-04-25 08:58:05.881284 INFO  BF_DVM Dev 0 port 138 removed sts Object not found (6)
2023-04-25 08:58:05.881322 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8bh
2023-04-25 08:58:05.881385 INFO  BF_DVM Dev 0 port 139 removed sts Object not found (6)
2023-04-25 08:58:05.881429 INFO  BF_TM Set dev:0 port:144 admin_state:0
2023-04-25 08:58:05.881473 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 08:58:05.881549 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 08:58:05.881594 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 08:58:05.881613 DEBUG BF_PORT port_mgr_port_enable:149:0:144:0(enb)
2023-04-25 08:58:05.881633 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:0(enb)
2023-04-25 08:58:05.881655 DEBUG BF_PORT PRT :0:144:-: Disable
2023-04-25 08:58:05.881679 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.881774 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 08:58:05.881798 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 08:58:05.897162 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 3/0 (144) : DOWN
2023-04-25 08:58:05.897223 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 3/0 (144) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.900207 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 08:58:05.900285 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 08:58:05.900321 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 08:58:05.900350 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 08:58:05.900425 DEBUG BF_PORT port_mgr_port_remove:106:0:144:0(direction)
2023-04-25 08:58:05.900450 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:144:0(direction)
2023-04-25 08:58:05.900960 INFO  BF_TM Remove dev:0 port:144 direction:0
2023-04-25 08:58:05.901160 INFO  BF_TM Remove dev:0 port:144 direction:1
2023-04-25 08:58:05.901194 INFO  BF_TM Delete dev:0 port:144
2023-04-25 08:58:05.901272 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 08:58:05.901313 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 08:58:05.901395 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.901599 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 144 remove.
2023-04-25 08:58:05.901958 DEBUG BF_PORT port_mgr_port_remove:106:0:144:1(direction)
2023-04-25 08:58:05.901996 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:144:1(direction)
2023-04-25 08:58:05.902246 INFO  BF_DVM Dev 0 port 144 removed sts Success (0)
2023-04-25 08:58:05.902270 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=91h
2023-04-25 08:58:05.902293 INFO  BF_DVM Dev 0 port 145 removed sts Object not found (6)
2023-04-25 08:58:05.902314 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=92h
2023-04-25 08:58:05.902336 INFO  BF_DVM Dev 0 port 146 removed sts Object not found (6)
2023-04-25 08:58:05.902356 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=93h
2023-04-25 08:58:05.902375 INFO  BF_DVM Dev 0 port 147 removed sts Object not found (6)
2023-04-25 08:58:05.902395 INFO  BF_TM Set dev:0 port:152 admin_state:0
2023-04-25 08:58:05.902416 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 08:58:05.902458 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 08:58:05.902477 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 08:58:05.902497 DEBUG BF_PORT port_mgr_port_enable:149:0:152:0(enb)
2023-04-25 08:58:05.902517 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:0(enb)
2023-04-25 08:58:05.902553 DEBUG BF_PORT PRT :0:152:-: Disable
2023-04-25 08:58:05.902576 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.902673 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 08:58:05.902696 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 08:58:05.918048 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 4/0 (152) : DOWN
2023-04-25 08:58:05.918109 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 4/0 (152) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.921149 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 08:58:05.921202 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 08:58:05.921228 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 08:58:05.921248 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 08:58:05.921288 DEBUG BF_PORT port_mgr_port_remove:106:0:152:0(direction)
2023-04-25 08:58:05.921307 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:152:0(direction)
2023-04-25 08:58:05.921813 INFO  BF_TM Remove dev:0 port:152 direction:0
2023-04-25 08:58:05.921990 INFO  BF_TM Remove dev:0 port:152 direction:1
2023-04-25 08:58:05.922008 INFO  BF_TM Delete dev:0 port:152
2023-04-25 08:58:05.922042 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 08:58:05.922062 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 08:58:05.922106 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.922289 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 152 remove.
2023-04-25 08:58:05.922627 DEBUG BF_PORT port_mgr_port_remove:106:0:152:1(direction)
2023-04-25 08:58:05.922647 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:152:1(direction)
2023-04-25 08:58:05.922841 INFO  BF_DVM Dev 0 port 152 removed sts Success (0)
2023-04-25 08:58:05.922863 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=99h
2023-04-25 08:58:05.922888 INFO  BF_DVM Dev 0 port 153 removed sts Object not found (6)
2023-04-25 08:58:05.922908 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ah
2023-04-25 08:58:05.922927 INFO  BF_DVM Dev 0 port 154 removed sts Object not found (6)
2023-04-25 08:58:05.922945 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9bh
2023-04-25 08:58:05.922963 INFO  BF_DVM Dev 0 port 155 removed sts Object not found (6)
2023-04-25 08:58:05.922984 INFO  BF_TM Set dev:0 port:160 admin_state:0
2023-04-25 08:58:05.923006 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 08:58:05.923045 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 08:58:05.923063 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 08:58:05.923081 DEBUG BF_PORT port_mgr_port_enable:149:0:160:0(enb)
2023-04-25 08:58:05.923100 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:0(enb)
2023-04-25 08:58:05.923120 DEBUG BF_PORT PRT :0:160:-: Disable
2023-04-25 08:58:05.923140 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.923234 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 08:58:05.923256 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 08:58:05.938585 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 5/0 (160) : DOWN
2023-04-25 08:58:05.938646 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 5/0 (160) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.942184 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 08:58:05.942258 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 08:58:05.942289 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 08:58:05.942311 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 08:58:05.942354 DEBUG BF_PORT port_mgr_port_remove:106:0:160:0(direction)
2023-04-25 08:58:05.942373 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:160:0(direction)
2023-04-25 08:58:05.942881 INFO  BF_TM Remove dev:0 port:160 direction:0
2023-04-25 08:58:05.943059 INFO  BF_TM Remove dev:0 port:160 direction:1
2023-04-25 08:58:05.943077 INFO  BF_TM Delete dev:0 port:160
2023-04-25 08:58:05.943110 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 08:58:05.943131 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 08:58:05.943175 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.943358 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 160 remove.
2023-04-25 08:58:05.943701 DEBUG BF_PORT port_mgr_port_remove:106:0:160:1(direction)
2023-04-25 08:58:05.943722 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:160:1(direction)
2023-04-25 08:58:05.943915 INFO  BF_DVM Dev 0 port 160 removed sts Success (0)
2023-04-25 08:58:05.943938 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a1h
2023-04-25 08:58:05.943962 INFO  BF_DVM Dev 0 port 161 removed sts Object not found (6)
2023-04-25 08:58:05.943982 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a2h
2023-04-25 08:58:05.944004 INFO  BF_DVM Dev 0 port 162 removed sts Object not found (6)
2023-04-25 08:58:05.944024 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a3h
2023-04-25 08:58:05.944047 INFO  BF_DVM Dev 0 port 163 removed sts Object not found (6)
2023-04-25 08:58:05.944068 INFO  BF_TM Set dev:0 port:168 admin_state:0
2023-04-25 08:58:05.944090 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 08:58:05.944128 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 08:58:05.944146 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 08:58:05.944164 DEBUG BF_PORT port_mgr_port_enable:149:0:168:0(enb)
2023-04-25 08:58:05.944184 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:0(enb)
2023-04-25 08:58:05.944204 DEBUG BF_PORT PRT :0:168:-: Disable
2023-04-25 08:58:05.944225 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.944322 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 08:58:05.944344 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 08:58:05.959690 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 6/0 (168) : DOWN
2023-04-25 08:58:05.959754 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 6/0 (168) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.963227 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 08:58:05.963338 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 08:58:05.963383 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 08:58:05.963423 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 08:58:05.963490 DEBUG BF_PORT port_mgr_port_remove:106:0:168:0(direction)
2023-04-25 08:58:05.963512 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:168:0(direction)
2023-04-25 08:58:05.964021 INFO  BF_TM Remove dev:0 port:168 direction:0
2023-04-25 08:58:05.964198 INFO  BF_TM Remove dev:0 port:168 direction:1
2023-04-25 08:58:05.964216 INFO  BF_TM Delete dev:0 port:168
2023-04-25 08:58:05.964267 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 08:58:05.964289 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 08:58:05.964334 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.964516 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 168 remove.
2023-04-25 08:58:05.964875 DEBUG BF_PORT port_mgr_port_remove:106:0:168:1(direction)
2023-04-25 08:58:05.964896 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:168:1(direction)
2023-04-25 08:58:05.965090 INFO  BF_DVM Dev 0 port 168 removed sts Success (0)
2023-04-25 08:58:05.965113 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a9h
2023-04-25 08:58:05.965137 INFO  BF_DVM Dev 0 port 169 removed sts Object not found (6)
2023-04-25 08:58:05.965158 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aah
2023-04-25 08:58:05.965176 INFO  BF_DVM Dev 0 port 170 removed sts Object not found (6)
2023-04-25 08:58:05.965195 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=abh
2023-04-25 08:58:05.965214 INFO  BF_DVM Dev 0 port 171 removed sts Object not found (6)
2023-04-25 08:58:05.965234 INFO  BF_TM Set dev:0 port:176 admin_state:0
2023-04-25 08:58:05.965255 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 08:58:05.965294 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 08:58:05.965313 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 08:58:05.965332 DEBUG BF_PORT port_mgr_port_enable:149:0:176:0(enb)
2023-04-25 08:58:05.965352 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:0(enb)
2023-04-25 08:58:05.965371 DEBUG BF_PORT PRT :0:176:-: Disable
2023-04-25 08:58:05.965391 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.965485 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 08:58:05.965508 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 08:58:05.980813 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 7/0 (176) : DOWN
2023-04-25 08:58:05.980880 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 7/0 (176) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:05.984188 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 08:58:05.984249 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 08:58:05.984276 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 08:58:05.984298 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 08:58:05.984341 DEBUG BF_PORT port_mgr_port_remove:106:0:176:0(direction)
2023-04-25 08:58:05.984362 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:176:0(direction)
2023-04-25 08:58:05.984894 INFO  BF_TM Remove dev:0 port:176 direction:0
2023-04-25 08:58:05.985101 INFO  BF_TM Remove dev:0 port:176 direction:1
2023-04-25 08:58:05.985135 INFO  BF_TM Delete dev:0 port:176
2023-04-25 08:58:05.985209 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 08:58:05.985230 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 08:58:05.985274 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:05.985457 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 176 remove.
2023-04-25 08:58:05.985804 DEBUG BF_PORT port_mgr_port_remove:106:0:176:1(direction)
2023-04-25 08:58:05.985840 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:176:1(direction)
2023-04-25 08:58:05.986068 INFO  BF_DVM Dev 0 port 176 removed sts Success (0)
2023-04-25 08:58:05.986130 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b1h
2023-04-25 08:58:05.986176 INFO  BF_DVM Dev 0 port 177 removed sts Object not found (6)
2023-04-25 08:58:05.986214 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b2h
2023-04-25 08:58:05.986262 INFO  BF_DVM Dev 0 port 178 removed sts Object not found (6)
2023-04-25 08:58:05.986282 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b3h
2023-04-25 08:58:05.986301 INFO  BF_DVM Dev 0 port 179 removed sts Object not found (6)
2023-04-25 08:58:05.986322 INFO  BF_TM Set dev:0 port:184 admin_state:0
2023-04-25 08:58:05.986343 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 08:58:05.986382 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 08:58:05.986401 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 08:58:05.986419 DEBUG BF_PORT port_mgr_port_enable:149:0:184:0(enb)
2023-04-25 08:58:05.986439 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:0(enb)
2023-04-25 08:58:05.986459 DEBUG BF_PORT PRT :0:184:-: Disable
2023-04-25 08:58:05.986480 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:05.986577 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 08:58:05.986600 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 08:58:06.001934 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 8/0 (184) : DOWN
2023-04-25 08:58:06.002011 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 8/0 (184) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.005235 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 08:58:06.005346 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 08:58:06.005408 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 08:58:06.005449 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 08:58:06.005529 DEBUG BF_PORT port_mgr_port_remove:106:0:184:0(direction)
2023-04-25 08:58:06.005549 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:184:0(direction)
2023-04-25 08:58:06.006058 INFO  BF_TM Remove dev:0 port:184 direction:0
2023-04-25 08:58:06.006235 INFO  BF_TM Remove dev:0 port:184 direction:1
2023-04-25 08:58:06.006253 INFO  BF_TM Delete dev:0 port:184
2023-04-25 08:58:06.006287 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 08:58:06.006309 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 08:58:06.006353 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.006536 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 184 remove.
2023-04-25 08:58:06.006875 DEBUG BF_PORT port_mgr_port_remove:106:0:184:1(direction)
2023-04-25 08:58:06.006894 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:184:1(direction)
2023-04-25 08:58:06.007088 INFO  BF_DVM Dev 0 port 184 removed sts Success (0)
2023-04-25 08:58:06.007111 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b9h
2023-04-25 08:58:06.007135 INFO  BF_DVM Dev 0 port 185 removed sts Object not found (6)
2023-04-25 08:58:06.007156 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bah
2023-04-25 08:58:06.007175 INFO  BF_DVM Dev 0 port 186 removed sts Object not found (6)
2023-04-25 08:58:06.007194 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bbh
2023-04-25 08:58:06.007215 INFO  BF_DVM Dev 0 port 187 removed sts Object not found (6)
2023-04-25 08:58:06.007252 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ch
2023-04-25 08:58:06.007273 INFO  BF_DVM Dev 0 port 60 removed sts Object not found (6)
2023-04-25 08:58:06.007292 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3dh
2023-04-25 08:58:06.007314 INFO  BF_DVM Dev 0 port 61 removed sts Object not found (6)
2023-04-25 08:58:06.007334 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3eh
2023-04-25 08:58:06.007352 INFO  BF_DVM Dev 0 port 62 removed sts Object not found (6)
2023-04-25 08:58:06.007372 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3fh
2023-04-25 08:58:06.007390 INFO  BF_DVM Dev 0 port 63 removed sts Object not found (6)
2023-04-25 08:58:06.007409 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=34h
2023-04-25 08:58:06.007427 INFO  BF_DVM Dev 0 port 52 removed sts Object not found (6)
2023-04-25 08:58:06.007445 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=35h
2023-04-25 08:58:06.007467 INFO  BF_DVM Dev 0 port 53 removed sts Object not found (6)
2023-04-25 08:58:06.007487 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=36h
2023-04-25 08:58:06.007505 INFO  BF_DVM Dev 0 port 54 removed sts Object not found (6)
2023-04-25 08:58:06.007524 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=37h
2023-04-25 08:58:06.007542 INFO  BF_DVM Dev 0 port 55 removed sts Object not found (6)
2023-04-25 08:58:06.007561 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ch
2023-04-25 08:58:06.007582 INFO  BF_DVM Dev 0 port 44 removed sts Object not found (6)
2023-04-25 08:58:06.007602 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2dh
2023-04-25 08:58:06.007621 INFO  BF_DVM Dev 0 port 45 removed sts Object not found (6)
2023-04-25 08:58:06.007639 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2eh
2023-04-25 08:58:06.007657 INFO  BF_DVM Dev 0 port 46 removed sts Object not found (6)
2023-04-25 08:58:06.007676 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2fh
2023-04-25 08:58:06.007698 INFO  BF_DVM Dev 0 port 47 removed sts Object not found (6)
2023-04-25 08:58:06.007718 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=24h
2023-04-25 08:58:06.007736 INFO  BF_DVM Dev 0 port 36 removed sts Object not found (6)
2023-04-25 08:58:06.007756 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=25h
2023-04-25 08:58:06.007774 INFO  BF_DVM Dev 0 port 37 removed sts Object not found (6)
2023-04-25 08:58:06.007793 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=26h
2023-04-25 08:58:06.007814 INFO  BF_DVM Dev 0 port 38 removed sts Object not found (6)
2023-04-25 08:58:06.007834 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=27h
2023-04-25 08:58:06.007852 INFO  BF_DVM Dev 0 port 39 removed sts Object not found (6)
2023-04-25 08:58:06.007872 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ch
2023-04-25 08:58:06.007890 INFO  BF_DVM Dev 0 port 28 removed sts Object not found (6)
2023-04-25 08:58:06.007910 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1dh
2023-04-25 08:58:06.007931 INFO  BF_DVM Dev 0 port 29 removed sts Object not found (6)
2023-04-25 08:58:06.007950 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1eh
2023-04-25 08:58:06.007969 INFO  BF_DVM Dev 0 port 30 removed sts Object not found (6)
2023-04-25 08:58:06.007999 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1fh
2023-04-25 08:58:06.008019 INFO  BF_DVM Dev 0 port 31 removed sts Object not found (6)
2023-04-25 08:58:06.008038 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=14h
2023-04-25 08:58:06.008060 INFO  BF_DVM Dev 0 port 20 removed sts Object not found (6)
2023-04-25 08:58:06.008080 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=15h
2023-04-25 08:58:06.008098 INFO  BF_DVM Dev 0 port 21 removed sts Object not found (6)
2023-04-25 08:58:06.008117 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=16h
2023-04-25 08:58:06.008135 INFO  BF_DVM Dev 0 port 22 removed sts Object not found (6)
2023-04-25 08:58:06.008154 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=17h
2023-04-25 08:58:06.008173 INFO  BF_DVM Dev 0 port 23 removed sts Object not found (6)
2023-04-25 08:58:06.008193 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-25 08:58:06.008214 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:58:06.008255 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:58:06.008274 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:58:06.008292 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-25 08:58:06.008312 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-25 08:58:06.008333 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-25 08:58:06.008353 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.008472 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 08:58:06.008499 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 08:58:06.025041 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 08:58:06.025124 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.053234 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 08:58:06.053347 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:58:06.053404 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:58:06.053445 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 08:58:06.053525 DEBUG BF_PORT port_mgr_port_remove:106:0:12:0(direction)
2023-04-25 08:58:06.053558 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:0(direction)
2023-04-25 08:58:06.054098 INFO  BF_TM Remove dev:0 port:12 direction:0
2023-04-25 08:58:06.054293 INFO  BF_TM Remove dev:0 port:12 direction:1
2023-04-25 08:58:06.054322 INFO  BF_TM Delete dev:0 port:12
2023-04-25 08:58:06.054374 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 08:58:06.054406 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 08:58:06.054474 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.054676 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 12 remove.
2023-04-25 08:58:06.055041 DEBUG BF_PORT port_mgr_port_remove:106:0:12:1(direction)
2023-04-25 08:58:06.055073 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:1(direction)
2023-04-25 08:58:06.055292 INFO  BF_DVM Dev 0 port 12 removed sts Success (0)
2023-04-25 08:58:06.055335 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=dh
2023-04-25 08:58:06.055381 INFO  BF_DVM Dev 0 port 13 removed sts Object not found (6)
2023-04-25 08:58:06.055421 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=eh
2023-04-25 08:58:06.055485 INFO  BF_DVM Dev 0 port 14 removed sts Object not found (6)
2023-04-25 08:58:06.055525 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=fh
2023-04-25 08:58:06.055563 INFO  BF_DVM Dev 0 port 15 removed sts Object not found (6)
2023-04-25 08:58:06.055604 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-25 08:58:06.055645 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:58:06.055716 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:58:06.055752 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:58:06.055796 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-25 08:58:06.055828 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-25 08:58:06.055862 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-25 08:58:06.055900 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.056018 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 08:58:06.056052 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 08:58:06.072947 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 08:58:06.073035 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.076214 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 08:58:06.076328 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:58:06.076356 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:58:06.076378 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 08:58:06.076431 DEBUG BF_PORT port_mgr_port_remove:106:0:4:0(direction)
2023-04-25 08:58:06.076457 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:0(direction)
2023-04-25 08:58:06.076980 INFO  BF_TM Remove dev:0 port:4 direction:0
2023-04-25 08:58:06.077159 INFO  BF_TM Remove dev:0 port:4 direction:1
2023-04-25 08:58:06.077179 INFO  BF_TM Delete dev:0 port:4
2023-04-25 08:58:06.077213 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 08:58:06.077235 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 08:58:06.077278 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.077469 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 4 remove.
2023-04-25 08:58:06.077847 DEBUG BF_PORT port_mgr_port_remove:106:0:4:1(direction)
2023-04-25 08:58:06.077885 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:1(direction)
2023-04-25 08:58:06.078120 INFO  BF_DVM Dev 0 port 4 removed sts Success (0)
2023-04-25 08:58:06.078143 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=5h
2023-04-25 08:58:06.078167 INFO  BF_DVM Dev 0 port 5 removed sts Object not found (6)
2023-04-25 08:58:06.078187 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=6h
2023-04-25 08:58:06.078211 INFO  BF_DVM Dev 0 port 6 removed sts Object not found (6)
2023-04-25 08:58:06.078230 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=7h
2023-04-25 08:58:06.078248 INFO  BF_DVM Dev 0 port 7 removed sts Object not found (6)
2023-04-25 08:58:06.078268 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=0h
2023-04-25 08:58:06.078286 INFO  BF_DVM Dev 0 port 0 removed sts Object not found (6)
2023-04-25 08:58:06.078305 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1h
2023-04-25 08:58:06.078327 INFO  BF_DVM Dev 0 port 1 removed sts Object not found (6)
2023-04-25 08:58:06.078363 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2h
2023-04-25 08:58:06.078384 INFO  BF_DVM Dev 0 port 2 removed sts Object not found (6)
2023-04-25 08:58:06.078402 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3h
2023-04-25 08:58:06.078425 INFO  BF_DVM Dev 0 port 3 removed sts Object not found (6)
2023-04-25 08:58:06.078445 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8h
2023-04-25 08:58:06.078464 INFO  BF_DVM Dev 0 port 8 removed sts Object not found (6)
2023-04-25 08:58:06.078484 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9h
2023-04-25 08:58:06.078505 INFO  BF_DVM Dev 0 port 9 removed sts Object not found (6)
2023-04-25 08:58:06.078525 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ah
2023-04-25 08:58:06.078543 INFO  BF_DVM Dev 0 port 10 removed sts Object not found (6)
2023-04-25 08:58:06.078562 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bh
2023-04-25 08:58:06.078585 INFO  BF_DVM Dev 0 port 11 removed sts Object not found (6)
2023-04-25 08:58:06.078605 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=10h
2023-04-25 08:58:06.078623 INFO  BF_DVM Dev 0 port 16 removed sts Object not found (6)
2023-04-25 08:58:06.078642 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=11h
2023-04-25 08:58:06.078660 INFO  BF_DVM Dev 0 port 17 removed sts Object not found (6)
2023-04-25 08:58:06.078679 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=12h
2023-04-25 08:58:06.078697 INFO  BF_DVM Dev 0 port 18 removed sts Object not found (6)
2023-04-25 08:58:06.078717 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=13h
2023-04-25 08:58:06.078735 INFO  BF_DVM Dev 0 port 19 removed sts Object not found (6)
2023-04-25 08:58:06.078755 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=18h
2023-04-25 08:58:06.078779 INFO  BF_DVM Dev 0 port 24 removed sts Object not found (6)
2023-04-25 08:58:06.078798 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=19h
2023-04-25 08:58:06.078817 INFO  BF_DVM Dev 0 port 25 removed sts Object not found (6)
2023-04-25 08:58:06.078836 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ah
2023-04-25 08:58:06.078858 INFO  BF_DVM Dev 0 port 26 removed sts Object not found (6)
2023-04-25 08:58:06.078877 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1bh
2023-04-25 08:58:06.078896 INFO  BF_DVM Dev 0 port 27 removed sts Object not found (6)
2023-04-25 08:58:06.078915 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=20h
2023-04-25 08:58:06.078937 INFO  BF_DVM Dev 0 port 32 removed sts Object not found (6)
2023-04-25 08:58:06.078956 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=21h
2023-04-25 08:58:06.078975 INFO  BF_DVM Dev 0 port 33 removed sts Object not found (6)
2023-04-25 08:58:06.078993 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=22h
2023-04-25 08:58:06.079011 INFO  BF_DVM Dev 0 port 34 removed sts Object not found (6)
2023-04-25 08:58:06.079030 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=23h
2023-04-25 08:58:06.079048 INFO  BF_DVM Dev 0 port 35 removed sts Object not found (6)
2023-04-25 08:58:06.079067 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=28h
2023-04-25 08:58:06.079103 INFO  BF_DVM Dev 0 port 40 removed sts Object not found (6)
2023-04-25 08:58:06.079124 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=29h
2023-04-25 08:58:06.079143 INFO  BF_DVM Dev 0 port 41 removed sts Object not found (6)
2023-04-25 08:58:06.079162 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ah
2023-04-25 08:58:06.079185 INFO  BF_DVM Dev 0 port 42 removed sts Object not found (6)
2023-04-25 08:58:06.079204 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2bh
2023-04-25 08:58:06.079223 INFO  BF_DVM Dev 0 port 43 removed sts Object not found (6)
2023-04-25 08:58:06.079242 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=30h
2023-04-25 08:58:06.079264 INFO  BF_DVM Dev 0 port 48 removed sts Object not found (6)
2023-04-25 08:58:06.079284 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=31h
2023-04-25 08:58:06.079302 INFO  BF_DVM Dev 0 port 49 removed sts Object not found (6)
2023-04-25 08:58:06.079321 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=32h
2023-04-25 08:58:06.079343 INFO  BF_DVM Dev 0 port 50 removed sts Object not found (6)
2023-04-25 08:58:06.079362 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=33h
2023-04-25 08:58:06.079381 INFO  BF_DVM Dev 0 port 51 removed sts Object not found (6)
2023-04-25 08:58:06.079399 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=38h
2023-04-25 08:58:06.079417 INFO  BF_DVM Dev 0 port 56 removed sts Object not found (6)
2023-04-25 08:58:06.079436 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=39h
2023-04-25 08:58:06.079458 INFO  BF_DVM Dev 0 port 57 removed sts Object not found (6)
2023-04-25 08:58:06.079477 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ah
2023-04-25 08:58:06.079496 INFO  BF_DVM Dev 0 port 58 removed sts Object not found (6)
2023-04-25 08:58:06.079515 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3bh
2023-04-25 08:58:06.079537 INFO  BF_DVM Dev 0 port 59 removed sts Object not found (6)
2023-04-25 08:58:06.079558 INFO  BF_TM Set dev:0 port:188 admin_state:0
2023-04-25 08:58:06.079582 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 08:58:06.079622 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 08:58:06.079641 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 08:58:06.079660 DEBUG BF_PORT port_mgr_port_enable:149:0:188:0(enb)
2023-04-25 08:58:06.079680 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:0(enb)
2023-04-25 08:58:06.079701 DEBUG BF_PORT PRT :0:188:-: Disable
2023-04-25 08:58:06.079721 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.079815 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 08:58:06.079839 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 08:58:06.095191 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 25/0 (188) : DOWN
2023-04-25 08:58:06.095297 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 25/0 (188) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.110225 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 08:58:06.110338 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 08:58:06.110372 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 08:58:06.110395 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 08:58:06.110456 DEBUG BF_PORT port_mgr_port_remove:106:0:188:0(direction)
2023-04-25 08:58:06.110479 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:188:0(direction)
2023-04-25 08:58:06.110992 INFO  BF_TM Remove dev:0 port:188 direction:0
2023-04-25 08:58:06.111178 INFO  BF_TM Remove dev:0 port:188 direction:1
2023-04-25 08:58:06.111201 INFO  BF_TM Delete dev:0 port:188
2023-04-25 08:58:06.111245 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 08:58:06.111274 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 08:58:06.111330 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.111525 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 188 remove.
2023-04-25 08:58:06.111888 DEBUG BF_PORT port_mgr_port_remove:106:0:188:1(direction)
2023-04-25 08:58:06.111917 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:188:1(direction)
2023-04-25 08:58:06.112132 INFO  BF_DVM Dev 0 port 188 removed sts Success (0)
2023-04-25 08:58:06.112166 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bdh
2023-04-25 08:58:06.112203 INFO  BF_DVM Dev 0 port 189 removed sts Object not found (6)
2023-04-25 08:58:06.112235 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=beh
2023-04-25 08:58:06.112268 INFO  BF_DVM Dev 0 port 190 removed sts Object not found (6)
2023-04-25 08:58:06.112299 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bfh
2023-04-25 08:58:06.112328 INFO  BF_DVM Dev 0 port 191 removed sts Object not found (6)
2023-04-25 08:58:06.112359 INFO  BF_TM Set dev:0 port:180 admin_state:0
2023-04-25 08:58:06.112410 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 08:58:06.112473 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 08:58:06.112505 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 08:58:06.112534 DEBUG BF_PORT port_mgr_port_enable:149:0:180:0(enb)
2023-04-25 08:58:06.112567 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:0(enb)
2023-04-25 08:58:06.112599 DEBUG BF_PORT PRT :0:180:-: Disable
2023-04-25 08:58:06.112636 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.112748 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 08:58:06.112780 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 08:58:06.128493 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 26/0 (180) : DOWN
2023-04-25 08:58:06.128601 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 26/0 (180) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.132267 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 08:58:06.132329 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 08:58:06.132361 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 08:58:06.132383 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 08:58:06.132452 DEBUG BF_PORT port_mgr_port_remove:106:0:180:0(direction)
2023-04-25 08:58:06.132473 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:180:0(direction)
2023-04-25 08:58:06.132983 INFO  BF_TM Remove dev:0 port:180 direction:0
2023-04-25 08:58:06.133161 INFO  BF_TM Remove dev:0 port:180 direction:1
2023-04-25 08:58:06.133179 INFO  BF_TM Delete dev:0 port:180
2023-04-25 08:58:06.133213 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 08:58:06.133235 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 08:58:06.133278 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.133474 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 180 remove.
2023-04-25 08:58:06.133818 DEBUG BF_PORT port_mgr_port_remove:106:0:180:1(direction)
2023-04-25 08:58:06.133839 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:180:1(direction)
2023-04-25 08:58:06.134034 INFO  BF_DVM Dev 0 port 180 removed sts Success (0)
2023-04-25 08:58:06.134057 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b5h
2023-04-25 08:58:06.134081 INFO  BF_DVM Dev 0 port 181 removed sts Object not found (6)
2023-04-25 08:58:06.134101 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b6h
2023-04-25 08:58:06.134124 INFO  BF_DVM Dev 0 port 182 removed sts Object not found (6)
2023-04-25 08:58:06.134144 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b7h
2023-04-25 08:58:06.134162 INFO  BF_DVM Dev 0 port 183 removed sts Object not found (6)
2023-04-25 08:58:06.134182 INFO  BF_TM Set dev:0 port:172 admin_state:0
2023-04-25 08:58:06.134202 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 08:58:06.134244 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 08:58:06.134263 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 08:58:06.134281 DEBUG BF_PORT port_mgr_port_enable:149:0:172:0(enb)
2023-04-25 08:58:06.134301 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:0(enb)
2023-04-25 08:58:06.134321 DEBUG BF_PORT PRT :0:172:-: Disable
2023-04-25 08:58:06.137917 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.138044 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 08:58:06.138078 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 08:58:06.153564 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 27/0 (172) : DOWN
2023-04-25 08:58:06.153676 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 27/0 (172) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.157237 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 08:58:06.157302 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 08:58:06.157332 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 08:58:06.157355 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 08:58:06.157402 DEBUG BF_PORT port_mgr_port_remove:106:0:172:0(direction)
2023-04-25 08:58:06.157425 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:172:0(direction)
2023-04-25 08:58:06.157939 INFO  BF_TM Remove dev:0 port:172 direction:0
2023-04-25 08:58:06.158143 INFO  BF_TM Remove dev:0 port:172 direction:1
2023-04-25 08:58:06.158179 INFO  BF_TM Delete dev:0 port:172
2023-04-25 08:58:06.158243 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 08:58:06.158284 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 08:58:06.158363 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.158549 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 172 remove.
2023-04-25 08:58:06.158892 DEBUG BF_PORT port_mgr_port_remove:106:0:172:1(direction)
2023-04-25 08:58:06.158913 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:172:1(direction)
2023-04-25 08:58:06.159108 INFO  BF_DVM Dev 0 port 172 removed sts Success (0)
2023-04-25 08:58:06.159132 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=adh
2023-04-25 08:58:06.159158 INFO  BF_DVM Dev 0 port 173 removed sts Object not found (6)
2023-04-25 08:58:06.159180 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aeh
2023-04-25 08:58:06.159215 INFO  BF_DVM Dev 0 port 174 removed sts Object not found (6)
2023-04-25 08:58:06.159237 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=afh
2023-04-25 08:58:06.159255 INFO  BF_DVM Dev 0 port 175 removed sts Object not found (6)
2023-04-25 08:58:06.159276 INFO  BF_TM Set dev:0 port:164 admin_state:0
2023-04-25 08:58:06.159298 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 08:58:06.159337 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 08:58:06.159355 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 08:58:06.159374 DEBUG BF_PORT port_mgr_port_enable:149:0:164:0(enb)
2023-04-25 08:58:06.159394 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:0(enb)
2023-04-25 08:58:06.159415 DEBUG BF_PORT PRT :0:164:-: Disable
2023-04-25 08:58:06.159440 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.159535 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 08:58:06.159557 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 08:58:06.175105 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 28/0 (164) : DOWN
2023-04-25 08:58:06.175218 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 28/0 (164) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.178183 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 08:58:06.178245 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 08:58:06.178275 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 08:58:06.178297 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 08:58:06.178340 DEBUG BF_PORT port_mgr_port_remove:106:0:164:0(direction)
2023-04-25 08:58:06.178362 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:164:0(direction)
2023-04-25 08:58:06.178872 INFO  BF_TM Remove dev:0 port:164 direction:0
2023-04-25 08:58:06.179050 INFO  BF_TM Remove dev:0 port:164 direction:1
2023-04-25 08:58:06.179068 INFO  BF_TM Delete dev:0 port:164
2023-04-25 08:58:06.179101 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 08:58:06.179123 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 08:58:06.179167 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.179350 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 164 remove.
2023-04-25 08:58:06.179693 DEBUG BF_PORT port_mgr_port_remove:106:0:164:1(direction)
2023-04-25 08:58:06.179712 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:164:1(direction)
2023-04-25 08:58:06.179921 INFO  BF_DVM Dev 0 port 164 removed sts Success (0)
2023-04-25 08:58:06.179944 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a5h
2023-04-25 08:58:06.179968 INFO  BF_DVM Dev 0 port 165 removed sts Object not found (6)
2023-04-25 08:58:06.179988 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a6h
2023-04-25 08:58:06.180010 INFO  BF_DVM Dev 0 port 166 removed sts Object not found (6)
2023-04-25 08:58:06.180030 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a7h
2023-04-25 08:58:06.180048 INFO  BF_DVM Dev 0 port 167 removed sts Object not found (6)
2023-04-25 08:58:06.180069 INFO  BF_TM Set dev:0 port:148 admin_state:0
2023-04-25 08:58:06.180090 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 08:58:06.180129 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 08:58:06.180147 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 08:58:06.180183 DEBUG BF_PORT port_mgr_port_enable:149:0:148:0(enb)
2023-04-25 08:58:06.180205 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:0(enb)
2023-04-25 08:58:06.180228 DEBUG BF_PORT PRT :0:148:-: Disable
2023-04-25 08:58:06.180249 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.180347 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 08:58:06.180370 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 08:58:06.195725 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 29/0 (148) : DOWN
2023-04-25 08:58:06.195836 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 29/0 (148) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.199231 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 08:58:06.199341 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 08:58:06.199397 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 08:58:06.199418 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 08:58:06.199461 DEBUG BF_PORT port_mgr_port_remove:106:0:148:0(direction)
2023-04-25 08:58:06.199482 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:148:0(direction)
2023-04-25 08:58:06.199996 INFO  BF_TM Remove dev:0 port:148 direction:0
2023-04-25 08:58:06.200191 INFO  BF_TM Remove dev:0 port:148 direction:1
2023-04-25 08:58:06.200209 INFO  BF_TM Delete dev:0 port:148
2023-04-25 08:58:06.200242 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 08:58:06.200263 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 08:58:06.200305 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.200487 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 148 remove.
2023-04-25 08:58:06.200832 DEBUG BF_PORT port_mgr_port_remove:106:0:148:1(direction)
2023-04-25 08:58:06.200851 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:148:1(direction)
2023-04-25 08:58:06.201061 INFO  BF_DVM Dev 0 port 148 removed sts Success (0)
2023-04-25 08:58:06.201100 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=95h
2023-04-25 08:58:06.201120 INFO  BF_DVM Dev 0 port 149 removed sts Object not found (6)
2023-04-25 08:58:06.201140 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=96h
2023-04-25 08:58:06.201161 INFO  BF_DVM Dev 0 port 150 removed sts Object not found (6)
2023-04-25 08:58:06.201181 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=97h
2023-04-25 08:58:06.201199 INFO  BF_DVM Dev 0 port 151 removed sts Object not found (6)
2023-04-25 08:58:06.201219 INFO  BF_TM Set dev:0 port:156 admin_state:0
2023-04-25 08:58:06.201239 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 08:58:06.201277 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 08:58:06.201297 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 08:58:06.201316 DEBUG BF_PORT port_mgr_port_enable:149:0:156:0(enb)
2023-04-25 08:58:06.201336 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:0(enb)
2023-04-25 08:58:06.201356 DEBUG BF_PORT PRT :0:156:-: Disable
2023-04-25 08:58:06.201380 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.201474 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 08:58:06.201496 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 08:58:06.216806 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 30/0 (156) : DOWN
2023-04-25 08:58:06.216919 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 30/0 (156) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.220170 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 08:58:06.220230 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 08:58:06.220258 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 08:58:06.220279 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 08:58:06.220325 DEBUG BF_PORT port_mgr_port_remove:106:0:156:0(direction)
2023-04-25 08:58:06.220345 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:156:0(direction)
2023-04-25 08:58:06.220856 INFO  BF_TM Remove dev:0 port:156 direction:0
2023-04-25 08:58:06.221064 INFO  BF_TM Remove dev:0 port:156 direction:1
2023-04-25 08:58:06.221099 INFO  BF_TM Delete dev:0 port:156
2023-04-25 08:58:06.221160 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 08:58:06.221201 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 08:58:06.221282 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.221481 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 156 remove.
2023-04-25 08:58:06.221822 DEBUG BF_PORT port_mgr_port_remove:106:0:156:1(direction)
2023-04-25 08:58:06.221841 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:156:1(direction)
2023-04-25 08:58:06.222035 INFO  BF_DVM Dev 0 port 156 removed sts Success (0)
2023-04-25 08:58:06.222057 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9dh
2023-04-25 08:58:06.222082 INFO  BF_DVM Dev 0 port 157 removed sts Object not found (6)
2023-04-25 08:58:06.222102 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9eh
2023-04-25 08:58:06.222125 INFO  BF_DVM Dev 0 port 158 removed sts Object not found (6)
2023-04-25 08:58:06.222144 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9fh
2023-04-25 08:58:06.222163 INFO  BF_DVM Dev 0 port 159 removed sts Object not found (6)
2023-04-25 08:58:06.222184 INFO  BF_TM Set dev:0 port:132 admin_state:0
2023-04-25 08:58:06.222206 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 08:58:06.222245 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 08:58:06.222263 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 08:58:06.222282 DEBUG BF_PORT port_mgr_port_enable:149:0:132:0(enb)
2023-04-25 08:58:06.222301 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:0(enb)
2023-04-25 08:58:06.222321 DEBUG BF_PORT PRT :0:132:-: Disable
2023-04-25 08:58:06.222341 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.222434 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 08:58:06.222456 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 08:58:06.237774 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 31/0 (132) : DOWN
2023-04-25 08:58:06.237888 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 31/0 (132) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.241225 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 08:58:06.241336 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 08:58:06.241388 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 08:58:06.241409 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 08:58:06.241456 DEBUG BF_PORT port_mgr_port_remove:106:0:132:0(direction)
2023-04-25 08:58:06.241477 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:132:0(direction)
2023-04-25 08:58:06.242003 INFO  BF_TM Remove dev:0 port:132 direction:0
2023-04-25 08:58:06.242181 INFO  BF_TM Remove dev:0 port:132 direction:1
2023-04-25 08:58:06.242200 INFO  BF_TM Delete dev:0 port:132
2023-04-25 08:58:06.242234 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 08:58:06.242254 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 08:58:06.242296 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.242480 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 132 remove.
2023-04-25 08:58:06.242821 DEBUG BF_PORT port_mgr_port_remove:106:0:132:1(direction)
2023-04-25 08:58:06.242839 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:132:1(direction)
2023-04-25 08:58:06.243032 INFO  BF_DVM Dev 0 port 132 removed sts Success (0)
2023-04-25 08:58:06.243055 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=85h
2023-04-25 08:58:06.243077 INFO  BF_DVM Dev 0 port 133 removed sts Object not found (6)
2023-04-25 08:58:06.243098 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=86h
2023-04-25 08:58:06.243120 INFO  BF_DVM Dev 0 port 134 removed sts Object not found (6)
2023-04-25 08:58:06.243139 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=87h
2023-04-25 08:58:06.243157 INFO  BF_DVM Dev 0 port 135 removed sts Object not found (6)
2023-04-25 08:58:06.243177 INFO  BF_TM Set dev:0 port:140 admin_state:0
2023-04-25 08:58:06.243200 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 08:58:06.243238 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 08:58:06.243256 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 08:58:06.243274 DEBUG BF_PORT port_mgr_port_enable:149:0:140:0(enb)
2023-04-25 08:58:06.243294 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:0(enb)
2023-04-25 08:58:06.243314 DEBUG BF_PORT PRT :0:140:-: Disable
2023-04-25 08:58:06.243335 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 08:58:06.243428 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 08:58:06.243449 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 08:58:06.258797 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 32/0 (140) : DOWN
2023-04-25 08:58:06.258915 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 32/0 (140) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 08:58:06.262218 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 08:58:06.262309 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 08:58:06.262356 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 08:58:06.262377 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 08:58:06.262420 DEBUG BF_PORT port_mgr_port_remove:106:0:140:0(direction)
2023-04-25 08:58:06.262441 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:140:0(direction)
2023-04-25 08:58:06.262974 INFO  BF_TM Remove dev:0 port:140 direction:0
2023-04-25 08:58:06.263181 INFO  BF_TM Remove dev:0 port:140 direction:1
2023-04-25 08:58:06.263217 INFO  BF_TM Delete dev:0 port:140
2023-04-25 08:58:06.263280 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 08:58:06.263319 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 08:58:06.263400 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:58:06.263598 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 140 remove.
2023-04-25 08:58:06.263951 DEBUG BF_PORT port_mgr_port_remove:106:0:140:1(direction)
2023-04-25 08:58:06.263972 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:140:1(direction)
2023-04-25 08:58:06.264166 INFO  BF_DVM Dev 0 port 140 removed sts Success (0)
2023-04-25 08:58:06.264189 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8dh
2023-04-25 08:58:06.264213 INFO  BF_DVM Dev 0 port 141 removed sts Object not found (6)
2023-04-25 08:58:06.264233 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8eh
2023-04-25 08:58:06.264255 INFO  BF_DVM Dev 0 port 142 removed sts Object not found (6)
2023-04-25 08:58:06.264274 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8fh
2023-04-25 08:58:06.264292 INFO  BF_DVM Dev 0 port 143 removed sts Object not found (6)
2023-04-25 08:58:06.264312 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=40h
2023-04-25 08:58:06.264334 INFO  BF_DVM Dev 0 port 64 removed sts Object not found (6)
2023-04-25 08:58:06.264354 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=41h
2023-04-25 08:58:06.264372 INFO  BF_DVM Dev 0 port 65 removed sts Object not found (6)
2023-04-25 08:58:06.264403 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=42h
2023-04-25 08:58:06.264427 INFO  BF_DVM Dev 0 port 66 removed sts Object not found (6)
2023-04-25 08:58:06.264447 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=43h
2023-04-25 08:58:06.264465 INFO  BF_DVM Dev 0 port 67 removed sts Object not found (6)
2023-04-25 08:58:06.264686 DEBUG BF_TM TM: tm_stop_cached_counters_timer:767 counter TIMER_STOP running dev 0 timer state 3
2023-04-25 08:58:06.264723 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d54b000
2023-04-25 08:58:06.264746 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d54c000
2023-04-25 08:58:06.264765 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d54d000
2023-04-25 08:58:06.264782 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d54e000
2023-04-25 08:58:06.264799 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d54f000
2023-04-25 08:58:06.264820 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d550000
2023-04-25 08:58:06.264838 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d551000
2023-04-25 08:58:06.264855 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d552000
2023-04-25 08:58:06.264872 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f7e8d554000
2023-04-25 08:58:06.265466 INFO  BF_MC mc_mgr_rmv_device: Device 0 remove.
2023-04-25 08:58:06.266895 DEBUG BF_PORT port_mgr_dev_remove:99:0
2023-04-25 08:58:06.266931 DEBUG BF_PORT port_mgr_tof1_dev_remove:194:0
2023-04-25 08:59:27.200734 DEBUG BF_SWITCHD bf_switchd: system services initialized
2023-04-25 08:59:27.200823 DEBUG BF_SWITCHD bf_switchd: loading conf_file /home/cirlab/bf-sde-9.11.2/install/share/p4/targets/tofino/ascon_1_pipe.conf...
2023-04-25 08:59:27.200882 DEBUG BF_SWITCHD bf_switchd: processing device configuration...
2023-04-25 08:59:27.200974 DEBUG BF_SWITCHD Configuration for dev_id 0
2023-04-25 08:59:27.201008 DEBUG BF_SWITCHD   Family        : tofino
2023-04-25 08:59:27.201035 DEBUG BF_SWITCHD   pci_sysfs_str : /sys/devices/pci0000:00/0000:00:03.0/0000:05:00.0
2023-04-25 08:59:27.201064 DEBUG BF_SWITCHD   pci_int_mode  : 0
2023-04-25 08:59:27.201095 DEBUG BF_SWITCHD   sds_fw_path   : share/tofino_sds_fw/avago/firmware
2023-04-25 08:59:27.201137 DEBUG BF_SWITCHD bf_switchd: processing P4 configuration...
2023-04-25 08:59:27.201216 DEBUG BF_SWITCHD P4 profile for dev_id 0
2023-04-25 08:59:27.201249 DEBUG BF_SWITCHD num P4 programs 1
2023-04-25 08:59:27.201275 DEBUG BF_SWITCHD   p4_name: ascon_1_pipe
2023-04-25 08:59:27.201317 DEBUG BF_SWITCHD   p4_pipeline_name: pipe
2023-04-25 08:59:27.201342 DEBUG BF_SWITCHD     libpd: 
2023-04-25 08:59:27.201368 DEBUG BF_SWITCHD     libpdthrift: 
2023-04-25 08:59:27.201392 DEBUG BF_SWITCHD     context: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/ascon_1_pipe/pipe/context.json
2023-04-25 08:59:27.201418 DEBUG BF_SWITCHD     config: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/ascon_1_pipe/pipe/tofino.bin
2023-04-25 08:59:27.201443 DEBUG BF_SWITCHD   Pipes in scope [
2023-04-25 08:59:27.201467 DEBUG BF_SWITCHD 0 
2023-04-25 08:59:27.201492 DEBUG BF_SWITCHD 1 
2023-04-25 08:59:27.201517 DEBUG BF_SWITCHD 2 
2023-04-25 08:59:27.201543 DEBUG BF_SWITCHD 3 
2023-04-25 08:59:27.201567 DEBUG BF_SWITCHD ]
2023-04-25 08:59:27.201591 DEBUG BF_SWITCHD   diag: 
2023-04-25 08:59:27.201616 DEBUG BF_SWITCHD   accton diag: 
2023-04-25 08:59:27.201641 DEBUG BF_SWITCHD   Agent[0]: /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so
2023-04-25 08:59:27.221413 DEBUG BF_SWITCHD bf_switchd: library /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so loaded
2023-04-25 08:59:27.222695 DEBUG BF_SWITCHD bf_switchd: agent[0] initialized
2023-04-25 08:59:27.222786 DEBUG BF_PLTFM Platform-mgr started 

2023-04-25 08:59:27.223412 DEBUG BF_PLTFM cdc_ethernet port is enx020000000002

2023-04-25 08:59:27.893187 DEBUG BF_PLTFM EEPROM DATA FROM BMC 
 {
	"Information":	{
		"Location on Fabric":	"Montara",
		"Product Sub-Version":	"3",
		"Facebook PCB Part Number":	"035-000003-02",
		"CRC8":	"0xd1",
		"System Assembly Part Number":	"015-000003-02",
		"Product Serial Number":	"AH49038267",
		"System Manufacturing Date":	"12-13-17",
		"Local MAC":	"A8:2B:B5:EE:6E:08",
		"Assembled At":	"Joytech",
		"ODM PCBA Serial Number":	"AH49037286",
		"Product Asset Tag":	"000000001",
		"Product Name":	"Montara",
		"ODM PCBA Part Number":	"NP3ZZ7632023A",
		"Product Production State":	"1",
		"Product Part Number":	"20-000003",
		"PCB Manufacturer":	"ISU",
		"System Manufacturer":	"Joytech",
		"Extended MAC Address Size":	"140",
		"Facebook PCBA Part Number":	"025-000003-02",
		"Version":	"1",
		"Extended MAC Base":	"A8:2B:B5:EE:6E:00",
		"Product Version":	"1"
	},
	"Resources":	[],
	"Actions":	[]
}
2023-04-25 08:59:27.893292 DEBUG BF_PLTFM Assembled at: Joytech 

2023-04-25 08:59:27.893337 DEBUG BF_PLTFM CRC8: 209 

2023-04-25 08:59:27.893375 DEBUG BF_PLTFM Extended MAC Address Size: 140 

2023-04-25 08:59:27.893414 DEBUG BF_PLTFM Extended MAC Base a8:2b:b5:ee:6e:0

2023-04-25 08:59:27.893455 DEBUG BF_PLTFM BFN PCB Part Number 035-000003-02 

2023-04-25 08:59:27.893491 DEBUG BF_PLTFM BFN PCBA Part Number 025-000003-02 

2023-04-25 08:59:27.893529 DEBUG BF_PLTFM Local MAC a8:2b:b5:ee:6e:8

2023-04-25 08:59:27.893566 DEBUG BF_PLTFM Location on Fabric: Montara

2023-04-25 08:59:27.893612 DEBUG BF_PLTFM ODM PCBA Part Number NP3ZZ7632023A 

2023-04-25 08:59:27.893650 DEBUG BF_PLTFM ODM PCBA Serial Number AH49037286 

2023-04-25 08:59:27.893687 DEBUG BF_PLTFM PCB Manufacturer: ISU

2023-04-25 08:59:27.893729 DEBUG BF_PLTFM Product Asset Tag: 000000001

2023-04-25 08:59:27.893765 DEBUG BF_PLTFM Product Name: Montara 

2023-04-25 08:59:27.893801 DEBUG BF_PLTFM Product Number: 20-000003 

2023-04-25 08:59:27.893838 DEBUG BF_PLTFM Product Production State: 1 

2023-04-25 08:59:27.893881 DEBUG BF_PLTFM Product Serial Number: AH49038267 

2023-04-25 08:59:27.893918 DEBUG BF_PLTFM Product Sub-Version: 3 

2023-04-25 08:59:27.893954 DEBUG BF_PLTFM Product Version: 1 

2023-04-25 08:59:27.894000 DEBUG BF_PLTFM EEPROM SUCCESS: Board type : 006234

2023-04-25 08:59:27.894044 DEBUG BF_PLTFM System Assembly Part Number: 015-000003-02 

2023-04-25 08:59:27.894082 DEBUG BF_PLTFM System Manufacturer: Joytech 

2023-04-25 08:59:27.894117 DEBUG BF_PLTFM System Manufacturing Date: 12-13-17 

2023-04-25 08:59:27.894160 DEBUG BF_PLTFM Version: 1 

2023-04-25 08:59:27.903717 DEBUG BF_PLTFM USB Initialized at bf_pltfm_cp2112_open:930

2023-04-25 08:59:27.903813 DEBUG BF_PLTFM No Devices found are 8

2023-04-25 08:59:27.903904 DEBUG BF_PLTFM USB devices found at bf_pltfm_cp2112_open:943

2023-04-25 08:59:27.904002 DEBUG BF_PLTFM USB handle found at bf_pltfm_cp2112_open:958

2023-04-25 08:59:27.904035 DEBUG BF_PLTFM The USB dev is 0x55ef4daf1680

2023-04-25 08:59:27.904071 DEBUG BF_PLTFM The USB dev handle is 0x55ef4db28000

2023-04-25 08:59:27.904117 DEBUG BF_PLTFM Kernel driver auto detach set at bf_pltfm_cp2112_open:980

2023-04-25 08:59:27.904215 DEBUG BF_PLTFM Interface Claimed at bf_pltfm_cp2112_open:992

2023-04-25 08:59:27.904504 DEBUG BF_PLTFM Sm bus initialized bf_pltfm_cp2112_open:1005

2023-04-25 08:59:27.956725 DEBUG BF_PLTFM Error waiting for interrupt response with error code Operation timed out at usb_intr_transfer_in;351

2023-04-25 08:59:27.956811 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-04-25 08:59:27.956851 DEBUG BF_PLTFM Ongoing transfers flushed at bf_pltfm_cp2112_open:1010

2023-04-25 08:59:27.960095 DEBUG BF_PLTFM Outstanding transfers cancelled bf_pltfm_cp2112_open:1015

2023-04-25 08:59:27.960171 DEBUG BF_PLTFM Upper and Lower Devices Differentiated bf_pltfm_cp2112_open:1026

2023-04-25 08:59:28.119333 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2023-04-25 08:59:28.119983 DEBUG BF_PLTFM num of QSFP ports=32
2023-04-25 08:59:28.120050 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2023-04-25 08:59:28.120099 DEBUG BF_PLTFM QSFP     1 : RESETL = true
2023-04-25 08:59:28.120146 DEBUG BF_PLTFM QSFP     1 : True
2023-04-25 08:59:28.129148 DEBUG BF_PLTFM QSFP     2 : RESETL = true
2023-04-25 08:59:28.129227 DEBUG BF_PLTFM QSFP     2 : True
2023-04-25 08:59:28.138154 DEBUG BF_PLTFM QSFP     3 : RESETL = true
2023-04-25 08:59:28.138235 DEBUG BF_PLTFM QSFP     3 : True
2023-04-25 08:59:28.147149 DEBUG BF_PLTFM QSFP     4 : RESETL = true
2023-04-25 08:59:28.147227 DEBUG BF_PLTFM QSFP     4 : True
2023-04-25 08:59:28.156148 DEBUG BF_PLTFM QSFP     5 : RESETL = true
2023-04-25 08:59:28.156227 DEBUG BF_PLTFM QSFP     5 : True
2023-04-25 08:59:28.165147 DEBUG BF_PLTFM QSFP     6 : RESETL = true
2023-04-25 08:59:28.165225 DEBUG BF_PLTFM QSFP     6 : True
2023-04-25 08:59:28.174149 DEBUG BF_PLTFM QSFP     7 : RESETL = true
2023-04-25 08:59:28.174228 DEBUG BF_PLTFM QSFP     7 : True
2023-04-25 08:59:28.183149 DEBUG BF_PLTFM QSFP     8 : RESETL = true
2023-04-25 08:59:28.183228 DEBUG BF_PLTFM QSFP     8 : True
2023-04-25 08:59:28.192147 DEBUG BF_PLTFM QSFP     9 : RESETL = true
2023-04-25 08:59:28.192227 DEBUG BF_PLTFM QSFP     9 : True
2023-04-25 08:59:28.201147 DEBUG BF_PLTFM QSFP    10 : RESETL = true
2023-04-25 08:59:28.201226 DEBUG BF_PLTFM QSFP    10 : True
2023-04-25 08:59:28.210148 DEBUG BF_PLTFM QSFP    11 : RESETL = true
2023-04-25 08:59:28.210227 DEBUG BF_PLTFM QSFP    11 : True
2023-04-25 08:59:28.219150 DEBUG BF_PLTFM QSFP    12 : RESETL = true
2023-04-25 08:59:28.219228 DEBUG BF_PLTFM QSFP    12 : True
2023-04-25 08:59:28.228148 DEBUG BF_PLTFM QSFP    13 : RESETL = true
2023-04-25 08:59:28.228226 DEBUG BF_PLTFM QSFP    13 : True
2023-04-25 08:59:28.237149 DEBUG BF_PLTFM QSFP    14 : RESETL = true
2023-04-25 08:59:28.237228 DEBUG BF_PLTFM QSFP    14 : True
2023-04-25 08:59:28.246149 DEBUG BF_PLTFM QSFP    15 : RESETL = true
2023-04-25 08:59:28.246227 DEBUG BF_PLTFM QSFP    15 : True
2023-04-25 08:59:28.255148 DEBUG BF_PLTFM QSFP    16 : RESETL = true
2023-04-25 08:59:28.255227 DEBUG BF_PLTFM QSFP    16 : True
2023-04-25 08:59:28.264151 DEBUG BF_PLTFM QSFP    17 : RESETL = true
2023-04-25 08:59:28.264229 DEBUG BF_PLTFM QSFP    17 : True
2023-04-25 08:59:28.273148 DEBUG BF_PLTFM QSFP    18 : RESETL = true
2023-04-25 08:59:28.273226 DEBUG BF_PLTFM QSFP    18 : True
2023-04-25 08:59:28.282150 DEBUG BF_PLTFM QSFP    19 : RESETL = true
2023-04-25 08:59:28.282230 DEBUG BF_PLTFM QSFP    19 : True
2023-04-25 08:59:28.291149 DEBUG BF_PLTFM QSFP    20 : RESETL = true
2023-04-25 08:59:28.291228 DEBUG BF_PLTFM QSFP    20 : True
2023-04-25 08:59:28.300149 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-04-25 08:59:28.300228 DEBUG BF_PLTFM QSFP    21 : True
2023-04-25 08:59:28.309150 DEBUG BF_PLTFM QSFP    22 : RESETL = true
2023-04-25 08:59:28.309248 DEBUG BF_PLTFM QSFP    22 : True
2023-04-25 08:59:28.318149 DEBUG BF_PLTFM QSFP    23 : RESETL = true
2023-04-25 08:59:28.318228 DEBUG BF_PLTFM QSFP    23 : True
2023-04-25 08:59:28.327151 DEBUG BF_PLTFM QSFP    24 : RESETL = true
2023-04-25 08:59:28.327230 DEBUG BF_PLTFM QSFP    24 : True
2023-04-25 08:59:28.336149 DEBUG BF_PLTFM QSFP    25 : RESETL = true
2023-04-25 08:59:28.336228 DEBUG BF_PLTFM QSFP    25 : True
2023-04-25 08:59:28.345151 DEBUG BF_PLTFM QSFP    26 : RESETL = true
2023-04-25 08:59:28.345230 DEBUG BF_PLTFM QSFP    26 : True
2023-04-25 08:59:28.354151 DEBUG BF_PLTFM QSFP    27 : RESETL = true
2023-04-25 08:59:28.354229 DEBUG BF_PLTFM QSFP    27 : True
2023-04-25 08:59:28.363150 DEBUG BF_PLTFM QSFP    28 : RESETL = true
2023-04-25 08:59:28.363229 DEBUG BF_PLTFM QSFP    28 : True
2023-04-25 08:59:28.372151 DEBUG BF_PLTFM QSFP    29 : RESETL = true
2023-04-25 08:59:28.372231 DEBUG BF_PLTFM QSFP    29 : True
2023-04-25 08:59:28.381149 DEBUG BF_PLTFM QSFP    30 : RESETL = true
2023-04-25 08:59:28.381228 DEBUG BF_PLTFM QSFP    30 : True
2023-04-25 08:59:28.390151 DEBUG BF_PLTFM QSFP    31 : RESETL = true
2023-04-25 08:59:28.390229 DEBUG BF_PLTFM QSFP    31 : True
2023-04-25 08:59:28.399152 DEBUG BF_PLTFM QSFP    32 : RESETL = true
2023-04-25 08:59:28.399230 DEBUG BF_PLTFM QSFP    32 : True
2023-04-25 08:59:28.409270 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2023-04-25 08:59:28.409345 DEBUG BF_PLTFM QSFP     1 : LPMODE = true
2023-04-25 08:59:28.430150 DEBUG BF_PLTFM QSFP     1 : RESETL = false
2023-04-25 08:59:28.430228 DEBUG BF_PLTFM QSFP     1 : False
2023-04-25 08:59:28.439151 DEBUG BF_PLTFM QSFP     2 : LPMODE = true
2023-04-25 08:59:28.460152 DEBUG BF_PLTFM QSFP     2 : RESETL = false
2023-04-25 08:59:28.460231 DEBUG BF_PLTFM QSFP     2 : False
2023-04-25 08:59:28.469150 DEBUG BF_PLTFM QSFP     3 : LPMODE = true
2023-04-25 08:59:28.490150 DEBUG BF_PLTFM QSFP     3 : RESETL = false
2023-04-25 08:59:28.490229 DEBUG BF_PLTFM QSFP     3 : False
2023-04-25 08:59:28.499150 DEBUG BF_PLTFM QSFP     4 : LPMODE = true
2023-04-25 08:59:28.520150 DEBUG BF_PLTFM QSFP     4 : RESETL = false
2023-04-25 08:59:28.520229 DEBUG BF_PLTFM QSFP     4 : False
2023-04-25 08:59:28.529152 DEBUG BF_PLTFM QSFP     5 : LPMODE = true
2023-04-25 08:59:28.550151 DEBUG BF_PLTFM QSFP     5 : RESETL = false
2023-04-25 08:59:28.550230 DEBUG BF_PLTFM QSFP     5 : False
2023-04-25 08:59:28.559151 DEBUG BF_PLTFM QSFP     6 : LPMODE = true
2023-04-25 08:59:28.580153 DEBUG BF_PLTFM QSFP     6 : RESETL = false
2023-04-25 08:59:28.580232 DEBUG BF_PLTFM QSFP     6 : False
2023-04-25 08:59:28.589152 DEBUG BF_PLTFM QSFP     7 : LPMODE = true
2023-04-25 08:59:28.610151 DEBUG BF_PLTFM QSFP     7 : RESETL = false
2023-04-25 08:59:28.610230 DEBUG BF_PLTFM QSFP     7 : False
2023-04-25 08:59:28.619151 DEBUG BF_PLTFM QSFP     8 : LPMODE = true
2023-04-25 08:59:28.640154 DEBUG BF_PLTFM QSFP     8 : RESETL = false
2023-04-25 08:59:28.640233 DEBUG BF_PLTFM QSFP     8 : False
2023-04-25 08:59:28.649153 DEBUG BF_PLTFM QSFP     9 : LPMODE = true
2023-04-25 08:59:28.670152 DEBUG BF_PLTFM QSFP     9 : RESETL = false
2023-04-25 08:59:28.670231 DEBUG BF_PLTFM QSFP     9 : False
2023-04-25 08:59:28.679154 DEBUG BF_PLTFM QSFP    10 : LPMODE = true
2023-04-25 08:59:28.700152 DEBUG BF_PLTFM QSFP    10 : RESETL = false
2023-04-25 08:59:28.700231 DEBUG BF_PLTFM QSFP    10 : False
2023-04-25 08:59:28.709153 DEBUG BF_PLTFM QSFP    11 : LPMODE = true
2023-04-25 08:59:28.730154 DEBUG BF_PLTFM QSFP    11 : RESETL = false
2023-04-25 08:59:28.730233 DEBUG BF_PLTFM QSFP    11 : False
2023-04-25 08:59:28.739153 DEBUG BF_PLTFM QSFP    12 : LPMODE = true
2023-04-25 08:59:28.760153 DEBUG BF_PLTFM QSFP    12 : RESETL = false
2023-04-25 08:59:28.760232 DEBUG BF_PLTFM QSFP    12 : False
2023-04-25 08:59:28.769153 DEBUG BF_PLTFM QSFP    13 : LPMODE = true
2023-04-25 08:59:28.790153 DEBUG BF_PLTFM QSFP    13 : RESETL = false
2023-04-25 08:59:28.790231 DEBUG BF_PLTFM QSFP    13 : False
2023-04-25 08:59:28.799154 DEBUG BF_PLTFM QSFP    14 : LPMODE = true
2023-04-25 08:59:28.820156 DEBUG BF_PLTFM QSFP    14 : RESETL = false
2023-04-25 08:59:28.820235 DEBUG BF_PLTFM QSFP    14 : False
2023-04-25 08:59:28.829155 DEBUG BF_PLTFM QSFP    15 : LPMODE = true
2023-04-25 08:59:28.850154 DEBUG BF_PLTFM QSFP    15 : RESETL = false
2023-04-25 08:59:28.850233 DEBUG BF_PLTFM QSFP    15 : False
2023-04-25 08:59:28.859155 DEBUG BF_PLTFM QSFP    16 : LPMODE = true
2023-04-25 08:59:28.880106 DEBUG BF_PLTFM QSFP    16 : RESETL = false
2023-04-25 08:59:28.880184 DEBUG BF_PLTFM QSFP    16 : False
2023-04-25 08:59:28.889107 DEBUG BF_PLTFM QSFP    17 : LPMODE = true
2023-04-25 08:59:28.910106 DEBUG BF_PLTFM QSFP    17 : RESETL = false
2023-04-25 08:59:28.910185 DEBUG BF_PLTFM QSFP    17 : False
2023-04-25 08:59:28.919107 DEBUG BF_PLTFM QSFP    18 : LPMODE = true
2023-04-25 08:59:28.940106 DEBUG BF_PLTFM QSFP    18 : RESETL = false
2023-04-25 08:59:28.940184 DEBUG BF_PLTFM QSFP    18 : False
2023-04-25 08:59:28.949110 DEBUG BF_PLTFM QSFP    19 : LPMODE = true
2023-04-25 08:59:28.970111 DEBUG BF_PLTFM QSFP    19 : RESETL = false
2023-04-25 08:59:28.970190 DEBUG BF_PLTFM QSFP    19 : False
2023-04-25 08:59:28.979108 DEBUG BF_PLTFM QSFP    20 : LPMODE = true
2023-04-25 08:59:29.000109 DEBUG BF_PLTFM QSFP    20 : RESETL = false
2023-04-25 08:59:29.000195 DEBUG BF_PLTFM QSFP    20 : False
2023-04-25 08:59:29.009110 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-04-25 08:59:29.030109 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-04-25 08:59:29.030188 DEBUG BF_PLTFM QSFP    21 : False
2023-04-25 08:59:29.039110 DEBUG BF_PLTFM QSFP    22 : LPMODE = true
2023-04-25 08:59:29.060109 DEBUG BF_PLTFM QSFP    22 : RESETL = false
2023-04-25 08:59:29.060186 DEBUG BF_PLTFM QSFP    22 : False
2023-04-25 08:59:29.069112 DEBUG BF_PLTFM QSFP    23 : LPMODE = true
2023-04-25 08:59:29.090108 DEBUG BF_PLTFM QSFP    23 : RESETL = false
2023-04-25 08:59:29.090187 DEBUG BF_PLTFM QSFP    23 : False
2023-04-25 08:59:29.099110 DEBUG BF_PLTFM QSFP    24 : LPMODE = true
2023-04-25 08:59:29.120109 DEBUG BF_PLTFM QSFP    24 : RESETL = false
2023-04-25 08:59:29.120188 DEBUG BF_PLTFM QSFP    24 : False
2023-04-25 08:59:29.129112 DEBUG BF_PLTFM QSFP    25 : LPMODE = true
2023-04-25 08:59:29.150109 DEBUG BF_PLTFM QSFP    25 : RESETL = false
2023-04-25 08:59:29.150187 DEBUG BF_PLTFM QSFP    25 : False
2023-04-25 08:59:29.159110 DEBUG BF_PLTFM QSFP    26 : LPMODE = true
2023-04-25 08:59:29.180109 DEBUG BF_PLTFM QSFP    26 : RESETL = false
2023-04-25 08:59:29.180187 DEBUG BF_PLTFM QSFP    26 : False
2023-04-25 08:59:29.189112 DEBUG BF_PLTFM QSFP    27 : LPMODE = true
2023-04-25 08:59:29.210110 DEBUG BF_PLTFM QSFP    27 : RESETL = false
2023-04-25 08:59:29.210188 DEBUG BF_PLTFM QSFP    27 : False
2023-04-25 08:59:29.219111 DEBUG BF_PLTFM QSFP    28 : LPMODE = true
2023-04-25 08:59:29.240110 DEBUG BF_PLTFM QSFP    28 : RESETL = false
2023-04-25 08:59:29.240188 DEBUG BF_PLTFM QSFP    28 : False
2023-04-25 08:59:29.249114 DEBUG BF_PLTFM QSFP    29 : LPMODE = true
2023-04-25 08:59:29.270110 DEBUG BF_PLTFM QSFP    29 : RESETL = false
2023-04-25 08:59:29.270189 DEBUG BF_PLTFM QSFP    29 : False
2023-04-25 08:59:29.279112 DEBUG BF_PLTFM QSFP    30 : LPMODE = true
2023-04-25 08:59:29.300111 DEBUG BF_PLTFM QSFP    30 : RESETL = false
2023-04-25 08:59:29.300189 DEBUG BF_PLTFM QSFP    30 : False
2023-04-25 08:59:29.309121 DEBUG BF_PLTFM QSFP    31 : LPMODE = true
2023-04-25 08:59:29.330110 DEBUG BF_PLTFM QSFP    31 : RESETL = false
2023-04-25 08:59:29.330188 DEBUG BF_PLTFM QSFP    31 : False
2023-04-25 08:59:29.339112 DEBUG BF_PLTFM QSFP    32 : LPMODE = true
2023-04-25 08:59:29.360112 DEBUG BF_PLTFM QSFP    32 : RESETL = false
2023-04-25 08:59:29.360191 DEBUG BF_PLTFM QSFP    32 : False
2023-04-25 08:59:29.369112 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2023-04-25 08:59:31.369548 DEBUG BF_SWITCHD Device 0: Operational mode set to ASIC
2023-04-25 08:59:31.369657 DEBUG BF_SWITCHD Initialized the device types using platforms infra API
2023-04-25 08:59:31.369715 DEBUG BF_SWITCHD ASIC detected at PCI /sys/class/bf/bf0/device
2023-04-25 08:59:31.369889 DEBUG BF_SWITCHD ASIC pci device id is 16 (0x0010)
2023-04-25 08:59:31.369999 DEBUG BF_DVM BF-SDE vesion: 9.11.2
2023-04-25 08:59:31.385299 INFO  BF_PM pm_fsm_queues_init:256 pm_fsm_queues_init:256 Initializing all FSM queues
2023-04-25 08:59:31.385408 INFO  BF_PM pm_fsm_queues_init:262 pm_fsm_queues_init:262 Initializing all FSM queues done
2023-04-25 08:59:31.385563 INFO  BF_TM TM: Registered for device and port discovery
2023-04-25 08:59:31.387959 DEBUG BF_SWITCHD bf_switchd: drivers initialized
2023-04-25 08:59:31.413533 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2023-04-25 08:59:31.414035 DEBUG BF_LLD  Efuse settings dev 0 subdev 0
2023-04-25 08:59:31.414057 DEBUG BF_LLD                0 : resubmit_disable
2023-04-25 08:59:31.414072 DEBUG BF_LLD                0 : mau_tcam_reduction
2023-04-25 08:59:31.414084 DEBUG BF_LLD                0 : mau_sram_reduction
2023-04-25 08:59:31.414096 DEBUG BF_LLD                0 : packet_generator_disable
2023-04-25 08:59:31.414109 DEBUG BF_LLD                5 : pipe_disable
2023-04-25 08:59:31.414123 DEBUG BF_LLD                0 : mau_stage_disable
2023-04-25 08:59:31.414133 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2023-04-25 08:59:31.414145 DEBUG BF_LLD 5555555555555555 : port_disable (lo)
2023-04-25 08:59:31.414157 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2023-04-25 08:59:31.414168 DEBUG BF_LLD                0 : port_speed_reduction
2023-04-25 08:59:31.414180 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2023-04-25 08:59:31.414192 DEBUG BF_LLD                0 : pcie_lane_reduction
2023-04-25 08:59:31.414204 DEBUG BF_LLD                0 : baresync_disable
2023-04-25 08:59:31.414216 DEBUG BF_LLD                0 : frequency_reduction
2023-04-25 08:59:31.414228 DEBUG BF_LLD                0 : frequency_check_disable
2023-04-25 08:59:31.414240 DEBUG BF_LLD                0 : versioning
2023-04-25 08:59:31.414254 DEBUG BF_LLD                8 : chip_part_number
2023-04-25 08:59:31.414266 DEBUG BF_LLD                1 : part_revision_number
2023-04-25 08:59:31.414278 DEBUG BF_LLD                0 : package_id
2023-04-25 08:59:31.414290 DEBUG BF_LLD 303040316ed35b05 : chip_id
2023-04-25 08:59:31.414302 DEBUG BF_LLD              a7c : pmro_and_skew
2023-04-25 08:59:31.414315 DEBUG BF_LLD                1 : voltage_scaling
2023-04-25 08:59:31.414327 DEBUG BF_LLD                0 : die-config
2023-04-25 08:59:31.414339 DEBUG BF_LLD                0 : constant0
2023-04-25 08:59:31.414350 DEBUG BF_LLD                0 : constant1
2023-04-25 08:59:31.414362 DEBUG BF_LLD                0 : serdes disable even
2023-04-25 08:59:31.414374 DEBUG BF_LLD                0 : serdes disable odd
2023-04-25 08:59:31.414394 DEBUG BF_LLD Wafer-id: P6Y740-W1-X6-Y6
2023-04-25 08:59:31.414420 DEBUG BF_LLD dev 0 subdev 0: SPI idcode: 20171102 (rc=0)
2023-04-25 08:59:31.414446 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2023-04-25 08:59:31.414780 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2023-04-25 08:59:31.524534 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1dc
2023-04-25 08:59:31.524602 DEBUG BF_LLD [Unreset] Done after 1 polls
2023-04-25 08:59:31.543984 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2023-04-25 08:59:31.544053 DEBUG BF_PORT port_mgr_dev_add:57:0:0(warm_init_mode)
2023-04-25 08:59:31.544075 DEBUG BF_PORT port_mgr_tof1_dev_add:75:0
2023-04-25 08:59:31.544100 INFO  BF_PORT set chip part revision number, dev 0, part rev 1
2023-04-25 08:59:31.544152 DEBUG BF_PORT 0:-:-: sbus master fw: 101d_2001
2023-04-25 08:59:31.544166 DEBUG BF_PORT 0:-:-: PCIe serdes fw: 1066_2147
2023-04-25 08:59:31.544177 DEBUG BF_PORT 0:-:-:      serdes fw: 1091_244d
2023-04-25 08:59:31.544200 INFO  BF_PORT port_mgr_mac_block_init: core clock speed in ns = 0.819672
2023-04-25 08:59:31.547243 DEBUG BF_PORT SDS: SBMs disabled. No FW upload
2023-04-25 08:59:31.547371 DEBUG BF_PORT SDS: SBus CLK divider set to 5 (x32 mode)
2023-04-25 08:59:31.547407 DEBUG BF_PORT SDS: 0:0:3: Set ignore bcast
2023-04-25 08:59:31.547424 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-04-25 08:59:31.547493 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=write
2023-04-25 08:59:31.547561 DEBUG BF_PORT SDS: 0:0:5: Set ignore bcast
2023-04-25 08:59:31.547576 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-04-25 08:59:31.547643 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=write
2023-04-25 08:59:31.547709 DEBUG BF_PORT SDS: 0:0:7: Set ignore bcast
2023-04-25 08:59:31.547724 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-04-25 08:59:31.547791 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=write
2023-04-25 08:59:31.547856 DEBUG BF_PORT SDS: 0:0:9: Set ignore bcast
2023-04-25 08:59:31.547873 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-04-25 08:59:31.547940 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=write
2023-04-25 08:59:31.554986 DEBUG BF_PORT SDS: 0:0:255: FW load: broadcast
2023-04-25 08:59:31.555009 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-04-25 08:59:31.555021 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-04-25 08:59:31.557250 DEBUG BF_PORT 0:0:1 : PCIe access : addr=1h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557329 DEBUG BF_PORT 0:0:2 : PCIe access : addr=2h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557396 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557471 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=0h : cmd=Read
2023-04-25 08:59:31.557493 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=1h : cmd=write
2023-04-25 08:59:31.557507 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-04-25 08:59:31.557575 DEBUG BF_PORT 0:0:4 : PCIe access : addr=4h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557645 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557716 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=0h : cmd=Read
2023-04-25 08:59:31.557731 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=1h : cmd=write
2023-04-25 08:59:31.557744 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-04-25 08:59:31.557811 DEBUG BF_PORT 0:0:6 : PCIe access : addr=6h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557883 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=ffh : cmd=Read
2023-04-25 08:59:31.557954 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=0h : cmd=Read
2023-04-25 08:59:31.557970 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=1h : cmd=write
2023-04-25 08:59:31.557983 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-04-25 08:59:31.558050 DEBUG BF_PORT 0:0:8 : PCIe access : addr=8h : reg=ffh : cmd=Read
2023-04-25 08:59:31.558119 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=ffh : cmd=Read
2023-04-25 08:59:31.558192 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=0h : cmd=Read
2023-04-25 08:59:31.558210 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=1h : cmd=write
2023-04-25 08:59:31.558223 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-04-25 08:59:31.558291 DEBUG BF_PORT 0:0:10 : PCIe access : addr=ah : reg=ffh : cmd=Read
2023-04-25 08:59:32.057663 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-04-25 08:59:32.057765 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-04-25 08:59:32.057833 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-04-25 08:59:32.057902 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-04-25 08:59:32.558136 DEBUG BF_PORT SDS: 0:1:255: FW load: broadcast
2023-04-25 08:59:32.558178 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-04-25 08:59:32.558189 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-04-25 08:59:35.494742 INFO  BF_MC Allocated RDM addresses 0x200 - 0x303
2023-04-25 08:59:35.494823 INFO  BF_MC Write LAG node at addr 0x200 with id 255 and next node 0x201 0x0000_00000000ff00201c
2023-04-25 08:59:35.494838 INFO  BF_MC Write LAG node at addr 0x201 with id 255 and next node 0x202 0x00ff_00202c00ff00201c
2023-04-25 08:59:35.494849 INFO  BF_MC Write LAG node at addr 0x202 with id 255 and next node 0x203 0x0000_00000000ff00203c
2023-04-25 08:59:35.494859 INFO  BF_MC Write LAG node at addr 0x203 with id 255 and next node 0x204 0x00ff_00204c00ff00203c
2023-04-25 08:59:35.494869 INFO  BF_MC Write LAG node at addr 0x204 with id 255 and next node 0x205 0x0000_00000000ff00205c
2023-04-25 08:59:35.494878 INFO  BF_MC Write LAG node at addr 0x205 with id 255 and next node 0x206 0x00ff_00206c00ff00205c
2023-04-25 08:59:35.494888 INFO  BF_MC Write LAG node at addr 0x206 with id 255 and next node 0x207 0x0000_00000000ff00207c
2023-04-25 08:59:35.494898 INFO  BF_MC Write LAG node at addr 0x207 with id 255 and next node 0x208 0x00ff_00208c00ff00207c
2023-04-25 08:59:35.494907 INFO  BF_MC Write LAG node at addr 0x208 with id 255 and next node 0x209 0x0000_00000000ff00209c
2023-04-25 08:59:35.494917 INFO  BF_MC Write LAG node at addr 0x209 with id 255 and next node 0x20a 0x00ff_0020ac00ff00209c
2023-04-25 08:59:35.494928 INFO  BF_MC Write LAG node at addr 0x20a with id 255 and next node 0x20b 0x0000_00000000ff0020bc
2023-04-25 08:59:35.494938 INFO  BF_MC Write LAG node at addr 0x20b with id 255 and next node 0x20c 0x00ff_0020cc00ff0020bc
2023-04-25 08:59:35.494947 INFO  BF_MC Write LAG node at addr 0x20c with id 255 and next node 0x20d 0x0000_00000000ff0020dc
2023-04-25 08:59:35.494957 INFO  BF_MC Write LAG node at addr 0x20d with id 255 and next node 0x20e 0x00ff_0020ec00ff0020dc
2023-04-25 08:59:35.494966 INFO  BF_MC Write LAG node at addr 0x20e with id 255 and next node 0x20f 0x0000_00000000ff0020fc
2023-04-25 08:59:35.494976 INFO  BF_MC Write LAG node at addr 0x20f with id 255 and next node 0x210 0x00ff_00210c00ff0020fc
2023-04-25 08:59:35.494986 INFO  BF_MC Write LAG node at addr 0x210 with id 255 and next node 0x211 0x0000_00000000ff00211c
2023-04-25 08:59:35.494995 INFO  BF_MC Write LAG node at addr 0x211 with id 255 and next node 0x212 0x00ff_00212c00ff00211c
2023-04-25 08:59:35.495005 INFO  BF_MC Write LAG node at addr 0x212 with id 255 and next node 0x213 0x0000_00000000ff00213c
2023-04-25 08:59:35.495014 INFO  BF_MC Write LAG node at addr 0x213 with id 255 and next node 0x214 0x00ff_00214c00ff00213c
2023-04-25 08:59:35.495024 INFO  BF_MC Write LAG node at addr 0x214 with id 255 and next node 0x215 0x0000_00000000ff00215c
2023-04-25 08:59:35.495034 INFO  BF_MC Write LAG node at addr 0x215 with id 255 and next node 0x216 0x00ff_00216c00ff00215c
2023-04-25 08:59:35.495044 INFO  BF_MC Write LAG node at addr 0x216 with id 255 and next node 0x217 0x0000_00000000ff00217c
2023-04-25 08:59:35.495054 INFO  BF_MC Write LAG node at addr 0x217 with id 255 and next node 0x218 0x00ff_00218c00ff00217c
2023-04-25 08:59:35.495064 INFO  BF_MC Write LAG node at addr 0x218 with id 255 and next node 0x219 0x0000_00000000ff00219c
2023-04-25 08:59:35.495073 INFO  BF_MC Write LAG node at addr 0x219 with id 255 and next node 0x21a 0x00ff_0021ac00ff00219c
2023-04-25 08:59:35.495083 INFO  BF_MC Write LAG node at addr 0x21a with id 255 and next node 0x21b 0x0000_00000000ff0021bc
2023-04-25 08:59:35.495093 INFO  BF_MC Write LAG node at addr 0x21b with id 255 and next node 0x21c 0x00ff_0021cc00ff0021bc
2023-04-25 08:59:35.495103 INFO  BF_MC Write LAG node at addr 0x21c with id 255 and next node 0x21d 0x0000_00000000ff0021dc
2023-04-25 08:59:35.495112 INFO  BF_MC Write LAG node at addr 0x21d with id 255 and next node 0x21e 0x00ff_0021ec00ff0021dc
2023-04-25 08:59:35.495123 INFO  BF_MC Write LAG node at addr 0x21e with id 255 and next node 0x21f 0x0000_00000000ff0021fc
2023-04-25 08:59:35.495133 INFO  BF_MC Write LAG node at addr 0x21f with id 255 and next node 0x220 0x00ff_00220c00ff0021fc
2023-04-25 08:59:35.495143 INFO  BF_MC Write LAG node at addr 0x220 with id 255 and next node 0x221 0x0000_00000000ff00221c
2023-04-25 08:59:35.495173 INFO  BF_MC Write LAG node at addr 0x221 with id 255 and next node 0x222 0x00ff_00222c00ff00221c
2023-04-25 08:59:35.495184 INFO  BF_MC Write LAG node at addr 0x222 with id 255 and next node 0x223 0x0000_00000000ff00223c
2023-04-25 08:59:35.495194 INFO  BF_MC Write LAG node at addr 0x223 with id 255 and next node 0x224 0x00ff_00224c00ff00223c
2023-04-25 08:59:35.495203 INFO  BF_MC Write LAG node at addr 0x224 with id 255 and next node 0x225 0x0000_00000000ff00225c
2023-04-25 08:59:35.495213 INFO  BF_MC Write LAG node at addr 0x225 with id 255 and next node 0x226 0x00ff_00226c00ff00225c
2023-04-25 08:59:35.495223 INFO  BF_MC Write LAG node at addr 0x226 with id 255 and next node 0x227 0x0000_00000000ff00227c
2023-04-25 08:59:35.495233 INFO  BF_MC Write LAG node at addr 0x227 with id 255 and next node 0x228 0x00ff_00228c00ff00227c
2023-04-25 08:59:35.495242 INFO  BF_MC Write LAG node at addr 0x228 with id 255 and next node 0x229 0x0000_00000000ff00229c
2023-04-25 08:59:35.495252 INFO  BF_MC Write LAG node at addr 0x229 with id 255 and next node 0x22a 0x00ff_0022ac00ff00229c
2023-04-25 08:59:35.495262 INFO  BF_MC Write LAG node at addr 0x22a with id 255 and next node 0x22b 0x0000_00000000ff0022bc
2023-04-25 08:59:35.495272 INFO  BF_MC Write LAG node at addr 0x22b with id 255 and next node 0x22c 0x00ff_0022cc00ff0022bc
2023-04-25 08:59:35.495282 INFO  BF_MC Write LAG node at addr 0x22c with id 255 and next node 0x22d 0x0000_00000000ff0022dc
2023-04-25 08:59:35.495291 INFO  BF_MC Write LAG node at addr 0x22d with id 255 and next node 0x22e 0x00ff_0022ec00ff0022dc
2023-04-25 08:59:35.495301 INFO  BF_MC Write LAG node at addr 0x22e with id 255 and next node 0x22f 0x0000_00000000ff0022fc
2023-04-25 08:59:35.495311 INFO  BF_MC Write LAG node at addr 0x22f with id 255 and next node 0x230 0x00ff_00230c00ff0022fc
2023-04-25 08:59:35.495321 INFO  BF_MC Write LAG node at addr 0x230 with id 255 and next node 0x231 0x0000_00000000ff00231c
2023-04-25 08:59:35.495330 INFO  BF_MC Write LAG node at addr 0x231 with id 255 and next node 0x232 0x00ff_00232c00ff00231c
2023-04-25 08:59:35.495340 INFO  BF_MC Write LAG node at addr 0x232 with id 255 and next node 0x233 0x0000_00000000ff00233c
2023-04-25 08:59:35.495350 INFO  BF_MC Write LAG node at addr 0x233 with id 255 and next node 0x234 0x00ff_00234c00ff00233c
2023-04-25 08:59:35.495360 INFO  BF_MC Write LAG node at addr 0x234 with id 255 and next node 0x235 0x0000_00000000ff00235c
2023-04-25 08:59:35.495369 INFO  BF_MC Write LAG node at addr 0x235 with id 255 and next node 0x236 0x00ff_00236c00ff00235c
2023-04-25 08:59:35.495378 INFO  BF_MC Write LAG node at addr 0x236 with id 255 and next node 0x237 0x0000_00000000ff00237c
2023-04-25 08:59:35.495388 INFO  BF_MC Write LAG node at addr 0x237 with id 255 and next node 0x238 0x00ff_00238c00ff00237c
2023-04-25 08:59:35.495398 INFO  BF_MC Write LAG node at addr 0x238 with id 255 and next node 0x239 0x0000_00000000ff00239c
2023-04-25 08:59:35.495408 INFO  BF_MC Write LAG node at addr 0x239 with id 255 and next node 0x23a 0x00ff_0023ac00ff00239c
2023-04-25 08:59:35.495417 INFO  BF_MC Write LAG node at addr 0x23a with id 255 and next node 0x23b 0x0000_00000000ff0023bc
2023-04-25 08:59:35.495427 INFO  BF_MC Write LAG node at addr 0x23b with id 255 and next node 0x23c 0x00ff_0023cc00ff0023bc
2023-04-25 08:59:35.495437 INFO  BF_MC Write LAG node at addr 0x23c with id 255 and next node 0x23d 0x0000_00000000ff0023dc
2023-04-25 08:59:35.495447 INFO  BF_MC Write LAG node at addr 0x23d with id 255 and next node 0x23e 0x00ff_0023ec00ff0023dc
2023-04-25 08:59:35.495457 INFO  BF_MC Write LAG node at addr 0x23e with id 255 and next node 0x23f 0x0000_00000000ff0023fc
2023-04-25 08:59:35.495466 INFO  BF_MC Write LAG node at addr 0x23f with id 255 and next node 0x240 0x00ff_00240c00ff0023fc
2023-04-25 08:59:35.495476 INFO  BF_MC Write LAG node at addr 0x240 with id 255 and next node 0x241 0x0000_00000000ff00241c
2023-04-25 08:59:35.495486 INFO  BF_MC Write LAG node at addr 0x241 with id 255 and next node 0x242 0x00ff_00242c00ff00241c
2023-04-25 08:59:35.495500 INFO  BF_MC Write LAG node at addr 0x242 with id 255 and next node 0x243 0x0000_00000000ff00243c
2023-04-25 08:59:35.495510 INFO  BF_MC Write LAG node at addr 0x243 with id 255 and next node 0x244 0x00ff_00244c00ff00243c
2023-04-25 08:59:35.495519 INFO  BF_MC Write LAG node at addr 0x244 with id 255 and next node 0x245 0x0000_00000000ff00245c
2023-04-25 08:59:35.495529 INFO  BF_MC Write LAG node at addr 0x245 with id 255 and next node 0x246 0x00ff_00246c00ff00245c
2023-04-25 08:59:35.495539 INFO  BF_MC Write LAG node at addr 0x246 with id 255 and next node 0x247 0x0000_00000000ff00247c
2023-04-25 08:59:35.495549 INFO  BF_MC Write LAG node at addr 0x247 with id 255 and next node 0x248 0x00ff_00248c00ff00247c
2023-04-25 08:59:35.495558 INFO  BF_MC Write LAG node at addr 0x248 with id 255 and next node 0x249 0x0000_00000000ff00249c
2023-04-25 08:59:35.495568 INFO  BF_MC Write LAG node at addr 0x249 with id 255 and next node 0x24a 0x00ff_0024ac00ff00249c
2023-04-25 08:59:35.495578 INFO  BF_MC Write LAG node at addr 0x24a with id 255 and next node 0x24b 0x0000_00000000ff0024bc
2023-04-25 08:59:35.495587 INFO  BF_MC Write LAG node at addr 0x24b with id 255 and next node 0x24c 0x00ff_0024cc00ff0024bc
2023-04-25 08:59:35.495597 INFO  BF_MC Write LAG node at addr 0x24c with id 255 and next node 0x24d 0x0000_00000000ff0024dc
2023-04-25 08:59:35.495607 INFO  BF_MC Write LAG node at addr 0x24d with id 255 and next node 0x24e 0x00ff_0024ec00ff0024dc
2023-04-25 08:59:35.495618 INFO  BF_MC Write LAG node at addr 0x24e with id 255 and next node 0x24f 0x0000_00000000ff0024fc
2023-04-25 08:59:35.495627 INFO  BF_MC Write LAG node at addr 0x24f with id 255 and next node 0x250 0x00ff_00250c00ff0024fc
2023-04-25 08:59:35.495637 INFO  BF_MC Write LAG node at addr 0x250 with id 255 and next node 0x251 0x0000_00000000ff00251c
2023-04-25 08:59:35.495646 INFO  BF_MC Write LAG node at addr 0x251 with id 255 and next node 0x252 0x00ff_00252c00ff00251c
2023-04-25 08:59:35.495656 INFO  BF_MC Write LAG node at addr 0x252 with id 255 and next node 0x253 0x0000_00000000ff00253c
2023-04-25 08:59:35.495666 INFO  BF_MC Write LAG node at addr 0x253 with id 255 and next node 0x254 0x00ff_00254c00ff00253c
2023-04-25 08:59:35.495676 INFO  BF_MC Write LAG node at addr 0x254 with id 255 and next node 0x255 0x0000_00000000ff00255c
2023-04-25 08:59:35.495686 INFO  BF_MC Write LAG node at addr 0x255 with id 255 and next node 0x256 0x00ff_00256c00ff00255c
2023-04-25 08:59:35.495696 INFO  BF_MC Write LAG node at addr 0x256 with id 255 and next node 0x257 0x0000_00000000ff00257c
2023-04-25 08:59:35.495706 INFO  BF_MC Write LAG node at addr 0x257 with id 255 and next node 0x258 0x00ff_00258c00ff00257c
2023-04-25 08:59:35.495716 INFO  BF_MC Write LAG node at addr 0x258 with id 255 and next node 0x259 0x0000_00000000ff00259c
2023-04-25 08:59:35.495726 INFO  BF_MC Write LAG node at addr 0x259 with id 255 and next node 0x25a 0x00ff_0025ac00ff00259c
2023-04-25 08:59:35.495735 INFO  BF_MC Write LAG node at addr 0x25a with id 255 and next node 0x25b 0x0000_00000000ff0025bc
2023-04-25 08:59:35.495745 INFO  BF_MC Write LAG node at addr 0x25b with id 255 and next node 0x25c 0x00ff_0025cc00ff0025bc
2023-04-25 08:59:35.495754 INFO  BF_MC Write LAG node at addr 0x25c with id 255 and next node 0x25d 0x0000_00000000ff0025dc
2023-04-25 08:59:35.495764 INFO  BF_MC Write LAG node at addr 0x25d with id 255 and next node 0x25e 0x00ff_0025ec00ff0025dc
2023-04-25 08:59:35.495774 INFO  BF_MC Write LAG node at addr 0x25e with id 255 and next node 0x25f 0x0000_00000000ff0025fc
2023-04-25 08:59:35.495783 INFO  BF_MC Write LAG node at addr 0x25f with id 255 and next node 0x260 0x00ff_00260c00ff0025fc
2023-04-25 08:59:35.495794 INFO  BF_MC Write LAG node at addr 0x260 with id 255 and next node 0x261 0x0000_00000000ff00261c
2023-04-25 08:59:35.495803 INFO  BF_MC Write LAG node at addr 0x261 with id 255 and next node 0x262 0x00ff_00262c00ff00261c
2023-04-25 08:59:35.495830 INFO  BF_MC Write LAG node at addr 0x262 with id 255 and next node 0x263 0x0000_00000000ff00263c
2023-04-25 08:59:35.495844 INFO  BF_MC Write LAG node at addr 0x263 with id 255 and next node 0x264 0x00ff_00264c00ff00263c
2023-04-25 08:59:35.495854 INFO  BF_MC Write LAG node at addr 0x264 with id 255 and next node 0x265 0x0000_00000000ff00265c
2023-04-25 08:59:35.495864 INFO  BF_MC Write LAG node at addr 0x265 with id 255 and next node 0x266 0x00ff_00266c00ff00265c
2023-04-25 08:59:35.495876 INFO  BF_MC Write LAG node at addr 0x266 with id 255 and next node 0x267 0x0000_00000000ff00267c
2023-04-25 08:59:35.495885 INFO  BF_MC Write LAG node at addr 0x267 with id 255 and next node 0x268 0x00ff_00268c00ff00267c
2023-04-25 08:59:35.495896 INFO  BF_MC Write LAG node at addr 0x268 with id 255 and next node 0x269 0x0000_00000000ff00269c
2023-04-25 08:59:35.495906 INFO  BF_MC Write LAG node at addr 0x269 with id 255 and next node 0x26a 0x00ff_0026ac00ff00269c
2023-04-25 08:59:35.495917 INFO  BF_MC Write LAG node at addr 0x26a with id 255 and next node 0x26b 0x0000_00000000ff0026bc
2023-04-25 08:59:35.495927 INFO  BF_MC Write LAG node at addr 0x26b with id 255 and next node 0x26c 0x00ff_0026cc00ff0026bc
2023-04-25 08:59:35.495937 INFO  BF_MC Write LAG node at addr 0x26c with id 255 and next node 0x26d 0x0000_00000000ff0026dc
2023-04-25 08:59:35.495947 INFO  BF_MC Write LAG node at addr 0x26d with id 255 and next node 0x26e 0x00ff_0026ec00ff0026dc
2023-04-25 08:59:35.495958 INFO  BF_MC Write LAG node at addr 0x26e with id 255 and next node 0x26f 0x0000_00000000ff0026fc
2023-04-25 08:59:35.495969 INFO  BF_MC Write LAG node at addr 0x26f with id 255 and next node 0x270 0x00ff_00270c00ff0026fc
2023-04-25 08:59:35.495979 INFO  BF_MC Write LAG node at addr 0x270 with id 255 and next node 0x271 0x0000_00000000ff00271c
2023-04-25 08:59:35.495989 INFO  BF_MC Write LAG node at addr 0x271 with id 255 and next node 0x272 0x00ff_00272c00ff00271c
2023-04-25 08:59:35.496001 INFO  BF_MC Write LAG node at addr 0x272 with id 255 and next node 0x273 0x0000_00000000ff00273c
2023-04-25 08:59:35.496011 INFO  BF_MC Write LAG node at addr 0x273 with id 255 and next node 0x274 0x00ff_00274c00ff00273c
2023-04-25 08:59:35.496022 INFO  BF_MC Write LAG node at addr 0x274 with id 255 and next node 0x275 0x0000_00000000ff00275c
2023-04-25 08:59:35.496032 INFO  BF_MC Write LAG node at addr 0x275 with id 255 and next node 0x276 0x00ff_00276c00ff00275c
2023-04-25 08:59:35.496042 INFO  BF_MC Write LAG node at addr 0x276 with id 255 and next node 0x277 0x0000_00000000ff00277c
2023-04-25 08:59:35.496052 INFO  BF_MC Write LAG node at addr 0x277 with id 255 and next node 0x278 0x00ff_00278c00ff00277c
2023-04-25 08:59:35.496062 INFO  BF_MC Write LAG node at addr 0x278 with id 255 and next node 0x279 0x0000_00000000ff00279c
2023-04-25 08:59:35.496072 INFO  BF_MC Write LAG node at addr 0x279 with id 255 and next node 0x27a 0x00ff_0027ac00ff00279c
2023-04-25 08:59:35.496083 INFO  BF_MC Write LAG node at addr 0x27a with id 255 and next node 0x27b 0x0000_00000000ff0027bc
2023-04-25 08:59:35.496093 INFO  BF_MC Write LAG node at addr 0x27b with id 255 and next node 0x27c 0x00ff_0027cc00ff0027bc
2023-04-25 08:59:35.496103 INFO  BF_MC Write LAG node at addr 0x27c with id 255 and next node 0x27d 0x0000_00000000ff0027dc
2023-04-25 08:59:35.496113 INFO  BF_MC Write LAG node at addr 0x27d with id 255 and next node 0x27e 0x00ff_0027ec00ff0027dc
2023-04-25 08:59:35.496124 INFO  BF_MC Write LAG node at addr 0x27e with id 255 and next node 0x27f 0x0000_00000000ff0027fc
2023-04-25 08:59:35.496134 INFO  BF_MC Write LAG node at addr 0x27f with id 255 and next node 0x280 0x00ff_00280c00ff0027fc
2023-04-25 08:59:35.496144 INFO  BF_MC Write LAG node at addr 0x280 with id 255 and next node 0x281 0x0000_00000000ff00281c
2023-04-25 08:59:35.496154 INFO  BF_MC Write LAG node at addr 0x281 with id 255 and next node 0x282 0x00ff_00282c00ff00281c
2023-04-25 08:59:35.496164 INFO  BF_MC Write LAG node at addr 0x282 with id 255 and next node 0x283 0x0000_00000000ff00283c
2023-04-25 08:59:35.496174 INFO  BF_MC Write LAG node at addr 0x283 with id 255 and next node 0x284 0x00ff_00284c00ff00283c
2023-04-25 08:59:35.496193 INFO  BF_MC Write LAG node at addr 0x284 with id 255 and next node 0x285 0x0000_00000000ff00285c
2023-04-25 08:59:35.496203 INFO  BF_MC Write LAG node at addr 0x285 with id 255 and next node 0x286 0x00ff_00286c00ff00285c
2023-04-25 08:59:35.496213 INFO  BF_MC Write LAG node at addr 0x286 with id 255 and next node 0x287 0x0000_00000000ff00287c
2023-04-25 08:59:35.496223 INFO  BF_MC Write LAG node at addr 0x287 with id 255 and next node 0x288 0x00ff_00288c00ff00287c
2023-04-25 08:59:35.496233 INFO  BF_MC Write LAG node at addr 0x288 with id 255 and next node 0x289 0x0000_00000000ff00289c
2023-04-25 08:59:35.496243 INFO  BF_MC Write LAG node at addr 0x289 with id 255 and next node 0x28a 0x00ff_0028ac00ff00289c
2023-04-25 08:59:35.496254 INFO  BF_MC Write LAG node at addr 0x28a with id 255 and next node 0x28b 0x0000_00000000ff0028bc
2023-04-25 08:59:35.496264 INFO  BF_MC Write LAG node at addr 0x28b with id 255 and next node 0x28c 0x00ff_0028cc00ff0028bc
2023-04-25 08:59:35.496274 INFO  BF_MC Write LAG node at addr 0x28c with id 255 and next node 0x28d 0x0000_00000000ff0028dc
2023-04-25 08:59:35.496284 INFO  BF_MC Write LAG node at addr 0x28d with id 255 and next node 0x28e 0x00ff_0028ec00ff0028dc
2023-04-25 08:59:35.496294 INFO  BF_MC Write LAG node at addr 0x28e with id 255 and next node 0x28f 0x0000_00000000ff0028fc
2023-04-25 08:59:35.496304 INFO  BF_MC Write LAG node at addr 0x28f with id 255 and next node 0x290 0x00ff_00290c00ff0028fc
2023-04-25 08:59:35.496314 INFO  BF_MC Write LAG node at addr 0x290 with id 255 and next node 0x291 0x0000_00000000ff00291c
2023-04-25 08:59:35.496325 INFO  BF_MC Write LAG node at addr 0x291 with id 255 and next node 0x292 0x00ff_00292c00ff00291c
2023-04-25 08:59:35.496335 INFO  BF_MC Write LAG node at addr 0x292 with id 255 and next node 0x293 0x0000_00000000ff00293c
2023-04-25 08:59:35.496345 INFO  BF_MC Write LAG node at addr 0x293 with id 255 and next node 0x294 0x00ff_00294c00ff00293c
2023-04-25 08:59:35.496355 INFO  BF_MC Write LAG node at addr 0x294 with id 255 and next node 0x295 0x0000_00000000ff00295c
2023-04-25 08:59:35.496365 INFO  BF_MC Write LAG node at addr 0x295 with id 255 and next node 0x296 0x00ff_00296c00ff00295c
2023-04-25 08:59:35.496376 INFO  BF_MC Write LAG node at addr 0x296 with id 255 and next node 0x297 0x0000_00000000ff00297c
2023-04-25 08:59:35.496395 INFO  BF_MC Write LAG node at addr 0x297 with id 255 and next node 0x298 0x00ff_00298c00ff00297c
2023-04-25 08:59:35.496408 INFO  BF_MC Write LAG node at addr 0x298 with id 255 and next node 0x299 0x0000_00000000ff00299c
2023-04-25 08:59:35.496418 INFO  BF_MC Write LAG node at addr 0x299 with id 255 and next node 0x29a 0x00ff_0029ac00ff00299c
2023-04-25 08:59:35.496428 INFO  BF_MC Write LAG node at addr 0x29a with id 255 and next node 0x29b 0x0000_00000000ff0029bc
2023-04-25 08:59:35.496438 INFO  BF_MC Write LAG node at addr 0x29b with id 255 and next node 0x29c 0x00ff_0029cc00ff0029bc
2023-04-25 08:59:35.496448 INFO  BF_MC Write LAG node at addr 0x29c with id 255 and next node 0x29d 0x0000_00000000ff0029dc
2023-04-25 08:59:35.496458 INFO  BF_MC Write LAG node at addr 0x29d with id 255 and next node 0x29e 0x00ff_0029ec00ff0029dc
2023-04-25 08:59:35.496469 INFO  BF_MC Write LAG node at addr 0x29e with id 255 and next node 0x29f 0x0000_00000000ff0029fc
2023-04-25 08:59:35.496479 INFO  BF_MC Write LAG node at addr 0x29f with id 255 and next node 0x2a0 0x00ff_002a0c00ff0029fc
2023-04-25 08:59:35.496489 INFO  BF_MC Write LAG node at addr 0x2a0 with id 255 and next node 0x2a1 0x0000_00000000ff002a1c
2023-04-25 08:59:35.496499 INFO  BF_MC Write LAG node at addr 0x2a1 with id 255 and next node 0x2a2 0x00ff_002a2c00ff002a1c
2023-04-25 08:59:35.496509 INFO  BF_MC Write LAG node at addr 0x2a2 with id 255 and next node 0x2a3 0x0000_00000000ff002a3c
2023-04-25 08:59:35.496519 INFO  BF_MC Write LAG node at addr 0x2a3 with id 255 and next node 0x2a4 0x00ff_002a4c00ff002a3c
2023-04-25 08:59:35.496529 INFO  BF_MC Write LAG node at addr 0x2a4 with id 255 and next node 0x2a5 0x0000_00000000ff002a5c
2023-04-25 08:59:35.496544 INFO  BF_MC Write LAG node at addr 0x2a5 with id 255 and next node 0x2a6 0x00ff_002a6c00ff002a5c
2023-04-25 08:59:35.496554 INFO  BF_MC Write LAG node at addr 0x2a6 with id 255 and next node 0x2a7 0x0000_00000000ff002a7c
2023-04-25 08:59:35.496564 INFO  BF_MC Write LAG node at addr 0x2a7 with id 255 and next node 0x2a8 0x00ff_002a8c00ff002a7c
2023-04-25 08:59:35.496575 INFO  BF_MC Write LAG node at addr 0x2a8 with id 255 and next node 0x2a9 0x0000_00000000ff002a9c
2023-04-25 08:59:35.496586 INFO  BF_MC Write LAG node at addr 0x2a9 with id 255 and next node 0x2aa 0x00ff_002aac00ff002a9c
2023-04-25 08:59:35.496596 INFO  BF_MC Write LAG node at addr 0x2aa with id 255 and next node 0x2ab 0x0000_00000000ff002abc
2023-04-25 08:59:35.496606 INFO  BF_MC Write LAG node at addr 0x2ab with id 255 and next node 0x2ac 0x00ff_002acc00ff002abc
2023-04-25 08:59:35.496616 INFO  BF_MC Write LAG node at addr 0x2ac with id 255 and next node 0x2ad 0x0000_00000000ff002adc
2023-04-25 08:59:35.496626 INFO  BF_MC Write LAG node at addr 0x2ad with id 255 and next node 0x2ae 0x00ff_002aec00ff002adc
2023-04-25 08:59:35.496637 INFO  BF_MC Write LAG node at addr 0x2ae with id 255 and next node 0x2af 0x0000_00000000ff002afc
2023-04-25 08:59:35.496647 INFO  BF_MC Write LAG node at addr 0x2af with id 255 and next node 0x2b0 0x00ff_002b0c00ff002afc
2023-04-25 08:59:35.496657 INFO  BF_MC Write LAG node at addr 0x2b0 with id 255 and next node 0x2b1 0x0000_00000000ff002b1c
2023-04-25 08:59:35.496668 INFO  BF_MC Write LAG node at addr 0x2b1 with id 255 and next node 0x2b2 0x00ff_002b2c00ff002b1c
2023-04-25 08:59:35.496678 INFO  BF_MC Write LAG node at addr 0x2b2 with id 255 and next node 0x2b3 0x0000_00000000ff002b3c
2023-04-25 08:59:35.496688 INFO  BF_MC Write LAG node at addr 0x2b3 with id 255 and next node 0x2b4 0x00ff_002b4c00ff002b3c
2023-04-25 08:59:35.496699 INFO  BF_MC Write LAG node at addr 0x2b4 with id 255 and next node 0x2b5 0x0000_00000000ff002b5c
2023-04-25 08:59:35.496709 INFO  BF_MC Write LAG node at addr 0x2b5 with id 255 and next node 0x2b6 0x00ff_002b6c00ff002b5c
2023-04-25 08:59:35.496719 INFO  BF_MC Write LAG node at addr 0x2b6 with id 255 and next node 0x2b7 0x0000_00000000ff002b7c
2023-04-25 08:59:35.496729 INFO  BF_MC Write LAG node at addr 0x2b7 with id 255 and next node 0x2b8 0x00ff_002b8c00ff002b7c
2023-04-25 08:59:35.496739 INFO  BF_MC Write LAG node at addr 0x2b8 with id 255 and next node 0x2b9 0x0000_00000000ff002b9c
2023-04-25 08:59:35.496749 INFO  BF_MC Write LAG node at addr 0x2b9 with id 255 and next node 0x2ba 0x00ff_002bac00ff002b9c
2023-04-25 08:59:35.496759 INFO  BF_MC Write LAG node at addr 0x2ba with id 255 and next node 0x2bb 0x0000_00000000ff002bbc
2023-04-25 08:59:35.496769 INFO  BF_MC Write LAG node at addr 0x2bb with id 255 and next node 0x2bc 0x00ff_002bcc00ff002bbc
2023-04-25 08:59:35.496779 INFO  BF_MC Write LAG node at addr 0x2bc with id 255 and next node 0x2bd 0x0000_00000000ff002bdc
2023-04-25 08:59:35.496789 INFO  BF_MC Write LAG node at addr 0x2bd with id 255 and next node 0x2be 0x00ff_002bec00ff002bdc
2023-04-25 08:59:35.496812 INFO  BF_MC Write LAG node at addr 0x2be with id 255 and next node 0x2bf 0x0000_00000000ff002bfc
2023-04-25 08:59:35.496822 INFO  BF_MC Write LAG node at addr 0x2bf with id 255 and next node 0x2c0 0x00ff_002c0c00ff002bfc
2023-04-25 08:59:35.496843 INFO  BF_MC Write LAG node at addr 0x2c0 with id 255 and next node 0x2c1 0x0000_00000000ff002c1c
2023-04-25 08:59:35.496854 INFO  BF_MC Write LAG node at addr 0x2c1 with id 255 and next node 0x2c2 0x00ff_002c2c00ff002c1c
2023-04-25 08:59:35.496865 INFO  BF_MC Write LAG node at addr 0x2c2 with id 255 and next node 0x2c3 0x0000_00000000ff002c3c
2023-04-25 08:59:35.496875 INFO  BF_MC Write LAG node at addr 0x2c3 with id 255 and next node 0x2c4 0x00ff_002c4c00ff002c3c
2023-04-25 08:59:35.496886 INFO  BF_MC Write LAG node at addr 0x2c4 with id 255 and next node 0x2c5 0x0000_00000000ff002c5c
2023-04-25 08:59:35.496896 INFO  BF_MC Write LAG node at addr 0x2c5 with id 255 and next node 0x2c6 0x00ff_002c6c00ff002c5c
2023-04-25 08:59:35.496910 INFO  BF_MC Write LAG node at addr 0x2c6 with id 255 and next node 0x2c7 0x0000_00000000ff002c7c
2023-04-25 08:59:35.496920 INFO  BF_MC Write LAG node at addr 0x2c7 with id 255 and next node 0x2c8 0x00ff_002c8c00ff002c7c
2023-04-25 08:59:35.496930 INFO  BF_MC Write LAG node at addr 0x2c8 with id 255 and next node 0x2c9 0x0000_00000000ff002c9c
2023-04-25 08:59:35.496941 INFO  BF_MC Write LAG node at addr 0x2c9 with id 255 and next node 0x2ca 0x00ff_002cac00ff002c9c
2023-04-25 08:59:35.496951 INFO  BF_MC Write LAG node at addr 0x2ca with id 255 and next node 0x2cb 0x0000_00000000ff002cbc
2023-04-25 08:59:35.496961 INFO  BF_MC Write LAG node at addr 0x2cb with id 255 and next node 0x2cc 0x00ff_002ccc00ff002cbc
2023-04-25 08:59:35.496971 INFO  BF_MC Write LAG node at addr 0x2cc with id 255 and next node 0x2cd 0x0000_00000000ff002cdc
2023-04-25 08:59:35.496982 INFO  BF_MC Write LAG node at addr 0x2cd with id 255 and next node 0x2ce 0x00ff_002cec00ff002cdc
2023-04-25 08:59:35.496992 INFO  BF_MC Write LAG node at addr 0x2ce with id 255 and next node 0x2cf 0x0000_00000000ff002cfc
2023-04-25 08:59:35.497003 INFO  BF_MC Write LAG node at addr 0x2cf with id 255 and next node 0x2d0 0x00ff_002d0c00ff002cfc
2023-04-25 08:59:35.497013 INFO  BF_MC Write LAG node at addr 0x2d0 with id 255 and next node 0x2d1 0x0000_00000000ff002d1c
2023-04-25 08:59:35.497023 INFO  BF_MC Write LAG node at addr 0x2d1 with id 255 and next node 0x2d2 0x00ff_002d2c00ff002d1c
2023-04-25 08:59:35.497034 INFO  BF_MC Write LAG node at addr 0x2d2 with id 255 and next node 0x2d3 0x0000_00000000ff002d3c
2023-04-25 08:59:35.497044 INFO  BF_MC Write LAG node at addr 0x2d3 with id 255 and next node 0x2d4 0x00ff_002d4c00ff002d3c
2023-04-25 08:59:35.497054 INFO  BF_MC Write LAG node at addr 0x2d4 with id 255 and next node 0x2d5 0x0000_00000000ff002d5c
2023-04-25 08:59:35.497065 INFO  BF_MC Write LAG node at addr 0x2d5 with id 255 and next node 0x2d6 0x00ff_002d6c00ff002d5c
2023-04-25 08:59:35.497075 INFO  BF_MC Write LAG node at addr 0x2d6 with id 255 and next node 0x2d7 0x0000_00000000ff002d7c
2023-04-25 08:59:35.497085 INFO  BF_MC Write LAG node at addr 0x2d7 with id 255 and next node 0x2d8 0x00ff_002d8c00ff002d7c
2023-04-25 08:59:35.497095 INFO  BF_MC Write LAG node at addr 0x2d8 with id 255 and next node 0x2d9 0x0000_00000000ff002d9c
2023-04-25 08:59:35.497105 INFO  BF_MC Write LAG node at addr 0x2d9 with id 255 and next node 0x2da 0x00ff_002dac00ff002d9c
2023-04-25 08:59:35.497116 INFO  BF_MC Write LAG node at addr 0x2da with id 255 and next node 0x2db 0x0000_00000000ff002dbc
2023-04-25 08:59:35.497126 INFO  BF_MC Write LAG node at addr 0x2db with id 255 and next node 0x2dc 0x00ff_002dcc00ff002dbc
2023-04-25 08:59:35.497136 INFO  BF_MC Write LAG node at addr 0x2dc with id 255 and next node 0x2dd 0x0000_00000000ff002ddc
2023-04-25 08:59:35.497146 INFO  BF_MC Write LAG node at addr 0x2dd with id 255 and next node 0x2de 0x00ff_002dec00ff002ddc
2023-04-25 08:59:35.497156 INFO  BF_MC Write LAG node at addr 0x2de with id 255 and next node 0x2df 0x0000_00000000ff002dfc
2023-04-25 08:59:35.497167 INFO  BF_MC Write LAG node at addr 0x2df with id 255 and next node 0x2e0 0x00ff_002e0c00ff002dfc
2023-04-25 08:59:35.497178 INFO  BF_MC Write LAG node at addr 0x2e0 with id 255 and next node 0x2e1 0x0000_00000000ff002e1c
2023-04-25 08:59:35.497188 INFO  BF_MC Write LAG node at addr 0x2e1 with id 255 and next node 0x2e2 0x00ff_002e2c00ff002e1c
2023-04-25 08:59:35.497198 INFO  BF_MC Write LAG node at addr 0x2e2 with id 255 and next node 0x2e3 0x0000_00000000ff002e3c
2023-04-25 08:59:35.497209 INFO  BF_MC Write LAG node at addr 0x2e3 with id 255 and next node 0x2e4 0x00ff_002e4c00ff002e3c
2023-04-25 08:59:35.497219 INFO  BF_MC Write LAG node at addr 0x2e4 with id 255 and next node 0x2e5 0x0000_00000000ff002e5c
2023-04-25 08:59:35.497229 INFO  BF_MC Write LAG node at addr 0x2e5 with id 255 and next node 0x2e6 0x00ff_002e6c00ff002e5c
2023-04-25 08:59:35.497239 INFO  BF_MC Write LAG node at addr 0x2e6 with id 255 and next node 0x2e7 0x0000_00000000ff002e7c
2023-04-25 08:59:35.497253 INFO  BF_MC Write LAG node at addr 0x2e7 with id 255 and next node 0x2e8 0x00ff_002e8c00ff002e7c
2023-04-25 08:59:35.497264 INFO  BF_MC Write LAG node at addr 0x2e8 with id 255 and next node 0x2e9 0x0000_00000000ff002e9c
2023-04-25 08:59:35.497275 INFO  BF_MC Write LAG node at addr 0x2e9 with id 255 and next node 0x2ea 0x00ff_002eac00ff002e9c
2023-04-25 08:59:35.497285 INFO  BF_MC Write LAG node at addr 0x2ea with id 255 and next node 0x2eb 0x0000_00000000ff002ebc
2023-04-25 08:59:35.497295 INFO  BF_MC Write LAG node at addr 0x2eb with id 255 and next node 0x2ec 0x00ff_002ecc00ff002ebc
2023-04-25 08:59:35.497306 INFO  BF_MC Write LAG node at addr 0x2ec with id 255 and next node 0x2ed 0x0000_00000000ff002edc
2023-04-25 08:59:35.497316 INFO  BF_MC Write LAG node at addr 0x2ed with id 255 and next node 0x2ee 0x00ff_002eec00ff002edc
2023-04-25 08:59:35.497326 INFO  BF_MC Write LAG node at addr 0x2ee with id 255 and next node 0x2ef 0x0000_00000000ff002efc
2023-04-25 08:59:35.497336 INFO  BF_MC Write LAG node at addr 0x2ef with id 255 and next node 0x2f0 0x00ff_002f0c00ff002efc
2023-04-25 08:59:35.497346 INFO  BF_MC Write LAG node at addr 0x2f0 with id 255 and next node 0x2f1 0x0000_00000000ff002f1c
2023-04-25 08:59:35.497356 INFO  BF_MC Write LAG node at addr 0x2f1 with id 255 and next node 0x2f2 0x00ff_002f2c00ff002f1c
2023-04-25 08:59:35.497366 INFO  BF_MC Write LAG node at addr 0x2f2 with id 255 and next node 0x2f3 0x0000_00000000ff002f3c
2023-04-25 08:59:35.497376 INFO  BF_MC Write LAG node at addr 0x2f3 with id 255 and next node 0x2f4 0x00ff_002f4c00ff002f3c
2023-04-25 08:59:35.497386 INFO  BF_MC Write LAG node at addr 0x2f4 with id 255 and next node 0x2f5 0x0000_00000000ff002f5c
2023-04-25 08:59:35.497397 INFO  BF_MC Write LAG node at addr 0x2f5 with id 255 and next node 0x2f6 0x00ff_002f6c00ff002f5c
2023-04-25 08:59:35.497406 INFO  BF_MC Write LAG node at addr 0x2f6 with id 255 and next node 0x2f7 0x0000_00000000ff002f7c
2023-04-25 08:59:35.497417 INFO  BF_MC Write LAG node at addr 0x2f7 with id 255 and next node 0x2f8 0x00ff_002f8c00ff002f7c
2023-04-25 08:59:35.497427 INFO  BF_MC Write LAG node at addr 0x2f8 with id 255 and next node 0x2f9 0x0000_00000000ff002f9c
2023-04-25 08:59:35.497437 INFO  BF_MC Write LAG node at addr 0x2f9 with id 255 and next node 0x2fa 0x00ff_002fac00ff002f9c
2023-04-25 08:59:35.497448 INFO  BF_MC Write LAG node at addr 0x2fa with id 255 and next node 0x2fb 0x0000_00000000ff002fbc
2023-04-25 08:59:35.497458 INFO  BF_MC Write LAG node at addr 0x2fb with id 255 and next node 0x2fc 0x00ff_002fcc00ff002fbc
2023-04-25 08:59:35.497467 INFO  BF_MC Write LAG node at addr 0x2fc with id 255 and next node 0x2fd 0x0000_00000000ff002fdc
2023-04-25 08:59:35.497478 INFO  BF_MC Write LAG node at addr 0x2fd with id 255 and next node 0x2fe 0x00ff_002fec00ff002fdc
2023-04-25 08:59:35.497488 INFO  BF_MC Write LAG node at addr 0x2fe with id 255 and next node 0x2ff 0x0000_00000000ff002ffc
2023-04-25 08:59:35.497498 INFO  BF_MC Write LAG node at addr 0x2ff with id 255 and next node 0x300 0x00ff_00300c00ff002ffc
2023-04-25 08:59:35.497509 INFO  BF_MC Write LAG node at addr 0x300 with id 255 and next node 0x301 0x0000_00000000ff00301c
2023-04-25 08:59:35.497519 INFO  BF_MC Write LAG node at addr 0x301 with id 255 and next node 0x302 0x00ff_00302c00ff00301c
2023-04-25 08:59:35.497542 INFO  BF_MC Write LAG node at addr 0x302 with id 255 and next node 0x303 0x0000_00000000ff00303c
2023-04-25 08:59:35.497552 INFO  BF_MC Write LAG node at addr 0x303 with id 255 and next node 0 0x00ff_00000c00ff00303c
2023-04-25 08:59:35.497564 INFO  BF_MC Allocated RDM addresses 0x11e0 - 0x11ff
2023-04-25 08:59:35.497576 INFO  BF_MC Write L1End node at addr 0x11e0, rid 0, l2 0x301
2023-04-25 08:59:35.497599 INFO  BF_MC Write L1End node at addr 0x11e1, rid 0, l2 0x300
2023-04-25 08:59:35.497609 INFO  BF_MC Write L1End node at addr 0x11e2, rid 0, l2 0x2ff
2023-04-25 08:59:35.497619 INFO  BF_MC Write L1End node at addr 0x11e3, rid 0, l2 0x2fe
2023-04-25 08:59:35.497629 INFO  BF_MC Write L1End node at addr 0x11e4, rid 0, l2 0x2fd
2023-04-25 08:59:35.497643 INFO  BF_MC Write L1End node at addr 0x11e5, rid 0, l2 0x2fc
2023-04-25 08:59:35.497653 INFO  BF_MC Write L1End node at addr 0x11e6, rid 0, l2 0x2fb
2023-04-25 08:59:35.497663 INFO  BF_MC Write L1End node at addr 0x11e7, rid 0, l2 0x2fa
2023-04-25 08:59:35.497673 INFO  BF_MC Write L1End node at addr 0x11e8, rid 0, l2 0x2f8
2023-04-25 08:59:35.497683 INFO  BF_MC Write L1End node at addr 0x11e9, rid 0, l2 0x2f6
2023-04-25 08:59:35.497692 INFO  BF_MC Write L1End node at addr 0x11ea, rid 0, l2 0x2f4
2023-04-25 08:59:35.497702 INFO  BF_MC Write L1End node at addr 0x11eb, rid 0, l2 0x2f2
2023-04-25 08:59:35.497712 INFO  BF_MC Write L1End node at addr 0x11ec, rid 0, l2 0x2f0
2023-04-25 08:59:35.497722 INFO  BF_MC Write L1End node at addr 0x11ed, rid 0, l2 0x2ee
2023-04-25 08:59:35.497732 INFO  BF_MC Write L1End node at addr 0x11ee, rid 0, l2 0x2ec
2023-04-25 08:59:35.497741 INFO  BF_MC Write L1End node at addr 0x11ef, rid 0, l2 0x2ea
2023-04-25 08:59:35.497751 INFO  BF_MC Write L1End node at addr 0x11f0, rid 0, l2 0x2e8
2023-04-25 08:59:35.497761 INFO  BF_MC Write L1End node at addr 0x11f1, rid 0, l2 0x2e6
2023-04-25 08:59:35.497771 INFO  BF_MC Write L1End node at addr 0x11f2, rid 0, l2 0x2e4
2023-04-25 08:59:35.497782 INFO  BF_MC Write L1End node at addr 0x11f3, rid 0, l2 0x2e0
2023-04-25 08:59:35.497791 INFO  BF_MC Write L1End node at addr 0x11f4, rid 0, l2 0x2dc
2023-04-25 08:59:35.497801 INFO  BF_MC Write L1End node at addr 0x11f5, rid 0, l2 0x2d8
2023-04-25 08:59:35.497811 INFO  BF_MC Write L1End node at addr 0x11f6, rid 0, l2 0x2d4
2023-04-25 08:59:35.497821 INFO  BF_MC Write L1End node at addr 0x11f7, rid 0, l2 0x2cc
2023-04-25 08:59:35.497830 INFO  BF_MC Write L1End node at addr 0x11f8, rid 0, l2 0x2c4
2023-04-25 08:59:35.497840 INFO  BF_MC Write L1End node at addr 0x11f9, rid 0, l2 0x2bc
2023-04-25 08:59:35.497850 INFO  BF_MC Write L1End node at addr 0x11fa, rid 0, l2 0x2a0
2023-04-25 08:59:35.497860 INFO  BF_MC Write L1End node at addr 0x11fb, rid 0, l2 0x287
2023-04-25 08:59:35.497870 INFO  BF_MC Write L1End node at addr 0x11fc, rid 0, l2 0x26e
2023-04-25 08:59:35.497880 INFO  BF_MC Write L1End node at addr 0x11fd, rid 0, l2 0x255
2023-04-25 08:59:35.497891 INFO  BF_MC Write L1End node at addr 0x11fe, rid 0, l2 0x23c
2023-04-25 08:59:35.497913 INFO  BF_MC Write L1End node at addr 0x11ff, rid 0, l2 0x200
2023-04-25 08:59:35.497924 INFO  BF_MC Allocated RDM addresses 0x2000 - 0x2103
2023-04-25 08:59:35.497934 INFO  BF_MC Write LAG node at addr 0x2000 with id 255 and next node 0x2001 0x0000_00000000ff02001c
2023-04-25 08:59:35.497944 INFO  BF_MC Write LAG node at addr 0x2001 with id 255 and next node 0x2002 0x00ff_02002c00ff02001c
2023-04-25 08:59:35.497954 INFO  BF_MC Write LAG node at addr 0x2002 with id 255 and next node 0x2003 0x0000_00000000ff02003c
2023-04-25 08:59:35.497964 INFO  BF_MC Write LAG node at addr 0x2003 with id 255 and next node 0x2004 0x00ff_02004c00ff02003c
2023-04-25 08:59:35.497986 INFO  BF_MC Write LAG node at addr 0x2004 with id 255 and next node 0x2005 0x0000_00000000ff02005c
2023-04-25 08:59:35.497996 INFO  BF_MC Write LAG node at addr 0x2005 with id 255 and next node 0x2006 0x00ff_02006c00ff02005c
2023-04-25 08:59:35.498006 INFO  BF_MC Write LAG node at addr 0x2006 with id 255 and next node 0x2007 0x0000_00000000ff02007c
2023-04-25 08:59:35.498017 INFO  BF_MC Write LAG node at addr 0x2007 with id 255 and next node 0x2008 0x00ff_02008c00ff02007c
2023-04-25 08:59:35.498027 INFO  BF_MC Write LAG node at addr 0x2008 with id 255 and next node 0x2009 0x0000_00000000ff02009c
2023-04-25 08:59:35.498037 INFO  BF_MC Write LAG node at addr 0x2009 with id 255 and next node 0x200a 0x00ff_0200ac00ff02009c
2023-04-25 08:59:35.498047 INFO  BF_MC Write LAG node at addr 0x200a with id 255 and next node 0x200b 0x0000_00000000ff0200bc
2023-04-25 08:59:35.498058 INFO  BF_MC Write LAG node at addr 0x200b with id 255 and next node 0x200c 0x00ff_0200cc00ff0200bc
2023-04-25 08:59:35.498068 INFO  BF_MC Write LAG node at addr 0x200c with id 255 and next node 0x200d 0x0000_00000000ff0200dc
2023-04-25 08:59:35.498082 INFO  BF_MC Write LAG node at addr 0x200d with id 255 and next node 0x200e 0x00ff_0200ec00ff0200dc
2023-04-25 08:59:35.498092 INFO  BF_MC Write LAG node at addr 0x200e with id 255 and next node 0x200f 0x0000_00000000ff0200fc
2023-04-25 08:59:35.498102 INFO  BF_MC Write LAG node at addr 0x200f with id 255 and next node 0x2010 0x00ff_02010c00ff0200fc
2023-04-25 08:59:35.498113 INFO  BF_MC Write LAG node at addr 0x2010 with id 255 and next node 0x2011 0x0000_00000000ff02011c
2023-04-25 08:59:35.498123 INFO  BF_MC Write LAG node at addr 0x2011 with id 255 and next node 0x2012 0x00ff_02012c00ff02011c
2023-04-25 08:59:35.498133 INFO  BF_MC Write LAG node at addr 0x2012 with id 255 and next node 0x2013 0x0000_00000000ff02013c
2023-04-25 08:59:35.498143 INFO  BF_MC Write LAG node at addr 0x2013 with id 255 and next node 0x2014 0x00ff_02014c00ff02013c
2023-04-25 08:59:35.498153 INFO  BF_MC Write LAG node at addr 0x2014 with id 255 and next node 0x2015 0x0000_00000000ff02015c
2023-04-25 08:59:35.498164 INFO  BF_MC Write LAG node at addr 0x2015 with id 255 and next node 0x2016 0x00ff_02016c00ff02015c
2023-04-25 08:59:35.498174 INFO  BF_MC Write LAG node at addr 0x2016 with id 255 and next node 0x2017 0x0000_00000000ff02017c
2023-04-25 08:59:35.498184 INFO  BF_MC Write LAG node at addr 0x2017 with id 255 and next node 0x2018 0x00ff_02018c00ff02017c
2023-04-25 08:59:35.498194 INFO  BF_MC Write LAG node at addr 0x2018 with id 255 and next node 0x2019 0x0000_00000000ff02019c
2023-04-25 08:59:35.498204 INFO  BF_MC Write LAG node at addr 0x2019 with id 255 and next node 0x201a 0x00ff_0201ac00ff02019c
2023-04-25 08:59:35.498214 INFO  BF_MC Write LAG node at addr 0x201a with id 255 and next node 0x201b 0x0000_00000000ff0201bc
2023-04-25 08:59:35.498224 INFO  BF_MC Write LAG node at addr 0x201b with id 255 and next node 0x201c 0x00ff_0201cc00ff0201bc
2023-04-25 08:59:35.498235 INFO  BF_MC Write LAG node at addr 0x201c with id 255 and next node 0x201d 0x0000_00000000ff0201dc
2023-04-25 08:59:35.498246 INFO  BF_MC Write LAG node at addr 0x201d with id 255 and next node 0x201e 0x00ff_0201ec00ff0201dc
2023-04-25 08:59:35.498256 INFO  BF_MC Write LAG node at addr 0x201e with id 255 and next node 0x201f 0x0000_00000000ff0201fc
2023-04-25 08:59:35.498266 INFO  BF_MC Write LAG node at addr 0x201f with id 255 and next node 0x2020 0x00ff_02020c00ff0201fc
2023-04-25 08:59:35.498276 INFO  BF_MC Write LAG node at addr 0x2020 with id 255 and next node 0x2021 0x0000_00000000ff02021c
2023-04-25 08:59:35.498286 INFO  BF_MC Write LAG node at addr 0x2021 with id 255 and next node 0x2022 0x00ff_02022c00ff02021c
2023-04-25 08:59:35.498296 INFO  BF_MC Write LAG node at addr 0x2022 with id 255 and next node 0x2023 0x0000_00000000ff02023c
2023-04-25 08:59:35.498306 INFO  BF_MC Write LAG node at addr 0x2023 with id 255 and next node 0x2024 0x00ff_02024c00ff02023c
2023-04-25 08:59:35.498316 INFO  BF_MC Write LAG node at addr 0x2024 with id 255 and next node 0x2025 0x0000_00000000ff02025c
2023-04-25 08:59:35.498326 INFO  BF_MC Write LAG node at addr 0x2025 with id 255 and next node 0x2026 0x00ff_02026c00ff02025c
2023-04-25 08:59:35.498336 INFO  BF_MC Write LAG node at addr 0x2026 with id 255 and next node 0x2027 0x0000_00000000ff02027c
2023-04-25 08:59:35.498346 INFO  BF_MC Write LAG node at addr 0x2027 with id 255 and next node 0x2028 0x00ff_02028c00ff02027c
2023-04-25 08:59:35.498357 INFO  BF_MC Write LAG node at addr 0x2028 with id 255 and next node 0x2029 0x0000_00000000ff02029c
2023-04-25 08:59:35.498367 INFO  BF_MC Write LAG node at addr 0x2029 with id 255 and next node 0x202a 0x00ff_0202ac00ff02029c
2023-04-25 08:59:35.498377 INFO  BF_MC Write LAG node at addr 0x202a with id 255 and next node 0x202b 0x0000_00000000ff0202bc
2023-04-25 08:59:35.498387 INFO  BF_MC Write LAG node at addr 0x202b with id 255 and next node 0x202c 0x00ff_0202cc00ff0202bc
2023-04-25 08:59:35.498397 INFO  BF_MC Write LAG node at addr 0x202c with id 255 and next node 0x202d 0x0000_00000000ff0202dc
2023-04-25 08:59:35.498411 INFO  BF_MC Write LAG node at addr 0x202d with id 255 and next node 0x202e 0x00ff_0202ec00ff0202dc
2023-04-25 08:59:35.498421 INFO  BF_MC Write LAG node at addr 0x202e with id 255 and next node 0x202f 0x0000_00000000ff0202fc
2023-04-25 08:59:35.498432 INFO  BF_MC Write LAG node at addr 0x202f with id 255 and next node 0x2030 0x00ff_02030c00ff0202fc
2023-04-25 08:59:35.498442 INFO  BF_MC Write LAG node at addr 0x2030 with id 255 and next node 0x2031 0x0000_00000000ff02031c
2023-04-25 08:59:35.498452 INFO  BF_MC Write LAG node at addr 0x2031 with id 255 and next node 0x2032 0x00ff_02032c00ff02031c
2023-04-25 08:59:35.498462 INFO  BF_MC Write LAG node at addr 0x2032 with id 255 and next node 0x2033 0x0000_00000000ff02033c
2023-04-25 08:59:35.498472 INFO  BF_MC Write LAG node at addr 0x2033 with id 255 and next node 0x2034 0x00ff_02034c00ff02033c
2023-04-25 08:59:35.498482 INFO  BF_MC Write LAG node at addr 0x2034 with id 255 and next node 0x2035 0x0000_00000000ff02035c
2023-04-25 08:59:35.498493 INFO  BF_MC Write LAG node at addr 0x2035 with id 255 and next node 0x2036 0x00ff_02036c00ff02035c
2023-04-25 08:59:35.498503 INFO  BF_MC Write LAG node at addr 0x2036 with id 255 and next node 0x2037 0x0000_00000000ff02037c
2023-04-25 08:59:35.498513 INFO  BF_MC Write LAG node at addr 0x2037 with id 255 and next node 0x2038 0x00ff_02038c00ff02037c
2023-04-25 08:59:35.498523 INFO  BF_MC Write LAG node at addr 0x2038 with id 255 and next node 0x2039 0x0000_00000000ff02039c
2023-04-25 08:59:35.498534 INFO  BF_MC Write LAG node at addr 0x2039 with id 255 and next node 0x203a 0x00ff_0203ac00ff02039c
2023-04-25 08:59:35.498544 INFO  BF_MC Write LAG node at addr 0x203a with id 255 and next node 0x203b 0x0000_00000000ff0203bc
2023-04-25 08:59:35.498554 INFO  BF_MC Write LAG node at addr 0x203b with id 255 and next node 0x203c 0x00ff_0203cc00ff0203bc
2023-04-25 08:59:35.498564 INFO  BF_MC Write LAG node at addr 0x203c with id 255 and next node 0x203d 0x0000_00000000ff0203dc
2023-04-25 08:59:35.498574 INFO  BF_MC Write LAG node at addr 0x203d with id 255 and next node 0x203e 0x00ff_0203ec00ff0203dc
2023-04-25 08:59:35.498584 INFO  BF_MC Write LAG node at addr 0x203e with id 255 and next node 0x203f 0x0000_00000000ff0203fc
2023-04-25 08:59:35.498594 INFO  BF_MC Write LAG node at addr 0x203f with id 255 and next node 0x2040 0x00ff_02040c00ff0203fc
2023-04-25 08:59:35.498604 INFO  BF_MC Write LAG node at addr 0x2040 with id 255 and next node 0x2041 0x0000_00000000ff02041c
2023-04-25 08:59:35.498615 INFO  BF_MC Write LAG node at addr 0x2041 with id 255 and next node 0x2042 0x00ff_02042c00ff02041c
2023-04-25 08:59:35.498625 INFO  BF_MC Write LAG node at addr 0x2042 with id 255 and next node 0x2043 0x0000_00000000ff02043c
2023-04-25 08:59:35.498635 INFO  BF_MC Write LAG node at addr 0x2043 with id 255 and next node 0x2044 0x00ff_02044c00ff02043c
2023-04-25 08:59:35.498645 INFO  BF_MC Write LAG node at addr 0x2044 with id 255 and next node 0x2045 0x0000_00000000ff02045c
2023-04-25 08:59:35.498668 INFO  BF_MC Write LAG node at addr 0x2045 with id 255 and next node 0x2046 0x00ff_02046c00ff02045c
2023-04-25 08:59:35.498677 INFO  BF_MC Write LAG node at addr 0x2046 with id 255 and next node 0x2047 0x0000_00000000ff02047c
2023-04-25 08:59:35.498687 INFO  BF_MC Write LAG node at addr 0x2047 with id 255 and next node 0x2048 0x00ff_02048c00ff02047c
2023-04-25 08:59:35.498697 INFO  BF_MC Write LAG node at addr 0x2048 with id 255 and next node 0x2049 0x0000_00000000ff02049c
2023-04-25 08:59:35.498706 INFO  BF_MC Write LAG node at addr 0x2049 with id 255 and next node 0x204a 0x00ff_0204ac00ff02049c
2023-04-25 08:59:35.498716 INFO  BF_MC Write LAG node at addr 0x204a with id 255 and next node 0x204b 0x0000_00000000ff0204bc
2023-04-25 08:59:35.498738 INFO  BF_MC Write LAG node at addr 0x204b with id 255 and next node 0x204c 0x00ff_0204cc00ff0204bc
2023-04-25 08:59:35.498748 INFO  BF_MC Write LAG node at addr 0x204c with id 255 and next node 0x204d 0x0000_00000000ff0204dc
2023-04-25 08:59:35.498758 INFO  BF_MC Write LAG node at addr 0x204d with id 255 and next node 0x204e 0x00ff_0204ec00ff0204dc
2023-04-25 08:59:35.498773 INFO  BF_MC Write LAG node at addr 0x204e with id 255 and next node 0x204f 0x0000_00000000ff0204fc
2023-04-25 08:59:35.498783 INFO  BF_MC Write LAG node at addr 0x204f with id 255 and next node 0x2050 0x00ff_02050c00ff0204fc
2023-04-25 08:59:35.498793 INFO  BF_MC Write LAG node at addr 0x2050 with id 255 and next node 0x2051 0x0000_00000000ff02051c
2023-04-25 08:59:35.498803 INFO  BF_MC Write LAG node at addr 0x2051 with id 255 and next node 0x2052 0x00ff_02052c00ff02051c
2023-04-25 08:59:35.498813 INFO  BF_MC Write LAG node at addr 0x2052 with id 255 and next node 0x2053 0x0000_00000000ff02053c
2023-04-25 08:59:35.498824 INFO  BF_MC Write LAG node at addr 0x2053 with id 255 and next node 0x2054 0x00ff_02054c00ff02053c
2023-04-25 08:59:35.498834 INFO  BF_MC Write LAG node at addr 0x2054 with id 255 and next node 0x2055 0x0000_00000000ff02055c
2023-04-25 08:59:35.498844 INFO  BF_MC Write LAG node at addr 0x2055 with id 255 and next node 0x2056 0x00ff_02056c00ff02055c
2023-04-25 08:59:35.498854 INFO  BF_MC Write LAG node at addr 0x2056 with id 255 and next node 0x2057 0x0000_00000000ff02057c
2023-04-25 08:59:35.498865 INFO  BF_MC Write LAG node at addr 0x2057 with id 255 and next node 0x2058 0x00ff_02058c00ff02057c
2023-04-25 08:59:35.498876 INFO  BF_MC Write LAG node at addr 0x2058 with id 255 and next node 0x2059 0x0000_00000000ff02059c
2023-04-25 08:59:35.498886 INFO  BF_MC Write LAG node at addr 0x2059 with id 255 and next node 0x205a 0x00ff_0205ac00ff02059c
2023-04-25 08:59:35.498896 INFO  BF_MC Write LAG node at addr 0x205a with id 255 and next node 0x205b 0x0000_00000000ff0205bc
2023-04-25 08:59:35.498906 INFO  BF_MC Write LAG node at addr 0x205b with id 255 and next node 0x205c 0x00ff_0205cc00ff0205bc
2023-04-25 08:59:35.498916 INFO  BF_MC Write LAG node at addr 0x205c with id 255 and next node 0x205d 0x0000_00000000ff0205dc
2023-04-25 08:59:35.498926 INFO  BF_MC Write LAG node at addr 0x205d with id 255 and next node 0x205e 0x00ff_0205ec00ff0205dc
2023-04-25 08:59:35.498937 INFO  BF_MC Write LAG node at addr 0x205e with id 255 and next node 0x205f 0x0000_00000000ff0205fc
2023-04-25 08:59:35.498947 INFO  BF_MC Write LAG node at addr 0x205f with id 255 and next node 0x2060 0x00ff_02060c00ff0205fc
2023-04-25 08:59:35.498957 INFO  BF_MC Write LAG node at addr 0x2060 with id 255 and next node 0x2061 0x0000_00000000ff02061c
2023-04-25 08:59:35.498967 INFO  BF_MC Write LAG node at addr 0x2061 with id 255 and next node 0x2062 0x00ff_02062c00ff02061c
2023-04-25 08:59:35.498977 INFO  BF_MC Write LAG node at addr 0x2062 with id 255 and next node 0x2063 0x0000_00000000ff02063c
2023-04-25 08:59:35.498987 INFO  BF_MC Write LAG node at addr 0x2063 with id 255 and next node 0x2064 0x00ff_02064c00ff02063c
2023-04-25 08:59:35.498997 INFO  BF_MC Write LAG node at addr 0x2064 with id 255 and next node 0x2065 0x0000_00000000ff02065c
2023-04-25 08:59:35.499008 INFO  BF_MC Write LAG node at addr 0x2065 with id 255 and next node 0x2066 0x00ff_02066c00ff02065c
2023-04-25 08:59:35.499018 INFO  BF_MC Write LAG node at addr 0x2066 with id 255 and next node 0x2067 0x0000_00000000ff02067c
2023-04-25 08:59:35.499028 INFO  BF_MC Write LAG node at addr 0x2067 with id 255 and next node 0x2068 0x00ff_02068c00ff02067c
2023-04-25 08:59:35.499038 INFO  BF_MC Write LAG node at addr 0x2068 with id 255 and next node 0x2069 0x0000_00000000ff02069c
2023-04-25 08:59:35.499060 INFO  BF_MC Write LAG node at addr 0x2069 with id 255 and next node 0x206a 0x00ff_0206ac00ff02069c
2023-04-25 08:59:35.499069 INFO  BF_MC Write LAG node at addr 0x206a with id 255 and next node 0x206b 0x0000_00000000ff0206bc
2023-04-25 08:59:35.499079 INFO  BF_MC Write LAG node at addr 0x206b with id 255 and next node 0x206c 0x00ff_0206cc00ff0206bc
2023-04-25 08:59:35.499089 INFO  BF_MC Write LAG node at addr 0x206c with id 255 and next node 0x206d 0x0000_00000000ff0206dc
2023-04-25 08:59:35.499098 INFO  BF_MC Write LAG node at addr 0x206d with id 255 and next node 0x206e 0x00ff_0206ec00ff0206dc
2023-04-25 08:59:35.499112 INFO  BF_MC Write LAG node at addr 0x206e with id 255 and next node 0x206f 0x0000_00000000ff0206fc
2023-04-25 08:59:35.499135 INFO  BF_MC Write LAG node at addr 0x206f with id 255 and next node 0x2070 0x00ff_02070c00ff0206fc
2023-04-25 08:59:35.499145 INFO  BF_MC Write LAG node at addr 0x2070 with id 255 and next node 0x2071 0x0000_00000000ff02071c
2023-04-25 08:59:35.499156 INFO  BF_MC Write LAG node at addr 0x2071 with id 255 and next node 0x2072 0x00ff_02072c00ff02071c
2023-04-25 08:59:35.499166 INFO  BF_MC Write LAG node at addr 0x2072 with id 255 and next node 0x2073 0x0000_00000000ff02073c
2023-04-25 08:59:35.499176 INFO  BF_MC Write LAG node at addr 0x2073 with id 255 and next node 0x2074 0x00ff_02074c00ff02073c
2023-04-25 08:59:35.499186 INFO  BF_MC Write LAG node at addr 0x2074 with id 255 and next node 0x2075 0x0000_00000000ff02075c
2023-04-25 08:59:35.499196 INFO  BF_MC Write LAG node at addr 0x2075 with id 255 and next node 0x2076 0x00ff_02076c00ff02075c
2023-04-25 08:59:35.499206 INFO  BF_MC Write LAG node at addr 0x2076 with id 255 and next node 0x2077 0x0000_00000000ff02077c
2023-04-25 08:59:35.499216 INFO  BF_MC Write LAG node at addr 0x2077 with id 255 and next node 0x2078 0x00ff_02078c00ff02077c
2023-04-25 08:59:35.499227 INFO  BF_MC Write LAG node at addr 0x2078 with id 255 and next node 0x2079 0x0000_00000000ff02079c
2023-04-25 08:59:35.499237 INFO  BF_MC Write LAG node at addr 0x2079 with id 255 and next node 0x207a 0x00ff_0207ac00ff02079c
2023-04-25 08:59:35.499247 INFO  BF_MC Write LAG node at addr 0x207a with id 255 and next node 0x207b 0x0000_00000000ff0207bc
2023-04-25 08:59:35.499257 INFO  BF_MC Write LAG node at addr 0x207b with id 255 and next node 0x207c 0x00ff_0207cc00ff0207bc
2023-04-25 08:59:35.499267 INFO  BF_MC Write LAG node at addr 0x207c with id 255 and next node 0x207d 0x0000_00000000ff0207dc
2023-04-25 08:59:35.499277 INFO  BF_MC Write LAG node at addr 0x207d with id 255 and next node 0x207e 0x00ff_0207ec00ff0207dc
2023-04-25 08:59:35.499287 INFO  BF_MC Write LAG node at addr 0x207e with id 255 and next node 0x207f 0x0000_00000000ff0207fc
2023-04-25 08:59:35.499298 INFO  BF_MC Write LAG node at addr 0x207f with id 255 and next node 0x2080 0x00ff_02080c00ff0207fc
2023-04-25 08:59:35.499308 INFO  BF_MC Write LAG node at addr 0x2080 with id 255 and next node 0x2081 0x0000_00000000ff02081c
2023-04-25 08:59:35.499318 INFO  BF_MC Write LAG node at addr 0x2081 with id 255 and next node 0x2082 0x00ff_02082c00ff02081c
2023-04-25 08:59:35.499328 INFO  BF_MC Write LAG node at addr 0x2082 with id 255 and next node 0x2083 0x0000_00000000ff02083c
2023-04-25 08:59:35.499339 INFO  BF_MC Write LAG node at addr 0x2083 with id 255 and next node 0x2084 0x00ff_02084c00ff02083c
2023-04-25 08:59:35.499349 INFO  BF_MC Write LAG node at addr 0x2084 with id 255 and next node 0x2085 0x0000_00000000ff02085c
2023-04-25 08:59:35.499360 INFO  BF_MC Write LAG node at addr 0x2085 with id 255 and next node 0x2086 0x00ff_02086c00ff02085c
2023-04-25 08:59:35.499370 INFO  BF_MC Write LAG node at addr 0x2086 with id 255 and next node 0x2087 0x0000_00000000ff02087c
2023-04-25 08:59:35.499381 INFO  BF_MC Write LAG node at addr 0x2087 with id 255 and next node 0x2088 0x00ff_02088c00ff02087c
2023-04-25 08:59:35.499391 INFO  BF_MC Write LAG node at addr 0x2088 with id 255 and next node 0x2089 0x0000_00000000ff02089c
2023-04-25 08:59:35.499401 INFO  BF_MC Write LAG node at addr 0x2089 with id 255 and next node 0x208a 0x00ff_0208ac00ff02089c
2023-04-25 08:59:35.499411 INFO  BF_MC Write LAG node at addr 0x208a with id 255 and next node 0x208b 0x0000_00000000ff0208bc
2023-04-25 08:59:35.499421 INFO  BF_MC Write LAG node at addr 0x208b with id 255 and next node 0x208c 0x00ff_0208cc00ff0208bc
2023-04-25 08:59:35.499431 INFO  BF_MC Write LAG node at addr 0x208c with id 255 and next node 0x208d 0x0000_00000000ff0208dc
2023-04-25 08:59:35.499442 INFO  BF_MC Write LAG node at addr 0x208d with id 255 and next node 0x208e 0x00ff_0208ec00ff0208dc
2023-04-25 08:59:35.499452 INFO  BF_MC Write LAG node at addr 0x208e with id 255 and next node 0x208f 0x0000_00000000ff0208fc
2023-04-25 08:59:35.499467 INFO  BF_MC Write LAG node at addr 0x208f with id 255 and next node 0x2090 0x00ff_02090c00ff0208fc
2023-04-25 08:59:35.499477 INFO  BF_MC Write LAG node at addr 0x2090 with id 255 and next node 0x2091 0x0000_00000000ff02091c
2023-04-25 08:59:35.499487 INFO  BF_MC Write LAG node at addr 0x2091 with id 255 and next node 0x2092 0x00ff_02092c00ff02091c
2023-04-25 08:59:35.499497 INFO  BF_MC Write LAG node at addr 0x2092 with id 255 and next node 0x2093 0x0000_00000000ff02093c
2023-04-25 08:59:35.499508 INFO  BF_MC Write LAG node at addr 0x2093 with id 255 and next node 0x2094 0x00ff_02094c00ff02093c
2023-04-25 08:59:35.499518 INFO  BF_MC Write LAG node at addr 0x2094 with id 255 and next node 0x2095 0x0000_00000000ff02095c
2023-04-25 08:59:35.499528 INFO  BF_MC Write LAG node at addr 0x2095 with id 255 and next node 0x2096 0x00ff_02096c00ff02095c
2023-04-25 08:59:35.499538 INFO  BF_MC Write LAG node at addr 0x2096 with id 255 and next node 0x2097 0x0000_00000000ff02097c
2023-04-25 08:59:35.499548 INFO  BF_MC Write LAG node at addr 0x2097 with id 255 and next node 0x2098 0x00ff_02098c00ff02097c
2023-04-25 08:59:35.499558 INFO  BF_MC Write LAG node at addr 0x2098 with id 255 and next node 0x2099 0x0000_00000000ff02099c
2023-04-25 08:59:35.499569 INFO  BF_MC Write LAG node at addr 0x2099 with id 255 and next node 0x209a 0x00ff_0209ac00ff02099c
2023-04-25 08:59:35.499579 INFO  BF_MC Write LAG node at addr 0x209a with id 255 and next node 0x209b 0x0000_00000000ff0209bc
2023-04-25 08:59:35.499589 INFO  BF_MC Write LAG node at addr 0x209b with id 255 and next node 0x209c 0x00ff_0209cc00ff0209bc
2023-04-25 08:59:35.499599 INFO  BF_MC Write LAG node at addr 0x209c with id 255 and next node 0x209d 0x0000_00000000ff0209dc
2023-04-25 08:59:35.499610 INFO  BF_MC Write LAG node at addr 0x209d with id 255 and next node 0x209e 0x00ff_0209ec00ff0209dc
2023-04-25 08:59:35.499620 INFO  BF_MC Write LAG node at addr 0x209e with id 255 and next node 0x209f 0x0000_00000000ff0209fc
2023-04-25 08:59:35.499630 INFO  BF_MC Write LAG node at addr 0x209f with id 255 and next node 0x20a0 0x00ff_020a0c00ff0209fc
2023-04-25 08:59:35.499640 INFO  BF_MC Write LAG node at addr 0x20a0 with id 255 and next node 0x20a1 0x0000_00000000ff020a1c
2023-04-25 08:59:35.499650 INFO  BF_MC Write LAG node at addr 0x20a1 with id 255 and next node 0x20a2 0x00ff_020a2c00ff020a1c
2023-04-25 08:59:35.499660 INFO  BF_MC Write LAG node at addr 0x20a2 with id 255 and next node 0x20a3 0x0000_00000000ff020a3c
2023-04-25 08:59:35.499670 INFO  BF_MC Write LAG node at addr 0x20a3 with id 255 and next node 0x20a4 0x00ff_020a4c00ff020a3c
2023-04-25 08:59:35.499680 INFO  BF_MC Write LAG node at addr 0x20a4 with id 255 and next node 0x20a5 0x0000_00000000ff020a5c
2023-04-25 08:59:35.499690 INFO  BF_MC Write LAG node at addr 0x20a5 with id 255 and next node 0x20a6 0x00ff_020a6c00ff020a5c
2023-04-25 08:59:35.499700 INFO  BF_MC Write LAG node at addr 0x20a6 with id 255 and next node 0x20a7 0x0000_00000000ff020a7c
2023-04-25 08:59:35.499710 INFO  BF_MC Write LAG node at addr 0x20a7 with id 255 and next node 0x20a8 0x00ff_020a8c00ff020a7c
2023-04-25 08:59:35.499721 INFO  BF_MC Write LAG node at addr 0x20a8 with id 255 and next node 0x20a9 0x0000_00000000ff020a9c
2023-04-25 08:59:35.499731 INFO  BF_MC Write LAG node at addr 0x20a9 with id 255 and next node 0x20aa 0x00ff_020aac00ff020a9c
2023-04-25 08:59:35.499741 INFO  BF_MC Write LAG node at addr 0x20aa with id 255 and next node 0x20ab 0x0000_00000000ff020abc
2023-04-25 08:59:35.499752 INFO  BF_MC Write LAG node at addr 0x20ab with id 255 and next node 0x20ac 0x00ff_020acc00ff020abc
2023-04-25 08:59:35.499762 INFO  BF_MC Write LAG node at addr 0x20ac with id 255 and next node 0x20ad 0x0000_00000000ff020adc
2023-04-25 08:59:35.499772 INFO  BF_MC Write LAG node at addr 0x20ad with id 255 and next node 0x20ae 0x00ff_020aec00ff020adc
2023-04-25 08:59:35.499782 INFO  BF_MC Write LAG node at addr 0x20ae with id 255 and next node 0x20af 0x0000_00000000ff020afc
2023-04-25 08:59:35.499796 INFO  BF_MC Write LAG node at addr 0x20af with id 255 and next node 0x20b0 0x00ff_020b0c00ff020afc
2023-04-25 08:59:35.499806 INFO  BF_MC Write LAG node at addr 0x20b0 with id 255 and next node 0x20b1 0x0000_00000000ff020b1c
2023-04-25 08:59:35.499816 INFO  BF_MC Write LAG node at addr 0x20b1 with id 255 and next node 0x20b2 0x00ff_020b2c00ff020b1c
2023-04-25 08:59:35.499826 INFO  BF_MC Write LAG node at addr 0x20b2 with id 255 and next node 0x20b3 0x0000_00000000ff020b3c
2023-04-25 08:59:35.499836 INFO  BF_MC Write LAG node at addr 0x20b3 with id 255 and next node 0x20b4 0x00ff_020b4c00ff020b3c
2023-04-25 08:59:35.499847 INFO  BF_MC Write LAG node at addr 0x20b4 with id 255 and next node 0x20b5 0x0000_00000000ff020b5c
2023-04-25 08:59:35.499857 INFO  BF_MC Write LAG node at addr 0x20b5 with id 255 and next node 0x20b6 0x00ff_020b6c00ff020b5c
2023-04-25 08:59:35.499867 INFO  BF_MC Write LAG node at addr 0x20b6 with id 255 and next node 0x20b7 0x0000_00000000ff020b7c
2023-04-25 08:59:35.499877 INFO  BF_MC Write LAG node at addr 0x20b7 with id 255 and next node 0x20b8 0x00ff_020b8c00ff020b7c
2023-04-25 08:59:35.499887 INFO  BF_MC Write LAG node at addr 0x20b8 with id 255 and next node 0x20b9 0x0000_00000000ff020b9c
2023-04-25 08:59:35.499897 INFO  BF_MC Write LAG node at addr 0x20b9 with id 255 and next node 0x20ba 0x00ff_020bac00ff020b9c
2023-04-25 08:59:35.499907 INFO  BF_MC Write LAG node at addr 0x20ba with id 255 and next node 0x20bb 0x0000_00000000ff020bbc
2023-04-25 08:59:35.499918 INFO  BF_MC Write LAG node at addr 0x20bb with id 255 and next node 0x20bc 0x00ff_020bcc00ff020bbc
2023-04-25 08:59:35.499928 INFO  BF_MC Write LAG node at addr 0x20bc with id 255 and next node 0x20bd 0x0000_00000000ff020bdc
2023-04-25 08:59:35.499938 INFO  BF_MC Write LAG node at addr 0x20bd with id 255 and next node 0x20be 0x00ff_020bec00ff020bdc
2023-04-25 08:59:35.499948 INFO  BF_MC Write LAG node at addr 0x20be with id 255 and next node 0x20bf 0x0000_00000000ff020bfc
2023-04-25 08:59:35.499958 INFO  BF_MC Write LAG node at addr 0x20bf with id 255 and next node 0x20c0 0x00ff_020c0c00ff020bfc
2023-04-25 08:59:35.499969 INFO  BF_MC Write LAG node at addr 0x20c0 with id 255 and next node 0x20c1 0x0000_00000000ff020c1c
2023-04-25 08:59:35.499979 INFO  BF_MC Write LAG node at addr 0x20c1 with id 255 and next node 0x20c2 0x00ff_020c2c00ff020c1c
2023-04-25 08:59:35.499990 INFO  BF_MC Write LAG node at addr 0x20c2 with id 255 and next node 0x20c3 0x0000_00000000ff020c3c
2023-04-25 08:59:35.500000 INFO  BF_MC Write LAG node at addr 0x20c3 with id 255 and next node 0x20c4 0x00ff_020c4c00ff020c3c
2023-04-25 08:59:35.500010 INFO  BF_MC Write LAG node at addr 0x20c4 with id 255 and next node 0x20c5 0x0000_00000000ff020c5c
2023-04-25 08:59:35.500021 INFO  BF_MC Write LAG node at addr 0x20c5 with id 255 and next node 0x20c6 0x00ff_020c6c00ff020c5c
2023-04-25 08:59:35.500031 INFO  BF_MC Write LAG node at addr 0x20c6 with id 255 and next node 0x20c7 0x0000_00000000ff020c7c
2023-04-25 08:59:35.500041 INFO  BF_MC Write LAG node at addr 0x20c7 with id 255 and next node 0x20c8 0x00ff_020c8c00ff020c7c
2023-04-25 08:59:35.500052 INFO  BF_MC Write LAG node at addr 0x20c8 with id 255 and next node 0x20c9 0x0000_00000000ff020c9c
2023-04-25 08:59:35.500062 INFO  BF_MC Write LAG node at addr 0x20c9 with id 255 and next node 0x20ca 0x00ff_020cac00ff020c9c
2023-04-25 08:59:35.500072 INFO  BF_MC Write LAG node at addr 0x20ca with id 255 and next node 0x20cb 0x0000_00000000ff020cbc
2023-04-25 08:59:35.500082 INFO  BF_MC Write LAG node at addr 0x20cb with id 255 and next node 0x20cc 0x00ff_020ccc00ff020cbc
2023-04-25 08:59:35.500092 INFO  BF_MC Write LAG node at addr 0x20cc with id 255 and next node 0x20cd 0x0000_00000000ff020cdc
2023-04-25 08:59:35.500103 INFO  BF_MC Write LAG node at addr 0x20cd with id 255 and next node 0x20ce 0x00ff_020cec00ff020cdc
2023-04-25 08:59:35.500113 INFO  BF_MC Write LAG node at addr 0x20ce with id 255 and next node 0x20cf 0x0000_00000000ff020cfc
2023-04-25 08:59:35.500123 INFO  BF_MC Write LAG node at addr 0x20cf with id 255 and next node 0x20d0 0x00ff_020d0c00ff020cfc
2023-04-25 08:59:35.500136 INFO  BF_MC Write LAG node at addr 0x20d0 with id 255 and next node 0x20d1 0x0000_00000000ff020d1c
2023-04-25 08:59:35.500147 INFO  BF_MC Write LAG node at addr 0x20d1 with id 255 and next node 0x20d2 0x00ff_020d2c00ff020d1c
2023-04-25 08:59:35.500156 INFO  BF_MC Write LAG node at addr 0x20d2 with id 255 and next node 0x20d3 0x0000_00000000ff020d3c
2023-04-25 08:59:35.500166 INFO  BF_MC Write LAG node at addr 0x20d3 with id 255 and next node 0x20d4 0x00ff_020d4c00ff020d3c
2023-04-25 08:59:35.500177 INFO  BF_MC Write LAG node at addr 0x20d4 with id 255 and next node 0x20d5 0x0000_00000000ff020d5c
2023-04-25 08:59:35.500187 INFO  BF_MC Write LAG node at addr 0x20d5 with id 255 and next node 0x20d6 0x00ff_020d6c00ff020d5c
2023-04-25 08:59:35.500197 INFO  BF_MC Write LAG node at addr 0x20d6 with id 255 and next node 0x20d7 0x0000_00000000ff020d7c
2023-04-25 08:59:35.500207 INFO  BF_MC Write LAG node at addr 0x20d7 with id 255 and next node 0x20d8 0x00ff_020d8c00ff020d7c
2023-04-25 08:59:35.500217 INFO  BF_MC Write LAG node at addr 0x20d8 with id 255 and next node 0x20d9 0x0000_00000000ff020d9c
2023-04-25 08:59:35.500228 INFO  BF_MC Write LAG node at addr 0x20d9 with id 255 and next node 0x20da 0x00ff_020dac00ff020d9c
2023-04-25 08:59:35.500238 INFO  BF_MC Write LAG node at addr 0x20da with id 255 and next node 0x20db 0x0000_00000000ff020dbc
2023-04-25 08:59:35.500248 INFO  BF_MC Write LAG node at addr 0x20db with id 255 and next node 0x20dc 0x00ff_020dcc00ff020dbc
2023-04-25 08:59:35.500259 INFO  BF_MC Write LAG node at addr 0x20dc with id 255 and next node 0x20dd 0x0000_00000000ff020ddc
2023-04-25 08:59:35.500269 INFO  BF_MC Write LAG node at addr 0x20dd with id 255 and next node 0x20de 0x00ff_020dec00ff020ddc
2023-04-25 08:59:35.500279 INFO  BF_MC Write LAG node at addr 0x20de with id 255 and next node 0x20df 0x0000_00000000ff020dfc
2023-04-25 08:59:35.500289 INFO  BF_MC Write LAG node at addr 0x20df with id 255 and next node 0x20e0 0x00ff_020e0c00ff020dfc
2023-04-25 08:59:35.500299 INFO  BF_MC Write LAG node at addr 0x20e0 with id 255 and next node 0x20e1 0x0000_00000000ff020e1c
2023-04-25 08:59:35.500310 INFO  BF_MC Write LAG node at addr 0x20e1 with id 255 and next node 0x20e2 0x00ff_020e2c00ff020e1c
2023-04-25 08:59:35.500320 INFO  BF_MC Write LAG node at addr 0x20e2 with id 255 and next node 0x20e3 0x0000_00000000ff020e3c
2023-04-25 08:59:35.500330 INFO  BF_MC Write LAG node at addr 0x20e3 with id 255 and next node 0x20e4 0x00ff_020e4c00ff020e3c
2023-04-25 08:59:35.500340 INFO  BF_MC Write LAG node at addr 0x20e4 with id 255 and next node 0x20e5 0x0000_00000000ff020e5c
2023-04-25 08:59:35.500350 INFO  BF_MC Write LAG node at addr 0x20e5 with id 255 and next node 0x20e6 0x00ff_020e6c00ff020e5c
2023-04-25 08:59:35.500360 INFO  BF_MC Write LAG node at addr 0x20e6 with id 255 and next node 0x20e7 0x0000_00000000ff020e7c
2023-04-25 08:59:35.500370 INFO  BF_MC Write LAG node at addr 0x20e7 with id 255 and next node 0x20e8 0x00ff_020e8c00ff020e7c
2023-04-25 08:59:35.500380 INFO  BF_MC Write LAG node at addr 0x20e8 with id 255 and next node 0x20e9 0x0000_00000000ff020e9c
2023-04-25 08:59:35.500398 INFO  BF_MC Write LAG node at addr 0x20e9 with id 255 and next node 0x20ea 0x00ff_020eac00ff020e9c
2023-04-25 08:59:35.500408 INFO  BF_MC Write LAG node at addr 0x20ea with id 255 and next node 0x20eb 0x0000_00000000ff020ebc
2023-04-25 08:59:35.500418 INFO  BF_MC Write LAG node at addr 0x20eb with id 255 and next node 0x20ec 0x00ff_020ecc00ff020ebc
2023-04-25 08:59:35.500428 INFO  BF_MC Write LAG node at addr 0x20ec with id 255 and next node 0x20ed 0x0000_00000000ff020edc
2023-04-25 08:59:35.500438 INFO  BF_MC Write LAG node at addr 0x20ed with id 255 and next node 0x20ee 0x00ff_020eec00ff020edc
2023-04-25 08:59:35.500448 INFO  BF_MC Write LAG node at addr 0x20ee with id 255 and next node 0x20ef 0x0000_00000000ff020efc
2023-04-25 08:59:35.500461 INFO  BF_MC Write LAG node at addr 0x20ef with id 255 and next node 0x20f0 0x00ff_020f0c00ff020efc
2023-04-25 08:59:35.500482 INFO  BF_MC Write LAG node at addr 0x20f0 with id 255 and next node 0x20f1 0x0000_00000000ff020f1c
2023-04-25 08:59:35.500497 INFO  BF_MC Write LAG node at addr 0x20f1 with id 255 and next node 0x20f2 0x00ff_020f2c00ff020f1c
2023-04-25 08:59:35.500507 INFO  BF_MC Write LAG node at addr 0x20f2 with id 255 and next node 0x20f3 0x0000_00000000ff020f3c
2023-04-25 08:59:35.500517 INFO  BF_MC Write LAG node at addr 0x20f3 with id 255 and next node 0x20f4 0x00ff_020f4c00ff020f3c
2023-04-25 08:59:35.500527 INFO  BF_MC Write LAG node at addr 0x20f4 with id 255 and next node 0x20f5 0x0000_00000000ff020f5c
2023-04-25 08:59:35.500537 INFO  BF_MC Write LAG node at addr 0x20f5 with id 255 and next node 0x20f6 0x00ff_020f6c00ff020f5c
2023-04-25 08:59:35.500547 INFO  BF_MC Write LAG node at addr 0x20f6 with id 255 and next node 0x20f7 0x0000_00000000ff020f7c
2023-04-25 08:59:35.500557 INFO  BF_MC Write LAG node at addr 0x20f7 with id 255 and next node 0x20f8 0x00ff_020f8c00ff020f7c
2023-04-25 08:59:35.500567 INFO  BF_MC Write LAG node at addr 0x20f8 with id 255 and next node 0x20f9 0x0000_00000000ff020f9c
2023-04-25 08:59:35.500577 INFO  BF_MC Write LAG node at addr 0x20f9 with id 255 and next node 0x20fa 0x00ff_020fac00ff020f9c
2023-04-25 08:59:35.500587 INFO  BF_MC Write LAG node at addr 0x20fa with id 255 and next node 0x20fb 0x0000_00000000ff020fbc
2023-04-25 08:59:35.500597 INFO  BF_MC Write LAG node at addr 0x20fb with id 255 and next node 0x20fc 0x00ff_020fcc00ff020fbc
2023-04-25 08:59:35.500607 INFO  BF_MC Write LAG node at addr 0x20fc with id 255 and next node 0x20fd 0x0000_00000000ff020fdc
2023-04-25 08:59:35.500617 INFO  BF_MC Write LAG node at addr 0x20fd with id 255 and next node 0x20fe 0x00ff_020fec00ff020fdc
2023-04-25 08:59:35.500627 INFO  BF_MC Write LAG node at addr 0x20fe with id 255 and next node 0x20ff 0x0000_00000000ff020ffc
2023-04-25 08:59:35.500637 INFO  BF_MC Write LAG node at addr 0x20ff with id 255 and next node 0x2100 0x00ff_02100c00ff020ffc
2023-04-25 08:59:35.500647 INFO  BF_MC Write LAG node at addr 0x2100 with id 255 and next node 0x2101 0x0000_00000000ff02101c
2023-04-25 08:59:35.500657 INFO  BF_MC Write LAG node at addr 0x2101 with id 255 and next node 0x2102 0x00ff_02102c00ff02101c
2023-04-25 08:59:35.500667 INFO  BF_MC Write LAG node at addr 0x2102 with id 255 and next node 0x2103 0x0000_00000000ff02103c
2023-04-25 08:59:35.500677 INFO  BF_MC Write LAG node at addr 0x2103 with id 255 and next node 0 0x00ff_00000c00ff02103c
2023-04-25 08:59:35.500690 INFO  BF_MC Allocated RDM addresses 0x31e0 - 0x31ff
2023-04-25 08:59:35.500700 INFO  BF_MC Write L1End node at addr 0x31e0, rid 0, l2 0x2101
2023-04-25 08:59:35.500710 INFO  BF_MC Write L1End node at addr 0x31e1, rid 0, l2 0x2100
2023-04-25 08:59:35.500720 INFO  BF_MC Write L1End node at addr 0x31e2, rid 0, l2 0x20ff
2023-04-25 08:59:35.500729 INFO  BF_MC Write L1End node at addr 0x31e3, rid 0, l2 0x20fe
2023-04-25 08:59:35.500739 INFO  BF_MC Write L1End node at addr 0x31e4, rid 0, l2 0x20fd
2023-04-25 08:59:35.500749 INFO  BF_MC Write L1End node at addr 0x31e5, rid 0, l2 0x20fc
2023-04-25 08:59:35.500759 INFO  BF_MC Write L1End node at addr 0x31e6, rid 0, l2 0x20fb
2023-04-25 08:59:35.500769 INFO  BF_MC Write L1End node at addr 0x31e7, rid 0, l2 0x20fa
2023-04-25 08:59:35.500779 INFO  BF_MC Write L1End node at addr 0x31e8, rid 0, l2 0x20f8
2023-04-25 08:59:35.500789 INFO  BF_MC Write L1End node at addr 0x31e9, rid 0, l2 0x20f6
2023-04-25 08:59:35.500799 INFO  BF_MC Write L1End node at addr 0x31ea, rid 0, l2 0x20f4
2023-04-25 08:59:35.500808 INFO  BF_MC Write L1End node at addr 0x31eb, rid 0, l2 0x20f2
2023-04-25 08:59:35.500821 INFO  BF_MC Write L1End node at addr 0x31ec, rid 0, l2 0x20f0
2023-04-25 08:59:35.500831 INFO  BF_MC Write L1End node at addr 0x31ed, rid 0, l2 0x20ee
2023-04-25 08:59:35.500840 INFO  BF_MC Write L1End node at addr 0x31ee, rid 0, l2 0x20ec
2023-04-25 08:59:35.500850 INFO  BF_MC Write L1End node at addr 0x31ef, rid 0, l2 0x20ea
2023-04-25 08:59:35.500860 INFO  BF_MC Write L1End node at addr 0x31f0, rid 0, l2 0x20e8
2023-04-25 08:59:35.500873 INFO  BF_MC Write L1End node at addr 0x31f1, rid 0, l2 0x20e6
2023-04-25 08:59:35.500883 INFO  BF_MC Write L1End node at addr 0x31f2, rid 0, l2 0x20e4
2023-04-25 08:59:35.500893 INFO  BF_MC Write L1End node at addr 0x31f3, rid 0, l2 0x20e0
2023-04-25 08:59:35.500902 INFO  BF_MC Write L1End node at addr 0x31f4, rid 0, l2 0x20dc
2023-04-25 08:59:35.500912 INFO  BF_MC Write L1End node at addr 0x31f5, rid 0, l2 0x20d8
2023-04-25 08:59:35.500922 INFO  BF_MC Write L1End node at addr 0x31f6, rid 0, l2 0x20d4
2023-04-25 08:59:35.500931 INFO  BF_MC Write L1End node at addr 0x31f7, rid 0, l2 0x20cc
2023-04-25 08:59:35.500941 INFO  BF_MC Write L1End node at addr 0x31f8, rid 0, l2 0x20c4
2023-04-25 08:59:35.500951 INFO  BF_MC Write L1End node at addr 0x31f9, rid 0, l2 0x20bc
2023-04-25 08:59:35.500960 INFO  BF_MC Write L1End node at addr 0x31fa, rid 0, l2 0x20a0
2023-04-25 08:59:35.500970 INFO  BF_MC Write L1End node at addr 0x31fb, rid 0, l2 0x2087
2023-04-25 08:59:35.500980 INFO  BF_MC Write L1End node at addr 0x31fc, rid 0, l2 0x206e
2023-04-25 08:59:35.500989 INFO  BF_MC Write L1End node at addr 0x31fd, rid 0, l2 0x2055
2023-04-25 08:59:35.500999 INFO  BF_MC Write L1End node at addr 0x31fe, rid 0, l2 0x203c
2023-04-25 08:59:35.501008 INFO  BF_MC Write L1End node at addr 0x31ff, rid 0, l2 0x2000
2023-04-25 08:59:35.501019 INFO  BF_MC Allocated RDM addresses 0x4000 - 0x4103
2023-04-25 08:59:35.501029 INFO  BF_MC Write LAG node at addr 0x4000 with id 255 and next node 0x4001 0x0000_00000000ff04001c
2023-04-25 08:59:35.501039 INFO  BF_MC Write LAG node at addr 0x4001 with id 255 and next node 0x4002 0x00ff_04002c00ff04001c
2023-04-25 08:59:35.501049 INFO  BF_MC Write LAG node at addr 0x4002 with id 255 and next node 0x4003 0x0000_00000000ff04003c
2023-04-25 08:59:35.501059 INFO  BF_MC Write LAG node at addr 0x4003 with id 255 and next node 0x4004 0x00ff_04004c00ff04003c
2023-04-25 08:59:35.501069 INFO  BF_MC Write LAG node at addr 0x4004 with id 255 and next node 0x4005 0x0000_00000000ff04005c
2023-04-25 08:59:35.501079 INFO  BF_MC Write LAG node at addr 0x4005 with id 255 and next node 0x4006 0x00ff_04006c00ff04005c
2023-04-25 08:59:35.501089 INFO  BF_MC Write LAG node at addr 0x4006 with id 255 and next node 0x4007 0x0000_00000000ff04007c
2023-04-25 08:59:35.501099 INFO  BF_MC Write LAG node at addr 0x4007 with id 255 and next node 0x4008 0x00ff_04008c00ff04007c
2023-04-25 08:59:35.501109 INFO  BF_MC Write LAG node at addr 0x4008 with id 255 and next node 0x4009 0x0000_00000000ff04009c
2023-04-25 08:59:35.501119 INFO  BF_MC Write LAG node at addr 0x4009 with id 255 and next node 0x400a 0x00ff_0400ac00ff04009c
2023-04-25 08:59:35.501129 INFO  BF_MC Write LAG node at addr 0x400a with id 255 and next node 0x400b 0x0000_00000000ff0400bc
2023-04-25 08:59:35.501141 INFO  BF_MC Write LAG node at addr 0x400b with id 255 and next node 0x400c 0x00ff_0400cc00ff0400bc
2023-04-25 08:59:35.501152 INFO  BF_MC Write LAG node at addr 0x400c with id 255 and next node 0x400d 0x0000_00000000ff0400dc
2023-04-25 08:59:35.501162 INFO  BF_MC Write LAG node at addr 0x400d with id 255 and next node 0x400e 0x00ff_0400ec00ff0400dc
2023-04-25 08:59:35.501172 INFO  BF_MC Write LAG node at addr 0x400e with id 255 and next node 0x400f 0x0000_00000000ff0400fc
2023-04-25 08:59:35.501182 INFO  BF_MC Write LAG node at addr 0x400f with id 255 and next node 0x4010 0x00ff_04010c00ff0400fc
2023-04-25 08:59:35.501192 INFO  BF_MC Write LAG node at addr 0x4010 with id 255 and next node 0x4011 0x0000_00000000ff04011c
2023-04-25 08:59:35.501202 INFO  BF_MC Write LAG node at addr 0x4011 with id 255 and next node 0x4012 0x00ff_04012c00ff04011c
2023-04-25 08:59:35.501212 INFO  BF_MC Write LAG node at addr 0x4012 with id 255 and next node 0x4013 0x0000_00000000ff04013c
2023-04-25 08:59:35.501222 INFO  BF_MC Write LAG node at addr 0x4013 with id 255 and next node 0x4014 0x00ff_04014c00ff04013c
2023-04-25 08:59:35.501232 INFO  BF_MC Write LAG node at addr 0x4014 with id 255 and next node 0x4015 0x0000_00000000ff04015c
2023-04-25 08:59:35.501242 INFO  BF_MC Write LAG node at addr 0x4015 with id 255 and next node 0x4016 0x00ff_04016c00ff04015c
2023-04-25 08:59:35.501256 INFO  BF_MC Write LAG node at addr 0x4016 with id 255 and next node 0x4017 0x0000_00000000ff04017c
2023-04-25 08:59:35.501267 INFO  BF_MC Write LAG node at addr 0x4017 with id 255 and next node 0x4018 0x00ff_04018c00ff04017c
2023-04-25 08:59:35.501277 INFO  BF_MC Write LAG node at addr 0x4018 with id 255 and next node 0x4019 0x0000_00000000ff04019c
2023-04-25 08:59:35.501287 INFO  BF_MC Write LAG node at addr 0x4019 with id 255 and next node 0x401a 0x00ff_0401ac00ff04019c
2023-04-25 08:59:35.501296 INFO  BF_MC Write LAG node at addr 0x401a with id 255 and next node 0x401b 0x0000_00000000ff0401bc
2023-04-25 08:59:35.501307 INFO  BF_MC Write LAG node at addr 0x401b with id 255 and next node 0x401c 0x00ff_0401cc00ff0401bc
2023-04-25 08:59:35.501317 INFO  BF_MC Write LAG node at addr 0x401c with id 255 and next node 0x401d 0x0000_00000000ff0401dc
2023-04-25 08:59:35.501327 INFO  BF_MC Write LAG node at addr 0x401d with id 255 and next node 0x401e 0x00ff_0401ec00ff0401dc
2023-04-25 08:59:35.501337 INFO  BF_MC Write LAG node at addr 0x401e with id 255 and next node 0x401f 0x0000_00000000ff0401fc
2023-04-25 08:59:35.501347 INFO  BF_MC Write LAG node at addr 0x401f with id 255 and next node 0x4020 0x00ff_04020c00ff0401fc
2023-04-25 08:59:35.501357 INFO  BF_MC Write LAG node at addr 0x4020 with id 255 and next node 0x4021 0x0000_00000000ff04021c
2023-04-25 08:59:35.501367 INFO  BF_MC Write LAG node at addr 0x4021 with id 255 and next node 0x4022 0x00ff_04022c00ff04021c
2023-04-25 08:59:35.501377 INFO  BF_MC Write LAG node at addr 0x4022 with id 255 and next node 0x4023 0x0000_00000000ff04023c
2023-04-25 08:59:35.501387 INFO  BF_MC Write LAG node at addr 0x4023 with id 255 and next node 0x4024 0x00ff_04024c00ff04023c
2023-04-25 08:59:35.501397 INFO  BF_MC Write LAG node at addr 0x4024 with id 255 and next node 0x4025 0x0000_00000000ff04025c
2023-04-25 08:59:35.501407 INFO  BF_MC Write LAG node at addr 0x4025 with id 255 and next node 0x4026 0x00ff_04026c00ff04025c
2023-04-25 08:59:35.501416 INFO  BF_MC Write LAG node at addr 0x4026 with id 255 and next node 0x4027 0x0000_00000000ff04027c
2023-04-25 08:59:35.501426 INFO  BF_MC Write LAG node at addr 0x4027 with id 255 and next node 0x4028 0x00ff_04028c00ff04027c
2023-04-25 08:59:35.501436 INFO  BF_MC Write LAG node at addr 0x4028 with id 255 and next node 0x4029 0x0000_00000000ff04029c
2023-04-25 08:59:35.501446 INFO  BF_MC Write LAG node at addr 0x4029 with id 255 and next node 0x402a 0x00ff_0402ac00ff04029c
2023-04-25 08:59:35.501456 INFO  BF_MC Write LAG node at addr 0x402a with id 255 and next node 0x402b 0x0000_00000000ff0402bc
2023-04-25 08:59:35.501469 INFO  BF_MC Write LAG node at addr 0x402b with id 255 and next node 0x402c 0x00ff_0402cc00ff0402bc
2023-04-25 08:59:35.501479 INFO  BF_MC Write LAG node at addr 0x402c with id 255 and next node 0x402d 0x0000_00000000ff0402dc
2023-04-25 08:59:35.501489 INFO  BF_MC Write LAG node at addr 0x402d with id 255 and next node 0x402e 0x00ff_0402ec00ff0402dc
2023-04-25 08:59:35.501499 INFO  BF_MC Write LAG node at addr 0x402e with id 255 and next node 0x402f 0x0000_00000000ff0402fc
2023-04-25 08:59:35.501509 INFO  BF_MC Write LAG node at addr 0x402f with id 255 and next node 0x4030 0x00ff_04030c00ff0402fc
2023-04-25 08:59:35.501518 INFO  BF_MC Write LAG node at addr 0x4030 with id 255 and next node 0x4031 0x0000_00000000ff04031c
2023-04-25 08:59:35.501528 INFO  BF_MC Write LAG node at addr 0x4031 with id 255 and next node 0x4032 0x00ff_04032c00ff04031c
2023-04-25 08:59:35.501538 INFO  BF_MC Write LAG node at addr 0x4032 with id 255 and next node 0x4033 0x0000_00000000ff04033c
2023-04-25 08:59:35.501548 INFO  BF_MC Write LAG node at addr 0x4033 with id 255 and next node 0x4034 0x00ff_04034c00ff04033c
2023-04-25 08:59:35.501558 INFO  BF_MC Write LAG node at addr 0x4034 with id 255 and next node 0x4035 0x0000_00000000ff04035c
2023-04-25 08:59:35.501568 INFO  BF_MC Write LAG node at addr 0x4035 with id 255 and next node 0x4036 0x00ff_04036c00ff04035c
2023-04-25 08:59:35.501582 INFO  BF_MC Write LAG node at addr 0x4036 with id 255 and next node 0x4037 0x0000_00000000ff04037c
2023-04-25 08:59:35.501592 INFO  BF_MC Write LAG node at addr 0x4037 with id 255 and next node 0x4038 0x00ff_04038c00ff04037c
2023-04-25 08:59:35.501620 INFO  BF_MC Write LAG node at addr 0x4038 with id 255 and next node 0x4039 0x0000_00000000ff04039c
2023-04-25 08:59:35.501630 INFO  BF_MC Write LAG node at addr 0x4039 with id 255 and next node 0x403a 0x00ff_0403ac00ff04039c
2023-04-25 08:59:35.501639 INFO  BF_MC Write LAG node at addr 0x403a with id 255 and next node 0x403b 0x0000_00000000ff0403bc
2023-04-25 08:59:35.501649 INFO  BF_MC Write LAG node at addr 0x403b with id 255 and next node 0x403c 0x00ff_0403cc00ff0403bc
2023-04-25 08:59:35.501658 INFO  BF_MC Write LAG node at addr 0x403c with id 255 and next node 0x403d 0x0000_00000000ff0403dc
2023-04-25 08:59:35.501668 INFO  BF_MC Write LAG node at addr 0x403d with id 255 and next node 0x403e 0x00ff_0403ec00ff0403dc
2023-04-25 08:59:35.501678 INFO  BF_MC Write LAG node at addr 0x403e with id 255 and next node 0x403f 0x0000_00000000ff0403fc
2023-04-25 08:59:35.501700 INFO  BF_MC Write LAG node at addr 0x403f with id 255 and next node 0x4040 0x00ff_04040c00ff0403fc
2023-04-25 08:59:35.501710 INFO  BF_MC Write LAG node at addr 0x4040 with id 255 and next node 0x4041 0x0000_00000000ff04041c
2023-04-25 08:59:35.501720 INFO  BF_MC Write LAG node at addr 0x4041 with id 255 and next node 0x4042 0x00ff_04042c00ff04041c
2023-04-25 08:59:35.501730 INFO  BF_MC Write LAG node at addr 0x4042 with id 255 and next node 0x4043 0x0000_00000000ff04043c
2023-04-25 08:59:35.501740 INFO  BF_MC Write LAG node at addr 0x4043 with id 255 and next node 0x4044 0x00ff_04044c00ff04043c
2023-04-25 08:59:35.501750 INFO  BF_MC Write LAG node at addr 0x4044 with id 255 and next node 0x4045 0x0000_00000000ff04045c
2023-04-25 08:59:35.501760 INFO  BF_MC Write LAG node at addr 0x4045 with id 255 and next node 0x4046 0x00ff_04046c00ff04045c
2023-04-25 08:59:35.501770 INFO  BF_MC Write LAG node at addr 0x4046 with id 255 and next node 0x4047 0x0000_00000000ff04047c
2023-04-25 08:59:35.501780 INFO  BF_MC Write LAG node at addr 0x4047 with id 255 and next node 0x4048 0x00ff_04048c00ff04047c
2023-04-25 08:59:35.501790 INFO  BF_MC Write LAG node at addr 0x4048 with id 255 and next node 0x4049 0x0000_00000000ff04049c
2023-04-25 08:59:35.501800 INFO  BF_MC Write LAG node at addr 0x4049 with id 255 and next node 0x404a 0x00ff_0404ac00ff04049c
2023-04-25 08:59:35.501810 INFO  BF_MC Write LAG node at addr 0x404a with id 255 and next node 0x404b 0x0000_00000000ff0404bc
2023-04-25 08:59:35.501823 INFO  BF_MC Write LAG node at addr 0x404b with id 255 and next node 0x404c 0x00ff_0404cc00ff0404bc
2023-04-25 08:59:35.501833 INFO  BF_MC Write LAG node at addr 0x404c with id 255 and next node 0x404d 0x0000_00000000ff0404dc
2023-04-25 08:59:35.501843 INFO  BF_MC Write LAG node at addr 0x404d with id 255 and next node 0x404e 0x00ff_0404ec00ff0404dc
2023-04-25 08:59:35.501853 INFO  BF_MC Write LAG node at addr 0x404e with id 255 and next node 0x404f 0x0000_00000000ff0404fc
2023-04-25 08:59:35.501863 INFO  BF_MC Write LAG node at addr 0x404f with id 255 and next node 0x4050 0x00ff_04050c00ff0404fc
2023-04-25 08:59:35.501873 INFO  BF_MC Write LAG node at addr 0x4050 with id 255 and next node 0x4051 0x0000_00000000ff04051c
2023-04-25 08:59:35.501883 INFO  BF_MC Write LAG node at addr 0x4051 with id 255 and next node 0x4052 0x00ff_04052c00ff04051c
2023-04-25 08:59:35.501893 INFO  BF_MC Write LAG node at addr 0x4052 with id 255 and next node 0x4053 0x0000_00000000ff04053c
2023-04-25 08:59:35.501903 INFO  BF_MC Write LAG node at addr 0x4053 with id 255 and next node 0x4054 0x00ff_04054c00ff04053c
2023-04-25 08:59:35.501913 INFO  BF_MC Write LAG node at addr 0x4054 with id 255 and next node 0x4055 0x0000_00000000ff04055c
2023-04-25 08:59:35.501923 INFO  BF_MC Write LAG node at addr 0x4055 with id 255 and next node 0x4056 0x00ff_04056c00ff04055c
2023-04-25 08:59:35.501933 INFO  BF_MC Write LAG node at addr 0x4056 with id 255 and next node 0x4057 0x0000_00000000ff04057c
2023-04-25 08:59:35.501947 INFO  BF_MC Write LAG node at addr 0x4057 with id 255 and next node 0x4058 0x00ff_04058c00ff04057c
2023-04-25 08:59:35.501957 INFO  BF_MC Write LAG node at addr 0x4058 with id 255 and next node 0x4059 0x0000_00000000ff04059c
2023-04-25 08:59:35.501967 INFO  BF_MC Write LAG node at addr 0x4059 with id 255 and next node 0x405a 0x00ff_0405ac00ff04059c
2023-04-25 08:59:35.501977 INFO  BF_MC Write LAG node at addr 0x405a with id 255 and next node 0x405b 0x0000_00000000ff0405bc
2023-04-25 08:59:35.502000 INFO  BF_MC Write LAG node at addr 0x405b with id 255 and next node 0x405c 0x00ff_0405cc00ff0405bc
2023-04-25 08:59:35.502010 INFO  BF_MC Write LAG node at addr 0x405c with id 255 and next node 0x405d 0x0000_00000000ff0405dc
2023-04-25 08:59:35.502019 INFO  BF_MC Write LAG node at addr 0x405d with id 255 and next node 0x405e 0x00ff_0405ec00ff0405dc
2023-04-25 08:59:35.502029 INFO  BF_MC Write LAG node at addr 0x405e with id 255 and next node 0x405f 0x0000_00000000ff0405fc
2023-04-25 08:59:35.502038 INFO  BF_MC Write LAG node at addr 0x405f with id 255 and next node 0x4060 0x00ff_04060c00ff0405fc
2023-04-25 08:59:35.502048 INFO  BF_MC Write LAG node at addr 0x4060 with id 255 and next node 0x4061 0x0000_00000000ff04061c
2023-04-25 08:59:35.502057 INFO  BF_MC Write LAG node at addr 0x4061 with id 255 and next node 0x4062 0x00ff_04062c00ff04061c
2023-04-25 08:59:35.502079 INFO  BF_MC Write LAG node at addr 0x4062 with id 255 and next node 0x4063 0x0000_00000000ff04063c
2023-04-25 08:59:35.502089 INFO  BF_MC Write LAG node at addr 0x4063 with id 255 and next node 0x4064 0x00ff_04064c00ff04063c
2023-04-25 08:59:35.502099 INFO  BF_MC Write LAG node at addr 0x4064 with id 255 and next node 0x4065 0x0000_00000000ff04065c
2023-04-25 08:59:35.502109 INFO  BF_MC Write LAG node at addr 0x4065 with id 255 and next node 0x4066 0x00ff_04066c00ff04065c
2023-04-25 08:59:35.502119 INFO  BF_MC Write LAG node at addr 0x4066 with id 255 and next node 0x4067 0x0000_00000000ff04067c
2023-04-25 08:59:35.502129 INFO  BF_MC Write LAG node at addr 0x4067 with id 255 and next node 0x4068 0x00ff_04068c00ff04067c
2023-04-25 08:59:35.502139 INFO  BF_MC Write LAG node at addr 0x4068 with id 255 and next node 0x4069 0x0000_00000000ff04069c
2023-04-25 08:59:35.502149 INFO  BF_MC Write LAG node at addr 0x4069 with id 255 and next node 0x406a 0x00ff_0406ac00ff04069c
2023-04-25 08:59:35.502159 INFO  BF_MC Write LAG node at addr 0x406a with id 255 and next node 0x406b 0x0000_00000000ff0406bc
2023-04-25 08:59:35.502171 INFO  BF_MC Write LAG node at addr 0x406b with id 255 and next node 0x406c 0x00ff_0406cc00ff0406bc
2023-04-25 08:59:35.502182 INFO  BF_MC Write LAG node at addr 0x406c with id 255 and next node 0x406d 0x0000_00000000ff0406dc
2023-04-25 08:59:35.502192 INFO  BF_MC Write LAG node at addr 0x406d with id 255 and next node 0x406e 0x00ff_0406ec00ff0406dc
2023-04-25 08:59:35.502201 INFO  BF_MC Write LAG node at addr 0x406e with id 255 and next node 0x406f 0x0000_00000000ff0406fc
2023-04-25 08:59:35.502211 INFO  BF_MC Write LAG node at addr 0x406f with id 255 and next node 0x4070 0x00ff_04070c00ff0406fc
2023-04-25 08:59:35.502221 INFO  BF_MC Write LAG node at addr 0x4070 with id 255 and next node 0x4071 0x0000_00000000ff04071c
2023-04-25 08:59:35.502231 INFO  BF_MC Write LAG node at addr 0x4071 with id 255 and next node 0x4072 0x00ff_04072c00ff04071c
2023-04-25 08:59:35.502241 INFO  BF_MC Write LAG node at addr 0x4072 with id 255 and next node 0x4073 0x0000_00000000ff04073c
2023-04-25 08:59:35.502251 INFO  BF_MC Write LAG node at addr 0x4073 with id 255 and next node 0x4074 0x00ff_04074c00ff04073c
2023-04-25 08:59:35.502261 INFO  BF_MC Write LAG node at addr 0x4074 with id 255 and next node 0x4075 0x0000_00000000ff04075c
2023-04-25 08:59:35.502271 INFO  BF_MC Write LAG node at addr 0x4075 with id 255 and next node 0x4076 0x00ff_04076c00ff04075c
2023-04-25 08:59:35.502281 INFO  BF_MC Write LAG node at addr 0x4076 with id 255 and next node 0x4077 0x0000_00000000ff04077c
2023-04-25 08:59:35.502295 INFO  BF_MC Write LAG node at addr 0x4077 with id 255 and next node 0x4078 0x00ff_04078c00ff04077c
2023-04-25 08:59:35.502305 INFO  BF_MC Write LAG node at addr 0x4078 with id 255 and next node 0x4079 0x0000_00000000ff04079c
2023-04-25 08:59:35.502315 INFO  BF_MC Write LAG node at addr 0x4079 with id 255 and next node 0x407a 0x00ff_0407ac00ff04079c
2023-04-25 08:59:35.502325 INFO  BF_MC Write LAG node at addr 0x407a with id 255 and next node 0x407b 0x0000_00000000ff0407bc
2023-04-25 08:59:35.502334 INFO  BF_MC Write LAG node at addr 0x407b with id 255 and next node 0x407c 0x00ff_0407cc00ff0407bc
2023-04-25 08:59:35.502344 INFO  BF_MC Write LAG node at addr 0x407c with id 255 and next node 0x407d 0x0000_00000000ff0407dc
2023-04-25 08:59:35.502355 INFO  BF_MC Write LAG node at addr 0x407d with id 255 and next node 0x407e 0x00ff_0407ec00ff0407dc
2023-04-25 08:59:35.502365 INFO  BF_MC Write LAG node at addr 0x407e with id 255 and next node 0x407f 0x0000_00000000ff0407fc
2023-04-25 08:59:35.502374 INFO  BF_MC Write LAG node at addr 0x407f with id 255 and next node 0x4080 0x00ff_04080c00ff0407fc
2023-04-25 08:59:35.502384 INFO  BF_MC Write LAG node at addr 0x4080 with id 255 and next node 0x4081 0x0000_00000000ff04081c
2023-04-25 08:59:35.502394 INFO  BF_MC Write LAG node at addr 0x4081 with id 255 and next node 0x4082 0x00ff_04082c00ff04081c
2023-04-25 08:59:35.502404 INFO  BF_MC Write LAG node at addr 0x4082 with id 255 and next node 0x4083 0x0000_00000000ff04083c
2023-04-25 08:59:35.502414 INFO  BF_MC Write LAG node at addr 0x4083 with id 255 and next node 0x4084 0x00ff_04084c00ff04083c
2023-04-25 08:59:35.502424 INFO  BF_MC Write LAG node at addr 0x4084 with id 255 and next node 0x4085 0x0000_00000000ff04085c
2023-04-25 08:59:35.502434 INFO  BF_MC Write LAG node at addr 0x4085 with id 255 and next node 0x4086 0x00ff_04086c00ff04085c
2023-04-25 08:59:35.502444 INFO  BF_MC Write LAG node at addr 0x4086 with id 255 and next node 0x4087 0x0000_00000000ff04087c
2023-04-25 08:59:35.502454 INFO  BF_MC Write LAG node at addr 0x4087 with id 255 and next node 0x4088 0x00ff_04088c00ff04087c
2023-04-25 08:59:35.502464 INFO  BF_MC Write LAG node at addr 0x4088 with id 255 and next node 0x4089 0x0000_00000000ff04089c
2023-04-25 08:59:35.502474 INFO  BF_MC Write LAG node at addr 0x4089 with id 255 and next node 0x408a 0x00ff_0408ac00ff04089c
2023-04-25 08:59:35.502484 INFO  BF_MC Write LAG node at addr 0x408a with id 255 and next node 0x408b 0x0000_00000000ff0408bc
2023-04-25 08:59:35.502497 INFO  BF_MC Write LAG node at addr 0x408b with id 255 and next node 0x408c 0x00ff_0408cc00ff0408bc
2023-04-25 08:59:35.502507 INFO  BF_MC Write LAG node at addr 0x408c with id 255 and next node 0x408d 0x0000_00000000ff0408dc
2023-04-25 08:59:35.502517 INFO  BF_MC Write LAG node at addr 0x408d with id 255 and next node 0x408e 0x00ff_0408ec00ff0408dc
2023-04-25 08:59:35.502526 INFO  BF_MC Write LAG node at addr 0x408e with id 255 and next node 0x408f 0x0000_00000000ff0408fc
2023-04-25 08:59:35.502536 INFO  BF_MC Write LAG node at addr 0x408f with id 255 and next node 0x4090 0x00ff_04090c00ff0408fc
2023-04-25 08:59:35.502546 INFO  BF_MC Write LAG node at addr 0x4090 with id 255 and next node 0x4091 0x0000_00000000ff04091c
2023-04-25 08:59:35.502556 INFO  BF_MC Write LAG node at addr 0x4091 with id 255 and next node 0x4092 0x00ff_04092c00ff04091c
2023-04-25 08:59:35.502566 INFO  BF_MC Write LAG node at addr 0x4092 with id 255 and next node 0x4093 0x0000_00000000ff04093c
2023-04-25 08:59:35.502576 INFO  BF_MC Write LAG node at addr 0x4093 with id 255 and next node 0x4094 0x00ff_04094c00ff04093c
2023-04-25 08:59:35.502586 INFO  BF_MC Write LAG node at addr 0x4094 with id 255 and next node 0x4095 0x0000_00000000ff04095c
2023-04-25 08:59:35.502596 INFO  BF_MC Write LAG node at addr 0x4095 with id 255 and next node 0x4096 0x00ff_04096c00ff04095c
2023-04-25 08:59:35.502606 INFO  BF_MC Write LAG node at addr 0x4096 with id 255 and next node 0x4097 0x0000_00000000ff04097c
2023-04-25 08:59:35.502616 INFO  BF_MC Write LAG node at addr 0x4097 with id 255 and next node 0x4098 0x00ff_04098c00ff04097c
2023-04-25 08:59:35.502630 INFO  BF_MC Write LAG node at addr 0x4098 with id 255 and next node 0x4099 0x0000_00000000ff04099c
2023-04-25 08:59:35.502641 INFO  BF_MC Write LAG node at addr 0x4099 with id 255 and next node 0x409a 0x00ff_0409ac00ff04099c
2023-04-25 08:59:35.502651 INFO  BF_MC Write LAG node at addr 0x409a with id 255 and next node 0x409b 0x0000_00000000ff0409bc
2023-04-25 08:59:35.502661 INFO  BF_MC Write LAG node at addr 0x409b with id 255 and next node 0x409c 0x00ff_0409cc00ff0409bc
2023-04-25 08:59:35.502671 INFO  BF_MC Write LAG node at addr 0x409c with id 255 and next node 0x409d 0x0000_00000000ff0409dc
2023-04-25 08:59:35.502681 INFO  BF_MC Write LAG node at addr 0x409d with id 255 and next node 0x409e 0x00ff_0409ec00ff0409dc
2023-04-25 08:59:35.502691 INFO  BF_MC Write LAG node at addr 0x409e with id 255 and next node 0x409f 0x0000_00000000ff0409fc
2023-04-25 08:59:35.502701 INFO  BF_MC Write LAG node at addr 0x409f with id 255 and next node 0x40a0 0x00ff_040a0c00ff0409fc
2023-04-25 08:59:35.502712 INFO  BF_MC Write LAG node at addr 0x40a0 with id 255 and next node 0x40a1 0x0000_00000000ff040a1c
2023-04-25 08:59:35.502721 INFO  BF_MC Write LAG node at addr 0x40a1 with id 255 and next node 0x40a2 0x00ff_040a2c00ff040a1c
2023-04-25 08:59:35.502743 INFO  BF_MC Write LAG node at addr 0x40a2 with id 255 and next node 0x40a3 0x0000_00000000ff040a3c
2023-04-25 08:59:35.502754 INFO  BF_MC Write LAG node at addr 0x40a3 with id 255 and next node 0x40a4 0x00ff_040a4c00ff040a3c
2023-04-25 08:59:35.502763 INFO  BF_MC Write LAG node at addr 0x40a4 with id 255 and next node 0x40a5 0x0000_00000000ff040a5c
2023-04-25 08:59:35.502773 INFO  BF_MC Write LAG node at addr 0x40a5 with id 255 and next node 0x40a6 0x00ff_040a6c00ff040a5c
2023-04-25 08:59:35.502783 INFO  BF_MC Write LAG node at addr 0x40a6 with id 255 and next node 0x40a7 0x0000_00000000ff040a7c
2023-04-25 08:59:35.502792 INFO  BF_MC Write LAG node at addr 0x40a7 with id 255 and next node 0x40a8 0x00ff_040a8c00ff040a7c
2023-04-25 08:59:35.502802 INFO  BF_MC Write LAG node at addr 0x40a8 with id 255 and next node 0x40a9 0x0000_00000000ff040a9c
2023-04-25 08:59:35.502824 INFO  BF_MC Write LAG node at addr 0x40a9 with id 255 and next node 0x40aa 0x00ff_040aac00ff040a9c
2023-04-25 08:59:35.502837 INFO  BF_MC Write LAG node at addr 0x40aa with id 255 and next node 0x40ab 0x0000_00000000ff040abc
2023-04-25 08:59:35.502850 INFO  BF_MC Write LAG node at addr 0x40ab with id 255 and next node 0x40ac 0x00ff_040acc00ff040abc
2023-04-25 08:59:35.502860 INFO  BF_MC Write LAG node at addr 0x40ac with id 255 and next node 0x40ad 0x0000_00000000ff040adc
2023-04-25 08:59:35.502870 INFO  BF_MC Write LAG node at addr 0x40ad with id 255 and next node 0x40ae 0x00ff_040aec00ff040adc
2023-04-25 08:59:35.502880 INFO  BF_MC Write LAG node at addr 0x40ae with id 255 and next node 0x40af 0x0000_00000000ff040afc
2023-04-25 08:59:35.502890 INFO  BF_MC Write LAG node at addr 0x40af with id 255 and next node 0x40b0 0x00ff_040b0c00ff040afc
2023-04-25 08:59:35.502900 INFO  BF_MC Write LAG node at addr 0x40b0 with id 255 and next node 0x40b1 0x0000_00000000ff040b1c
2023-04-25 08:59:35.502910 INFO  BF_MC Write LAG node at addr 0x40b1 with id 255 and next node 0x40b2 0x00ff_040b2c00ff040b1c
2023-04-25 08:59:35.502920 INFO  BF_MC Write LAG node at addr 0x40b2 with id 255 and next node 0x40b3 0x0000_00000000ff040b3c
2023-04-25 08:59:35.502930 INFO  BF_MC Write LAG node at addr 0x40b3 with id 255 and next node 0x40b4 0x00ff_040b4c00ff040b3c
2023-04-25 08:59:35.502940 INFO  BF_MC Write LAG node at addr 0x40b4 with id 255 and next node 0x40b5 0x0000_00000000ff040b5c
2023-04-25 08:59:35.502950 INFO  BF_MC Write LAG node at addr 0x40b5 with id 255 and next node 0x40b6 0x00ff_040b6c00ff040b5c
2023-04-25 08:59:35.502960 INFO  BF_MC Write LAG node at addr 0x40b6 with id 255 and next node 0x40b7 0x0000_00000000ff040b7c
2023-04-25 08:59:35.502970 INFO  BF_MC Write LAG node at addr 0x40b7 with id 255 and next node 0x40b8 0x00ff_040b8c00ff040b7c
2023-04-25 08:59:35.502984 INFO  BF_MC Write LAG node at addr 0x40b8 with id 255 and next node 0x40b9 0x0000_00000000ff040b9c
2023-04-25 08:59:35.502995 INFO  BF_MC Write LAG node at addr 0x40b9 with id 255 and next node 0x40ba 0x00ff_040bac00ff040b9c
2023-04-25 08:59:35.503005 INFO  BF_MC Write LAG node at addr 0x40ba with id 255 and next node 0x40bb 0x0000_00000000ff040bbc
2023-04-25 08:59:35.503015 INFO  BF_MC Write LAG node at addr 0x40bb with id 255 and next node 0x40bc 0x00ff_040bcc00ff040bbc
2023-04-25 08:59:35.503025 INFO  BF_MC Write LAG node at addr 0x40bc with id 255 and next node 0x40bd 0x0000_00000000ff040bdc
2023-04-25 08:59:35.503035 INFO  BF_MC Write LAG node at addr 0x40bd with id 255 and next node 0x40be 0x00ff_040bec00ff040bdc
2023-04-25 08:59:35.503046 INFO  BF_MC Write LAG node at addr 0x40be with id 255 and next node 0x40bf 0x0000_00000000ff040bfc
2023-04-25 08:59:35.503056 INFO  BF_MC Write LAG node at addr 0x40bf with id 255 and next node 0x40c0 0x00ff_040c0c00ff040bfc
2023-04-25 08:59:35.503066 INFO  BF_MC Write LAG node at addr 0x40c0 with id 255 and next node 0x40c1 0x0000_00000000ff040c1c
2023-04-25 08:59:35.503076 INFO  BF_MC Write LAG node at addr 0x40c1 with id 255 and next node 0x40c2 0x00ff_040c2c00ff040c1c
2023-04-25 08:59:35.503085 INFO  BF_MC Write LAG node at addr 0x40c2 with id 255 and next node 0x40c3 0x0000_00000000ff040c3c
2023-04-25 08:59:35.503095 INFO  BF_MC Write LAG node at addr 0x40c3 with id 255 and next node 0x40c4 0x00ff_040c4c00ff040c3c
2023-04-25 08:59:35.503106 INFO  BF_MC Write LAG node at addr 0x40c4 with id 255 and next node 0x40c5 0x0000_00000000ff040c5c
2023-04-25 08:59:35.503115 INFO  BF_MC Write LAG node at addr 0x40c5 with id 255 and next node 0x40c6 0x00ff_040c6c00ff040c5c
2023-04-25 08:59:35.503138 INFO  BF_MC Write LAG node at addr 0x40c6 with id 255 and next node 0x40c7 0x0000_00000000ff040c7c
2023-04-25 08:59:35.503147 INFO  BF_MC Write LAG node at addr 0x40c7 with id 255 and next node 0x40c8 0x00ff_040c8c00ff040c7c
2023-04-25 08:59:35.503157 INFO  BF_MC Write LAG node at addr 0x40c8 with id 255 and next node 0x40c9 0x0000_00000000ff040c9c
2023-04-25 08:59:35.503166 INFO  BF_MC Write LAG node at addr 0x40c9 with id 255 and next node 0x40ca 0x00ff_040cac00ff040c9c
2023-04-25 08:59:35.503176 INFO  BF_MC Write LAG node at addr 0x40ca with id 255 and next node 0x40cb 0x0000_00000000ff040cbc
2023-04-25 08:59:35.503188 INFO  BF_MC Write LAG node at addr 0x40cb with id 255 and next node 0x40cc 0x00ff_040ccc00ff040cbc
2023-04-25 08:59:35.503210 INFO  BF_MC Write LAG node at addr 0x40cc with id 255 and next node 0x40cd 0x0000_00000000ff040cdc
2023-04-25 08:59:35.503220 INFO  BF_MC Write LAG node at addr 0x40cd with id 255 and next node 0x40ce 0x00ff_040cec00ff040cdc
2023-04-25 08:59:35.503230 INFO  BF_MC Write LAG node at addr 0x40ce with id 255 and next node 0x40cf 0x0000_00000000ff040cfc
2023-04-25 08:59:35.503241 INFO  BF_MC Write LAG node at addr 0x40cf with id 255 and next node 0x40d0 0x00ff_040d0c00ff040cfc
2023-04-25 08:59:35.503251 INFO  BF_MC Write LAG node at addr 0x40d0 with id 255 and next node 0x40d1 0x0000_00000000ff040d1c
2023-04-25 08:59:35.503261 INFO  BF_MC Write LAG node at addr 0x40d1 with id 255 and next node 0x40d2 0x00ff_040d2c00ff040d1c
2023-04-25 08:59:35.503271 INFO  BF_MC Write LAG node at addr 0x40d2 with id 255 and next node 0x40d3 0x0000_00000000ff040d3c
2023-04-25 08:59:35.503281 INFO  BF_MC Write LAG node at addr 0x40d3 with id 255 and next node 0x40d4 0x00ff_040d4c00ff040d3c
2023-04-25 08:59:35.503291 INFO  BF_MC Write LAG node at addr 0x40d4 with id 255 and next node 0x40d5 0x0000_00000000ff040d5c
2023-04-25 08:59:35.503301 INFO  BF_MC Write LAG node at addr 0x40d5 with id 255 and next node 0x40d6 0x00ff_040d6c00ff040d5c
2023-04-25 08:59:35.503310 INFO  BF_MC Write LAG node at addr 0x40d6 with id 255 and next node 0x40d7 0x0000_00000000ff040d7c
2023-04-25 08:59:35.503320 INFO  BF_MC Write LAG node at addr 0x40d7 with id 255 and next node 0x40d8 0x00ff_040d8c00ff040d7c
2023-04-25 08:59:35.503330 INFO  BF_MC Write LAG node at addr 0x40d8 with id 255 and next node 0x40d9 0x0000_00000000ff040d9c
2023-04-25 08:59:35.503349 INFO  BF_MC Write LAG node at addr 0x40d9 with id 255 and next node 0x40da 0x00ff_040dac00ff040d9c
2023-04-25 08:59:35.503360 INFO  BF_MC Write LAG node at addr 0x40da with id 255 and next node 0x40db 0x0000_00000000ff040dbc
2023-04-25 08:59:35.503370 INFO  BF_MC Write LAG node at addr 0x40db with id 255 and next node 0x40dc 0x00ff_040dcc00ff040dbc
2023-04-25 08:59:35.503380 INFO  BF_MC Write LAG node at addr 0x40dc with id 255 and next node 0x40dd 0x0000_00000000ff040ddc
2023-04-25 08:59:35.503390 INFO  BF_MC Write LAG node at addr 0x40dd with id 255 and next node 0x40de 0x00ff_040dec00ff040ddc
2023-04-25 08:59:35.503400 INFO  BF_MC Write LAG node at addr 0x40de with id 255 and next node 0x40df 0x0000_00000000ff040dfc
2023-04-25 08:59:35.503410 INFO  BF_MC Write LAG node at addr 0x40df with id 255 and next node 0x40e0 0x00ff_040e0c00ff040dfc
2023-04-25 08:59:35.503420 INFO  BF_MC Write LAG node at addr 0x40e0 with id 255 and next node 0x40e1 0x0000_00000000ff040e1c
2023-04-25 08:59:35.503430 INFO  BF_MC Write LAG node at addr 0x40e1 with id 255 and next node 0x40e2 0x00ff_040e2c00ff040e1c
2023-04-25 08:59:35.503440 INFO  BF_MC Write LAG node at addr 0x40e2 with id 255 and next node 0x40e3 0x0000_00000000ff040e3c
2023-04-25 08:59:35.503450 INFO  BF_MC Write LAG node at addr 0x40e3 with id 255 and next node 0x40e4 0x00ff_040e4c00ff040e3c
2023-04-25 08:59:35.503460 INFO  BF_MC Write LAG node at addr 0x40e4 with id 255 and next node 0x40e5 0x0000_00000000ff040e5c
2023-04-25 08:59:35.503470 INFO  BF_MC Write LAG node at addr 0x40e5 with id 255 and next node 0x40e6 0x00ff_040e6c00ff040e5c
2023-04-25 08:59:35.503480 INFO  BF_MC Write LAG node at addr 0x40e6 with id 255 and next node 0x40e7 0x0000_00000000ff040e7c
2023-04-25 08:59:35.503490 INFO  BF_MC Write LAG node at addr 0x40e7 with id 255 and next node 0x40e8 0x00ff_040e8c00ff040e7c
2023-04-25 08:59:35.503500 INFO  BF_MC Write LAG node at addr 0x40e8 with id 255 and next node 0x40e9 0x0000_00000000ff040e9c
2023-04-25 08:59:35.503510 INFO  BF_MC Write LAG node at addr 0x40e9 with id 255 and next node 0x40ea 0x00ff_040eac00ff040e9c
2023-04-25 08:59:35.503520 INFO  BF_MC Write LAG node at addr 0x40ea with id 255 and next node 0x40eb 0x0000_00000000ff040ebc
2023-04-25 08:59:35.503533 INFO  BF_MC Write LAG node at addr 0x40eb with id 255 and next node 0x40ec 0x00ff_040ecc00ff040ebc
2023-04-25 08:59:35.503543 INFO  BF_MC Write LAG node at addr 0x40ec with id 255 and next node 0x40ed 0x0000_00000000ff040edc
2023-04-25 08:59:35.503553 INFO  BF_MC Write LAG node at addr 0x40ed with id 255 and next node 0x40ee 0x00ff_040eec00ff040edc
2023-04-25 08:59:35.503563 INFO  BF_MC Write LAG node at addr 0x40ee with id 255 and next node 0x40ef 0x0000_00000000ff040efc
2023-04-25 08:59:35.503573 INFO  BF_MC Write LAG node at addr 0x40ef with id 255 and next node 0x40f0 0x00ff_040f0c00ff040efc
2023-04-25 08:59:35.503583 INFO  BF_MC Write LAG node at addr 0x40f0 with id 255 and next node 0x40f1 0x0000_00000000ff040f1c
2023-04-25 08:59:35.503593 INFO  BF_MC Write LAG node at addr 0x40f1 with id 255 and next node 0x40f2 0x00ff_040f2c00ff040f1c
2023-04-25 08:59:35.503603 INFO  BF_MC Write LAG node at addr 0x40f2 with id 255 and next node 0x40f3 0x0000_00000000ff040f3c
2023-04-25 08:59:35.503613 INFO  BF_MC Write LAG node at addr 0x40f3 with id 255 and next node 0x40f4 0x00ff_040f4c00ff040f3c
2023-04-25 08:59:35.503623 INFO  BF_MC Write LAG node at addr 0x40f4 with id 255 and next node 0x40f5 0x0000_00000000ff040f5c
2023-04-25 08:59:35.503633 INFO  BF_MC Write LAG node at addr 0x40f5 with id 255 and next node 0x40f6 0x00ff_040f6c00ff040f5c
2023-04-25 08:59:35.503643 INFO  BF_MC Write LAG node at addr 0x40f6 with id 255 and next node 0x40f7 0x0000_00000000ff040f7c
2023-04-25 08:59:35.503653 INFO  BF_MC Write LAG node at addr 0x40f7 with id 255 and next node 0x40f8 0x00ff_040f8c00ff040f7c
2023-04-25 08:59:35.503663 INFO  BF_MC Write LAG node at addr 0x40f8 with id 255 and next node 0x40f9 0x0000_00000000ff040f9c
2023-04-25 08:59:35.503677 INFO  BF_MC Write LAG node at addr 0x40f9 with id 255 and next node 0x40fa 0x00ff_040fac00ff040f9c
2023-04-25 08:59:35.503687 INFO  BF_MC Write LAG node at addr 0x40fa with id 255 and next node 0x40fb 0x0000_00000000ff040fbc
2023-04-25 08:59:35.503697 INFO  BF_MC Write LAG node at addr 0x40fb with id 255 and next node 0x40fc 0x00ff_040fcc00ff040fbc
2023-04-25 08:59:35.503707 INFO  BF_MC Write LAG node at addr 0x40fc with id 255 and next node 0x40fd 0x0000_00000000ff040fdc
2023-04-25 08:59:35.503717 INFO  BF_MC Write LAG node at addr 0x40fd with id 255 and next node 0x40fe 0x00ff_040fec00ff040fdc
2023-04-25 08:59:35.503727 INFO  BF_MC Write LAG node at addr 0x40fe with id 255 and next node 0x40ff 0x0000_00000000ff040ffc
2023-04-25 08:59:35.503737 INFO  BF_MC Write LAG node at addr 0x40ff with id 255 and next node 0x4100 0x00ff_04100c00ff040ffc
2023-04-25 08:59:35.503747 INFO  BF_MC Write LAG node at addr 0x4100 with id 255 and next node 0x4101 0x0000_00000000ff04101c
2023-04-25 08:59:35.503757 INFO  BF_MC Write LAG node at addr 0x4101 with id 255 and next node 0x4102 0x00ff_04102c00ff04101c
2023-04-25 08:59:35.503767 INFO  BF_MC Write LAG node at addr 0x4102 with id 255 and next node 0x4103 0x0000_00000000ff04103c
2023-04-25 08:59:35.503777 INFO  BF_MC Write LAG node at addr 0x4103 with id 255 and next node 0 0x00ff_00000c00ff04103c
2023-04-25 08:59:35.503788 INFO  BF_MC Allocated RDM addresses 0x51e0 - 0x51ff
2023-04-25 08:59:35.503798 INFO  BF_MC Write L1End node at addr 0x51e0, rid 0, l2 0x4101
2023-04-25 08:59:35.503808 INFO  BF_MC Write L1End node at addr 0x51e1, rid 0, l2 0x4100
2023-04-25 08:59:35.503818 INFO  BF_MC Write L1End node at addr 0x51e2, rid 0, l2 0x40ff
2023-04-25 08:59:35.503828 INFO  BF_MC Write L1End node at addr 0x51e3, rid 0, l2 0x40fe
2023-04-25 08:59:35.503838 INFO  BF_MC Write L1End node at addr 0x51e4, rid 0, l2 0x40fd
2023-04-25 08:59:35.503847 INFO  BF_MC Write L1End node at addr 0x51e5, rid 0, l2 0x40fc
2023-04-25 08:59:35.503860 INFO  BF_MC Write L1End node at addr 0x51e6, rid 0, l2 0x40fb
2023-04-25 08:59:35.503882 INFO  BF_MC Write L1End node at addr 0x51e7, rid 0, l2 0x40fa
2023-04-25 08:59:35.503894 INFO  BF_MC Write L1End node at addr 0x51e8, rid 0, l2 0x40f8
2023-04-25 08:59:35.503904 INFO  BF_MC Write L1End node at addr 0x51e9, rid 0, l2 0x40f6
2023-04-25 08:59:35.503913 INFO  BF_MC Write L1End node at addr 0x51ea, rid 0, l2 0x40f4
2023-04-25 08:59:35.503922 INFO  BF_MC Write L1End node at addr 0x51eb, rid 0, l2 0x40f2
2023-04-25 08:59:35.503932 INFO  BF_MC Write L1End node at addr 0x51ec, rid 0, l2 0x40f0
2023-04-25 08:59:35.503942 INFO  BF_MC Write L1End node at addr 0x51ed, rid 0, l2 0x40ee
2023-04-25 08:59:35.503964 INFO  BF_MC Write L1End node at addr 0x51ee, rid 0, l2 0x40ec
2023-04-25 08:59:35.503973 INFO  BF_MC Write L1End node at addr 0x51ef, rid 0, l2 0x40ea
2023-04-25 08:59:35.503983 INFO  BF_MC Write L1End node at addr 0x51f0, rid 0, l2 0x40e8
2023-04-25 08:59:35.503993 INFO  BF_MC Write L1End node at addr 0x51f1, rid 0, l2 0x40e6
2023-04-25 08:59:35.504002 INFO  BF_MC Write L1End node at addr 0x51f2, rid 0, l2 0x40e4
2023-04-25 08:59:35.504012 INFO  BF_MC Write L1End node at addr 0x51f3, rid 0, l2 0x40e0
2023-04-25 08:59:35.504022 INFO  BF_MC Write L1End node at addr 0x51f4, rid 0, l2 0x40dc
2023-04-25 08:59:35.504031 INFO  BF_MC Write L1End node at addr 0x51f5, rid 0, l2 0x40d8
2023-04-25 08:59:35.504041 INFO  BF_MC Write L1End node at addr 0x51f6, rid 0, l2 0x40d4
2023-04-25 08:59:35.504051 INFO  BF_MC Write L1End node at addr 0x51f7, rid 0, l2 0x40cc
2023-04-25 08:59:35.504060 INFO  BF_MC Write L1End node at addr 0x51f8, rid 0, l2 0x40c4
2023-04-25 08:59:35.504070 INFO  BF_MC Write L1End node at addr 0x51f9, rid 0, l2 0x40bc
2023-04-25 08:59:35.504079 INFO  BF_MC Write L1End node at addr 0x51fa, rid 0, l2 0x40a0
2023-04-25 08:59:35.504089 INFO  BF_MC Write L1End node at addr 0x51fb, rid 0, l2 0x4087
2023-04-25 08:59:35.504099 INFO  BF_MC Write L1End node at addr 0x51fc, rid 0, l2 0x406e
2023-04-25 08:59:35.504108 INFO  BF_MC Write L1End node at addr 0x51fd, rid 0, l2 0x4055
2023-04-25 08:59:35.504122 INFO  BF_MC Write L1End node at addr 0x51fe, rid 0, l2 0x403c
2023-04-25 08:59:35.504132 INFO  BF_MC Write L1End node at addr 0x51ff, rid 0, l2 0x4000
2023-04-25 08:59:35.504143 INFO  BF_MC Allocated RDM addresses 0x6000 - 0x6103
2023-04-25 08:59:35.504153 INFO  BF_MC Write LAG node at addr 0x6000 with id 255 and next node 0x6001 0x0000_00000000ff06001c
2023-04-25 08:59:35.504163 INFO  BF_MC Write LAG node at addr 0x6001 with id 255 and next node 0x6002 0x00ff_06002c00ff06001c
2023-04-25 08:59:35.504173 INFO  BF_MC Write LAG node at addr 0x6002 with id 255 and next node 0x6003 0x0000_00000000ff06003c
2023-04-25 08:59:35.504183 INFO  BF_MC Write LAG node at addr 0x6003 with id 255 and next node 0x6004 0x00ff_06004c00ff06003c
2023-04-25 08:59:35.504193 INFO  BF_MC Write LAG node at addr 0x6004 with id 255 and next node 0x6005 0x0000_00000000ff06005c
2023-04-25 08:59:35.504206 INFO  BF_MC Write LAG node at addr 0x6005 with id 255 and next node 0x6006 0x00ff_06006c00ff06005c
2023-04-25 08:59:35.504216 INFO  BF_MC Write LAG node at addr 0x6006 with id 255 and next node 0x6007 0x0000_00000000ff06007c
2023-04-25 08:59:35.504226 INFO  BF_MC Write LAG node at addr 0x6007 with id 255 and next node 0x6008 0x00ff_06008c00ff06007c
2023-04-25 08:59:35.504237 INFO  BF_MC Write LAG node at addr 0x6008 with id 255 and next node 0x6009 0x0000_00000000ff06009c
2023-04-25 08:59:35.504247 INFO  BF_MC Write LAG node at addr 0x6009 with id 255 and next node 0x600a 0x00ff_0600ac00ff06009c
2023-04-25 08:59:35.504269 INFO  BF_MC Write LAG node at addr 0x600a with id 255 and next node 0x600b 0x0000_00000000ff0600bc
2023-04-25 08:59:35.504279 INFO  BF_MC Write LAG node at addr 0x600b with id 255 and next node 0x600c 0x00ff_0600cc00ff0600bc
2023-04-25 08:59:35.504288 INFO  BF_MC Write LAG node at addr 0x600c with id 255 and next node 0x600d 0x0000_00000000ff0600dc
2023-04-25 08:59:35.504297 INFO  BF_MC Write LAG node at addr 0x600d with id 255 and next node 0x600e 0x00ff_0600ec00ff0600dc
2023-04-25 08:59:35.504307 INFO  BF_MC Write LAG node at addr 0x600e with id 255 and next node 0x600f 0x0000_00000000ff0600fc
2023-04-25 08:59:35.504317 INFO  BF_MC Write LAG node at addr 0x600f with id 255 and next node 0x6010 0x00ff_06010c00ff0600fc
2023-04-25 08:59:35.504326 INFO  BF_MC Write LAG node at addr 0x6010 with id 255 and next node 0x6011 0x0000_00000000ff06011c
2023-04-25 08:59:35.504348 INFO  BF_MC Write LAG node at addr 0x6011 with id 255 and next node 0x6012 0x00ff_06012c00ff06011c
2023-04-25 08:59:35.504358 INFO  BF_MC Write LAG node at addr 0x6012 with id 255 and next node 0x6013 0x0000_00000000ff06013c
2023-04-25 08:59:35.504368 INFO  BF_MC Write LAG node at addr 0x6013 with id 255 and next node 0x6014 0x00ff_06014c00ff06013c
2023-04-25 08:59:35.504378 INFO  BF_MC Write LAG node at addr 0x6014 with id 255 and next node 0x6015 0x0000_00000000ff06015c
2023-04-25 08:59:35.504395 INFO  BF_MC Write LAG node at addr 0x6015 with id 255 and next node 0x6016 0x00ff_06016c00ff06015c
2023-04-25 08:59:35.504407 INFO  BF_MC Write LAG node at addr 0x6016 with id 255 and next node 0x6017 0x0000_00000000ff06017c
2023-04-25 08:59:35.504417 INFO  BF_MC Write LAG node at addr 0x6017 with id 255 and next node 0x6018 0x00ff_06018c00ff06017c
2023-04-25 08:59:35.504427 INFO  BF_MC Write LAG node at addr 0x6018 with id 255 and next node 0x6019 0x0000_00000000ff06019c
2023-04-25 08:59:35.504437 INFO  BF_MC Write LAG node at addr 0x6019 with id 255 and next node 0x601a 0x00ff_0601ac00ff06019c
2023-04-25 08:59:35.504447 INFO  BF_MC Write LAG node at addr 0x601a with id 255 and next node 0x601b 0x0000_00000000ff0601bc
2023-04-25 08:59:35.504457 INFO  BF_MC Write LAG node at addr 0x601b with id 255 and next node 0x601c 0x00ff_0601cc00ff0601bc
2023-04-25 08:59:35.504467 INFO  BF_MC Write LAG node at addr 0x601c with id 255 and next node 0x601d 0x0000_00000000ff0601dc
2023-04-25 08:59:35.504478 INFO  BF_MC Write LAG node at addr 0x601d with id 255 and next node 0x601e 0x00ff_0601ec00ff0601dc
2023-04-25 08:59:35.504497 INFO  BF_MC Write LAG node at addr 0x601e with id 255 and next node 0x601f 0x0000_00000000ff0601fc
2023-04-25 08:59:35.504507 INFO  BF_MC Write LAG node at addr 0x601f with id 255 and next node 0x6020 0x00ff_06020c00ff0601fc
2023-04-25 08:59:35.504517 INFO  BF_MC Write LAG node at addr 0x6020 with id 255 and next node 0x6021 0x0000_00000000ff06021c
2023-04-25 08:59:35.504527 INFO  BF_MC Write LAG node at addr 0x6021 with id 255 and next node 0x6022 0x00ff_06022c00ff06021c
2023-04-25 08:59:35.504537 INFO  BF_MC Write LAG node at addr 0x6022 with id 255 and next node 0x6023 0x0000_00000000ff06023c
2023-04-25 08:59:35.504548 INFO  BF_MC Write LAG node at addr 0x6023 with id 255 and next node 0x6024 0x00ff_06024c00ff06023c
2023-04-25 08:59:35.504557 INFO  BF_MC Write LAG node at addr 0x6024 with id 255 and next node 0x6025 0x0000_00000000ff06025c
2023-04-25 08:59:35.504570 INFO  BF_MC Write LAG node at addr 0x6025 with id 255 and next node 0x6026 0x00ff_06026c00ff06025c
2023-04-25 08:59:35.504580 INFO  BF_MC Write LAG node at addr 0x6026 with id 255 and next node 0x6027 0x0000_00000000ff06027c
2023-04-25 08:59:35.504590 INFO  BF_MC Write LAG node at addr 0x6027 with id 255 and next node 0x6028 0x00ff_06028c00ff06027c
2023-04-25 08:59:35.504600 INFO  BF_MC Write LAG node at addr 0x6028 with id 255 and next node 0x6029 0x0000_00000000ff06029c
2023-04-25 08:59:35.504610 INFO  BF_MC Write LAG node at addr 0x6029 with id 255 and next node 0x602a 0x00ff_0602ac00ff06029c
2023-04-25 08:59:35.504620 INFO  BF_MC Write LAG node at addr 0x602a with id 255 and next node 0x602b 0x0000_00000000ff0602bc
2023-04-25 08:59:35.504630 INFO  BF_MC Write LAG node at addr 0x602b with id 255 and next node 0x602c 0x00ff_0602cc00ff0602bc
2023-04-25 08:59:35.504639 INFO  BF_MC Write LAG node at addr 0x602c with id 255 and next node 0x602d 0x0000_00000000ff0602dc
2023-04-25 08:59:35.504649 INFO  BF_MC Write LAG node at addr 0x602d with id 255 and next node 0x602e 0x00ff_0602ec00ff0602dc
2023-04-25 08:59:35.504660 INFO  BF_MC Write LAG node at addr 0x602e with id 255 and next node 0x602f 0x0000_00000000ff0602fc
2023-04-25 08:59:35.504669 INFO  BF_MC Write LAG node at addr 0x602f with id 255 and next node 0x6030 0x00ff_06030c00ff0602fc
2023-04-25 08:59:35.504680 INFO  BF_MC Write LAG node at addr 0x6030 with id 255 and next node 0x6031 0x0000_00000000ff06031c
2023-04-25 08:59:35.504689 INFO  BF_MC Write LAG node at addr 0x6031 with id 255 and next node 0x6032 0x00ff_06032c00ff06031c
2023-04-25 08:59:35.504699 INFO  BF_MC Write LAG node at addr 0x6032 with id 255 and next node 0x6033 0x0000_00000000ff06033c
2023-04-25 08:59:35.504709 INFO  BF_MC Write LAG node at addr 0x6033 with id 255 and next node 0x6034 0x00ff_06034c00ff06033c
2023-04-25 08:59:35.504719 INFO  BF_MC Write LAG node at addr 0x6034 with id 255 and next node 0x6035 0x0000_00000000ff06035c
2023-04-25 08:59:35.504729 INFO  BF_MC Write LAG node at addr 0x6035 with id 255 and next node 0x6036 0x00ff_06036c00ff06035c
2023-04-25 08:59:35.504739 INFO  BF_MC Write LAG node at addr 0x6036 with id 255 and next node 0x6037 0x0000_00000000ff06037c
2023-04-25 08:59:35.504749 INFO  BF_MC Write LAG node at addr 0x6037 with id 255 and next node 0x6038 0x00ff_06038c00ff06037c
2023-04-25 08:59:35.504759 INFO  BF_MC Write LAG node at addr 0x6038 with id 255 and next node 0x6039 0x0000_00000000ff06039c
2023-04-25 08:59:35.504770 INFO  BF_MC Write LAG node at addr 0x6039 with id 255 and next node 0x603a 0x00ff_0603ac00ff06039c
2023-04-25 08:59:35.504780 INFO  BF_MC Write LAG node at addr 0x603a with id 255 and next node 0x603b 0x0000_00000000ff0603bc
2023-04-25 08:59:35.504790 INFO  BF_MC Write LAG node at addr 0x603b with id 255 and next node 0x603c 0x00ff_0603cc00ff0603bc
2023-04-25 08:59:35.504800 INFO  BF_MC Write LAG node at addr 0x603c with id 255 and next node 0x603d 0x0000_00000000ff0603dc
2023-04-25 08:59:35.504811 INFO  BF_MC Write LAG node at addr 0x603d with id 255 and next node 0x603e 0x00ff_0603ec00ff0603dc
2023-04-25 08:59:35.504820 INFO  BF_MC Write LAG node at addr 0x603e with id 255 and next node 0x603f 0x0000_00000000ff0603fc
2023-04-25 08:59:35.504834 INFO  BF_MC Write LAG node at addr 0x603f with id 255 and next node 0x6040 0x00ff_06040c00ff0603fc
2023-04-25 08:59:35.504845 INFO  BF_MC Write LAG node at addr 0x6040 with id 255 and next node 0x6041 0x0000_00000000ff06041c
2023-04-25 08:59:35.504855 INFO  BF_MC Write LAG node at addr 0x6041 with id 255 and next node 0x6042 0x00ff_06042c00ff06041c
2023-04-25 08:59:35.504865 INFO  BF_MC Write LAG node at addr 0x6042 with id 255 and next node 0x6043 0x0000_00000000ff06043c
2023-04-25 08:59:35.504875 INFO  BF_MC Write LAG node at addr 0x6043 with id 255 and next node 0x6044 0x00ff_06044c00ff06043c
2023-04-25 08:59:35.504885 INFO  BF_MC Write LAG node at addr 0x6044 with id 255 and next node 0x6045 0x0000_00000000ff06045c
2023-04-25 08:59:35.504898 INFO  BF_MC Write LAG node at addr 0x6045 with id 255 and next node 0x6046 0x00ff_06046c00ff06045c
2023-04-25 08:59:35.504908 INFO  BF_MC Write LAG node at addr 0x6046 with id 255 and next node 0x6047 0x0000_00000000ff06047c
2023-04-25 08:59:35.504918 INFO  BF_MC Write LAG node at addr 0x6047 with id 255 and next node 0x6048 0x00ff_06048c00ff06047c
2023-04-25 08:59:35.504928 INFO  BF_MC Write LAG node at addr 0x6048 with id 255 and next node 0x6049 0x0000_00000000ff06049c
2023-04-25 08:59:35.504938 INFO  BF_MC Write LAG node at addr 0x6049 with id 255 and next node 0x604a 0x00ff_0604ac00ff06049c
2023-04-25 08:59:35.504948 INFO  BF_MC Write LAG node at addr 0x604a with id 255 and next node 0x604b 0x0000_00000000ff0604bc
2023-04-25 08:59:35.504958 INFO  BF_MC Write LAG node at addr 0x604b with id 255 and next node 0x604c 0x00ff_0604cc00ff0604bc
2023-04-25 08:59:35.504968 INFO  BF_MC Write LAG node at addr 0x604c with id 255 and next node 0x604d 0x0000_00000000ff0604dc
2023-04-25 08:59:35.504978 INFO  BF_MC Write LAG node at addr 0x604d with id 255 and next node 0x604e 0x00ff_0604ec00ff0604dc
2023-04-25 08:59:35.504988 INFO  BF_MC Write LAG node at addr 0x604e with id 255 and next node 0x604f 0x0000_00000000ff0604fc
2023-04-25 08:59:35.505010 INFO  BF_MC Write LAG node at addr 0x604f with id 255 and next node 0x6050 0x00ff_06050c00ff0604fc
2023-04-25 08:59:35.505023 INFO  BF_MC Write LAG node at addr 0x6050 with id 255 and next node 0x6051 0x0000_00000000ff06051c
2023-04-25 08:59:35.505033 INFO  BF_MC Write LAG node at addr 0x6051 with id 255 and next node 0x6052 0x00ff_06052c00ff06051c
2023-04-25 08:59:35.505043 INFO  BF_MC Write LAG node at addr 0x6052 with id 255 and next node 0x6053 0x0000_00000000ff06053c
2023-04-25 08:59:35.505052 INFO  BF_MC Write LAG node at addr 0x6053 with id 255 and next node 0x6054 0x00ff_06054c00ff06053c
2023-04-25 08:59:35.505062 INFO  BF_MC Write LAG node at addr 0x6054 with id 255 and next node 0x6055 0x0000_00000000ff06055c
2023-04-25 08:59:35.505072 INFO  BF_MC Write LAG node at addr 0x6055 with id 255 and next node 0x6056 0x00ff_06056c00ff06055c
2023-04-25 08:59:35.505096 INFO  BF_MC Write LAG node at addr 0x6056 with id 255 and next node 0x6057 0x0000_00000000ff06057c
2023-04-25 08:59:35.505107 INFO  BF_MC Write LAG node at addr 0x6057 with id 255 and next node 0x6058 0x00ff_06058c00ff06057c
2023-04-25 08:59:35.505117 INFO  BF_MC Write LAG node at addr 0x6058 with id 255 and next node 0x6059 0x0000_00000000ff06059c
2023-04-25 08:59:35.505127 INFO  BF_MC Write LAG node at addr 0x6059 with id 255 and next node 0x605a 0x00ff_0605ac00ff06059c
2023-04-25 08:59:35.505137 INFO  BF_MC Write LAG node at addr 0x605a with id 255 and next node 0x605b 0x0000_00000000ff0605bc
2023-04-25 08:59:35.505147 INFO  BF_MC Write LAG node at addr 0x605b with id 255 and next node 0x605c 0x00ff_0605cc00ff0605bc
2023-04-25 08:59:35.505157 INFO  BF_MC Write LAG node at addr 0x605c with id 255 and next node 0x605d 0x0000_00000000ff0605dc
2023-04-25 08:59:35.505167 INFO  BF_MC Write LAG node at addr 0x605d with id 255 and next node 0x605e 0x00ff_0605ec00ff0605dc
2023-04-25 08:59:35.505177 INFO  BF_MC Write LAG node at addr 0x605e with id 255 and next node 0x605f 0x0000_00000000ff0605fc
2023-04-25 08:59:35.505191 INFO  BF_MC Write LAG node at addr 0x605f with id 255 and next node 0x6060 0x00ff_06060c00ff0605fc
2023-04-25 08:59:35.505201 INFO  BF_MC Write LAG node at addr 0x6060 with id 255 and next node 0x6061 0x0000_00000000ff06061c
2023-04-25 08:59:35.505211 INFO  BF_MC Write LAG node at addr 0x6061 with id 255 and next node 0x6062 0x00ff_06062c00ff06061c
2023-04-25 08:59:35.505221 INFO  BF_MC Write LAG node at addr 0x6062 with id 255 and next node 0x6063 0x0000_00000000ff06063c
2023-04-25 08:59:35.505231 INFO  BF_MC Write LAG node at addr 0x6063 with id 255 and next node 0x6064 0x00ff_06064c00ff06063c
2023-04-25 08:59:35.505241 INFO  BF_MC Write LAG node at addr 0x6064 with id 255 and next node 0x6065 0x0000_00000000ff06065c
2023-04-25 08:59:35.505253 INFO  BF_MC Write LAG node at addr 0x6065 with id 255 and next node 0x6066 0x00ff_06066c00ff06065c
2023-04-25 08:59:35.505263 INFO  BF_MC Write LAG node at addr 0x6066 with id 255 and next node 0x6067 0x0000_00000000ff06067c
2023-04-25 08:59:35.505273 INFO  BF_MC Write LAG node at addr 0x6067 with id 255 and next node 0x6068 0x00ff_06068c00ff06067c
2023-04-25 08:59:35.505283 INFO  BF_MC Write LAG node at addr 0x6068 with id 255 and next node 0x6069 0x0000_00000000ff06069c
2023-04-25 08:59:35.505293 INFO  BF_MC Write LAG node at addr 0x6069 with id 255 and next node 0x606a 0x00ff_0606ac00ff06069c
2023-04-25 08:59:35.505303 INFO  BF_MC Write LAG node at addr 0x606a with id 255 and next node 0x606b 0x0000_00000000ff0606bc
2023-04-25 08:59:35.505313 INFO  BF_MC Write LAG node at addr 0x606b with id 255 and next node 0x606c 0x00ff_0606cc00ff0606bc
2023-04-25 08:59:35.505323 INFO  BF_MC Write LAG node at addr 0x606c with id 255 and next node 0x606d 0x0000_00000000ff0606dc
2023-04-25 08:59:35.505333 INFO  BF_MC Write LAG node at addr 0x606d with id 255 and next node 0x606e 0x00ff_0606ec00ff0606dc
2023-04-25 08:59:35.505343 INFO  BF_MC Write LAG node at addr 0x606e with id 255 and next node 0x606f 0x0000_00000000ff0606fc
2023-04-25 08:59:35.505353 INFO  BF_MC Write LAG node at addr 0x606f with id 255 and next node 0x6070 0x00ff_06070c00ff0606fc
2023-04-25 08:59:35.505363 INFO  BF_MC Write LAG node at addr 0x6070 with id 255 and next node 0x6071 0x0000_00000000ff06071c
2023-04-25 08:59:35.505373 INFO  BF_MC Write LAG node at addr 0x6071 with id 255 and next node 0x6072 0x00ff_06072c00ff06071c
2023-04-25 08:59:35.505395 INFO  BF_MC Write LAG node at addr 0x6072 with id 255 and next node 0x6073 0x0000_00000000ff06073c
2023-04-25 08:59:35.505405 INFO  BF_MC Write LAG node at addr 0x6073 with id 255 and next node 0x6074 0x00ff_06074c00ff06073c
2023-04-25 08:59:35.505415 INFO  BF_MC Write LAG node at addr 0x6074 with id 255 and next node 0x6075 0x0000_00000000ff06075c
2023-04-25 08:59:35.509511 INFO  BF_MC Write LAG node at addr 0x6075 with id 255 and next node 0x6076 0x00ff_06076c00ff06075c
2023-04-25 08:59:35.509559 INFO  BF_MC Write LAG node at addr 0x6076 with id 255 and next node 0x6077 0x0000_00000000ff06077c
2023-04-25 08:59:35.509577 INFO  BF_MC Write LAG node at addr 0x6077 with id 255 and next node 0x6078 0x00ff_06078c00ff06077c
2023-04-25 08:59:35.509593 INFO  BF_MC Write LAG node at addr 0x6078 with id 255 and next node 0x6079 0x0000_00000000ff06079c
2023-04-25 08:59:35.509609 INFO  BF_MC Write LAG node at addr 0x6079 with id 255 and next node 0x607a 0x00ff_0607ac00ff06079c
2023-04-25 08:59:35.509624 INFO  BF_MC Write LAG node at addr 0x607a with id 255 and next node 0x607b 0x0000_00000000ff0607bc
2023-04-25 08:59:35.509639 INFO  BF_MC Write LAG node at addr 0x607b with id 255 and next node 0x607c 0x00ff_0607cc00ff0607bc
2023-04-25 08:59:35.509654 INFO  BF_MC Write LAG node at addr 0x607c with id 255 and next node 0x607d 0x0000_00000000ff0607dc
2023-04-25 08:59:35.509670 INFO  BF_MC Write LAG node at addr 0x607d with id 255 and next node 0x607e 0x00ff_0607ec00ff0607dc
2023-04-25 08:59:35.509685 INFO  BF_MC Write LAG node at addr 0x607e with id 255 and next node 0x607f 0x0000_00000000ff0607fc
2023-04-25 08:59:35.509700 INFO  BF_MC Write LAG node at addr 0x607f with id 255 and next node 0x6080 0x00ff_06080c00ff0607fc
2023-04-25 08:59:35.509733 INFO  BF_MC Write LAG node at addr 0x6080 with id 255 and next node 0x6081 0x0000_00000000ff06081c
2023-04-25 08:59:35.509748 INFO  BF_MC Write LAG node at addr 0x6081 with id 255 and next node 0x6082 0x00ff_06082c00ff06081c
2023-04-25 08:59:35.509762 INFO  BF_MC Write LAG node at addr 0x6082 with id 255 and next node 0x6083 0x0000_00000000ff06083c
2023-04-25 08:59:35.509777 INFO  BF_MC Write LAG node at addr 0x6083 with id 255 and next node 0x6084 0x00ff_06084c00ff06083c
2023-04-25 08:59:35.509791 INFO  BF_MC Write LAG node at addr 0x6084 with id 255 and next node 0x6085 0x0000_00000000ff06085c
2023-04-25 08:59:35.509811 INFO  BF_MC Write LAG node at addr 0x6085 with id 255 and next node 0x6086 0x00ff_06086c00ff06085c
2023-04-25 08:59:35.509825 INFO  BF_MC Write LAG node at addr 0x6086 with id 255 and next node 0x6087 0x0000_00000000ff06087c
2023-04-25 08:59:35.509839 INFO  BF_MC Write LAG node at addr 0x6087 with id 255 and next node 0x6088 0x00ff_06088c00ff06087c
2023-04-25 08:59:35.509853 INFO  BF_MC Write LAG node at addr 0x6088 with id 255 and next node 0x6089 0x0000_00000000ff06089c
2023-04-25 08:59:35.509869 INFO  BF_MC Write LAG node at addr 0x6089 with id 255 and next node 0x608a 0x00ff_0608ac00ff06089c
2023-04-25 08:59:35.509884 INFO  BF_MC Write LAG node at addr 0x608a with id 255 and next node 0x608b 0x0000_00000000ff0608bc
2023-04-25 08:59:35.509898 INFO  BF_MC Write LAG node at addr 0x608b with id 255 and next node 0x608c 0x00ff_0608cc00ff0608bc
2023-04-25 08:59:35.509912 INFO  BF_MC Write LAG node at addr 0x608c with id 255 and next node 0x608d 0x0000_00000000ff0608dc
2023-04-25 08:59:35.509927 INFO  BF_MC Write LAG node at addr 0x608d with id 255 and next node 0x608e 0x00ff_0608ec00ff0608dc
2023-04-25 08:59:35.509941 INFO  BF_MC Write LAG node at addr 0x608e with id 255 and next node 0x608f 0x0000_00000000ff0608fc
2023-04-25 08:59:35.509955 INFO  BF_MC Write LAG node at addr 0x608f with id 255 and next node 0x6090 0x00ff_06090c00ff0608fc
2023-04-25 08:59:35.509982 INFO  BF_MC Write LAG node at addr 0x6090 with id 255 and next node 0x6091 0x0000_00000000ff06091c
2023-04-25 08:59:35.509992 INFO  BF_MC Write LAG node at addr 0x6091 with id 255 and next node 0x6092 0x00ff_06092c00ff06091c
2023-04-25 08:59:35.510002 INFO  BF_MC Write LAG node at addr 0x6092 with id 255 and next node 0x6093 0x0000_00000000ff06093c
2023-04-25 08:59:35.510012 INFO  BF_MC Write LAG node at addr 0x6093 with id 255 and next node 0x6094 0x00ff_06094c00ff06093c
2023-04-25 08:59:35.510022 INFO  BF_MC Write LAG node at addr 0x6094 with id 255 and next node 0x6095 0x0000_00000000ff06095c
2023-04-25 08:59:35.510032 INFO  BF_MC Write LAG node at addr 0x6095 with id 255 and next node 0x6096 0x00ff_06096c00ff06095c
2023-04-25 08:59:35.510042 INFO  BF_MC Write LAG node at addr 0x6096 with id 255 and next node 0x6097 0x0000_00000000ff06097c
2023-04-25 08:59:35.510052 INFO  BF_MC Write LAG node at addr 0x6097 with id 255 and next node 0x6098 0x00ff_06098c00ff06097c
2023-04-25 08:59:35.510062 INFO  BF_MC Write LAG node at addr 0x6098 with id 255 and next node 0x6099 0x0000_00000000ff06099c
2023-04-25 08:59:35.510072 INFO  BF_MC Write LAG node at addr 0x6099 with id 255 and next node 0x609a 0x00ff_0609ac00ff06099c
2023-04-25 08:59:35.510082 INFO  BF_MC Write LAG node at addr 0x609a with id 255 and next node 0x609b 0x0000_00000000ff0609bc
2023-04-25 08:59:35.510092 INFO  BF_MC Write LAG node at addr 0x609b with id 255 and next node 0x609c 0x00ff_0609cc00ff0609bc
2023-04-25 08:59:35.510101 INFO  BF_MC Write LAG node at addr 0x609c with id 255 and next node 0x609d 0x0000_00000000ff0609dc
2023-04-25 08:59:35.510111 INFO  BF_MC Write LAG node at addr 0x609d with id 255 and next node 0x609e 0x00ff_0609ec00ff0609dc
2023-04-25 08:59:35.510121 INFO  BF_MC Write LAG node at addr 0x609e with id 255 and next node 0x609f 0x0000_00000000ff0609fc
2023-04-25 08:59:35.510131 INFO  BF_MC Write LAG node at addr 0x609f with id 255 and next node 0x60a0 0x00ff_060a0c00ff0609fc
2023-04-25 08:59:35.510146 INFO  BF_MC Write LAG node at addr 0x60a0 with id 255 and next node 0x60a1 0x0000_00000000ff060a1c
2023-04-25 08:59:35.510156 INFO  BF_MC Write LAG node at addr 0x60a1 with id 255 and next node 0x60a2 0x00ff_060a2c00ff060a1c
2023-04-25 08:59:35.510166 INFO  BF_MC Write LAG node at addr 0x60a2 with id 255 and next node 0x60a3 0x0000_00000000ff060a3c
2023-04-25 08:59:35.510176 INFO  BF_MC Write LAG node at addr 0x60a3 with id 255 and next node 0x60a4 0x00ff_060a4c00ff060a3c
2023-04-25 08:59:35.510186 INFO  BF_MC Write LAG node at addr 0x60a4 with id 255 and next node 0x60a5 0x0000_00000000ff060a5c
2023-04-25 08:59:35.510204 INFO  BF_MC Write LAG node at addr 0x60a5 with id 255 and next node 0x60a6 0x00ff_060a6c00ff060a5c
2023-04-25 08:59:35.510214 INFO  BF_MC Write LAG node at addr 0x60a6 with id 255 and next node 0x60a7 0x0000_00000000ff060a7c
2023-04-25 08:59:35.510224 INFO  BF_MC Write LAG node at addr 0x60a7 with id 255 and next node 0x60a8 0x00ff_060a8c00ff060a7c
2023-04-25 08:59:35.510234 INFO  BF_MC Write LAG node at addr 0x60a8 with id 255 and next node 0x60a9 0x0000_00000000ff060a9c
2023-04-25 08:59:35.510244 INFO  BF_MC Write LAG node at addr 0x60a9 with id 255 and next node 0x60aa 0x00ff_060aac00ff060a9c
2023-04-25 08:59:35.510254 INFO  BF_MC Write LAG node at addr 0x60aa with id 255 and next node 0x60ab 0x0000_00000000ff060abc
2023-04-25 08:59:35.510276 INFO  BF_MC Write LAG node at addr 0x60ab with id 255 and next node 0x60ac 0x00ff_060acc00ff060abc
2023-04-25 08:59:35.510285 INFO  BF_MC Write LAG node at addr 0x60ac with id 255 and next node 0x60ad 0x0000_00000000ff060adc
2023-04-25 08:59:35.510295 INFO  BF_MC Write LAG node at addr 0x60ad with id 255 and next node 0x60ae 0x00ff_060aec00ff060adc
2023-04-25 08:59:35.510304 INFO  BF_MC Write LAG node at addr 0x60ae with id 255 and next node 0x60af 0x0000_00000000ff060afc
2023-04-25 08:59:35.510314 INFO  BF_MC Write LAG node at addr 0x60af with id 255 and next node 0x60b0 0x00ff_060b0c00ff060afc
2023-04-25 08:59:35.510323 INFO  BF_MC Write LAG node at addr 0x60b0 with id 255 and next node 0x60b1 0x0000_00000000ff060b1c
2023-04-25 08:59:35.510333 INFO  BF_MC Write LAG node at addr 0x60b1 with id 255 and next node 0x60b2 0x00ff_060b2c00ff060b1c
2023-04-25 08:59:35.510354 INFO  BF_MC Write LAG node at addr 0x60b2 with id 255 and next node 0x60b3 0x0000_00000000ff060b3c
2023-04-25 08:59:35.510364 INFO  BF_MC Write LAG node at addr 0x60b3 with id 255 and next node 0x60b4 0x00ff_060b4c00ff060b3c
2023-04-25 08:59:35.510374 INFO  BF_MC Write LAG node at addr 0x60b4 with id 255 and next node 0x60b5 0x0000_00000000ff060b5c
2023-04-25 08:59:35.510384 INFO  BF_MC Write LAG node at addr 0x60b5 with id 255 and next node 0x60b6 0x00ff_060b6c00ff060b5c
2023-04-25 08:59:35.510394 INFO  BF_MC Write LAG node at addr 0x60b6 with id 255 and next node 0x60b7 0x0000_00000000ff060b7c
2023-04-25 08:59:35.510404 INFO  BF_MC Write LAG node at addr 0x60b7 with id 255 and next node 0x60b8 0x00ff_060b8c00ff060b7c
2023-04-25 08:59:35.510414 INFO  BF_MC Write LAG node at addr 0x60b8 with id 255 and next node 0x60b9 0x0000_00000000ff060b9c
2023-04-25 08:59:35.510424 INFO  BF_MC Write LAG node at addr 0x60b9 with id 255 and next node 0x60ba 0x00ff_060bac00ff060b9c
2023-04-25 08:59:35.510434 INFO  BF_MC Write LAG node at addr 0x60ba with id 255 and next node 0x60bb 0x0000_00000000ff060bbc
2023-04-25 08:59:35.510444 INFO  BF_MC Write LAG node at addr 0x60bb with id 255 and next node 0x60bc 0x00ff_060bcc00ff060bbc
2023-04-25 08:59:35.510453 INFO  BF_MC Write LAG node at addr 0x60bc with id 255 and next node 0x60bd 0x0000_00000000ff060bdc
2023-04-25 08:59:35.510463 INFO  BF_MC Write LAG node at addr 0x60bd with id 255 and next node 0x60be 0x00ff_060bec00ff060bdc
2023-04-25 08:59:35.510473 INFO  BF_MC Write LAG node at addr 0x60be with id 255 and next node 0x60bf 0x0000_00000000ff060bfc
2023-04-25 08:59:35.510483 INFO  BF_MC Write LAG node at addr 0x60bf with id 255 and next node 0x60c0 0x00ff_060c0c00ff060bfc
2023-04-25 08:59:35.510493 INFO  BF_MC Write LAG node at addr 0x60c0 with id 255 and next node 0x60c1 0x0000_00000000ff060c1c
2023-04-25 08:59:35.510507 INFO  BF_MC Write LAG node at addr 0x60c1 with id 255 and next node 0x60c2 0x00ff_060c2c00ff060c1c
2023-04-25 08:59:35.510517 INFO  BF_MC Write LAG node at addr 0x60c2 with id 255 and next node 0x60c3 0x0000_00000000ff060c3c
2023-04-25 08:59:35.510527 INFO  BF_MC Write LAG node at addr 0x60c3 with id 255 and next node 0x60c4 0x00ff_060c4c00ff060c3c
2023-04-25 08:59:35.510537 INFO  BF_MC Write LAG node at addr 0x60c4 with id 255 and next node 0x60c5 0x0000_00000000ff060c5c
2023-04-25 08:59:35.510551 INFO  BF_MC Write LAG node at addr 0x60c5 with id 255 and next node 0x60c6 0x00ff_060c6c00ff060c5c
2023-04-25 08:59:35.510560 INFO  BF_MC Write LAG node at addr 0x60c6 with id 255 and next node 0x60c7 0x0000_00000000ff060c7c
2023-04-25 08:59:35.510570 INFO  BF_MC Write LAG node at addr 0x60c7 with id 255 and next node 0x60c8 0x00ff_060c8c00ff060c7c
2023-04-25 08:59:35.510580 INFO  BF_MC Write LAG node at addr 0x60c8 with id 255 and next node 0x60c9 0x0000_00000000ff060c9c
2023-04-25 08:59:35.510590 INFO  BF_MC Write LAG node at addr 0x60c9 with id 255 and next node 0x60ca 0x00ff_060cac00ff060c9c
2023-04-25 08:59:35.510600 INFO  BF_MC Write LAG node at addr 0x60ca with id 255 and next node 0x60cb 0x0000_00000000ff060cbc
2023-04-25 08:59:35.510610 INFO  BF_MC Write LAG node at addr 0x60cb with id 255 and next node 0x60cc 0x00ff_060ccc00ff060cbc
2023-04-25 08:59:35.510620 INFO  BF_MC Write LAG node at addr 0x60cc with id 255 and next node 0x60cd 0x0000_00000000ff060cdc
2023-04-25 08:59:35.510630 INFO  BF_MC Write LAG node at addr 0x60cd with id 255 and next node 0x60ce 0x00ff_060cec00ff060cdc
2023-04-25 08:59:35.510640 INFO  BF_MC Write LAG node at addr 0x60ce with id 255 and next node 0x60cf 0x0000_00000000ff060cfc
2023-04-25 08:59:35.510662 INFO  BF_MC Write LAG node at addr 0x60cf with id 255 and next node 0x60d0 0x00ff_060d0c00ff060cfc
2023-04-25 08:59:35.510672 INFO  BF_MC Write LAG node at addr 0x60d0 with id 255 and next node 0x60d1 0x0000_00000000ff060d1c
2023-04-25 08:59:35.510681 INFO  BF_MC Write LAG node at addr 0x60d1 with id 255 and next node 0x60d2 0x00ff_060d2c00ff060d1c
2023-04-25 08:59:35.510691 INFO  BF_MC Write LAG node at addr 0x60d2 with id 255 and next node 0x60d3 0x0000_00000000ff060d3c
2023-04-25 08:59:35.510701 INFO  BF_MC Write LAG node at addr 0x60d3 with id 255 and next node 0x60d4 0x00ff_060d4c00ff060d3c
2023-04-25 08:59:35.510710 INFO  BF_MC Write LAG node at addr 0x60d4 with id 255 and next node 0x60d5 0x0000_00000000ff060d5c
2023-04-25 08:59:35.510719 INFO  BF_MC Write LAG node at addr 0x60d5 with id 255 and next node 0x60d6 0x00ff_060d6c00ff060d5c
2023-04-25 08:59:35.510741 INFO  BF_MC Write LAG node at addr 0x60d6 with id 255 and next node 0x60d7 0x0000_00000000ff060d7c
2023-04-25 08:59:35.510751 INFO  BF_MC Write LAG node at addr 0x60d7 with id 255 and next node 0x60d8 0x00ff_060d8c00ff060d7c
2023-04-25 08:59:35.510761 INFO  BF_MC Write LAG node at addr 0x60d8 with id 255 and next node 0x60d9 0x0000_00000000ff060d9c
2023-04-25 08:59:35.510771 INFO  BF_MC Write LAG node at addr 0x60d9 with id 255 and next node 0x60da 0x00ff_060dac00ff060d9c
2023-04-25 08:59:35.510781 INFO  BF_MC Write LAG node at addr 0x60da with id 255 and next node 0x60db 0x0000_00000000ff060dbc
2023-04-25 08:59:35.510791 INFO  BF_MC Write LAG node at addr 0x60db with id 255 and next node 0x60dc 0x00ff_060dcc00ff060dbc
2023-04-25 08:59:35.510800 INFO  BF_MC Write LAG node at addr 0x60dc with id 255 and next node 0x60dd 0x0000_00000000ff060ddc
2023-04-25 08:59:35.510810 INFO  BF_MC Write LAG node at addr 0x60dd with id 255 and next node 0x60de 0x00ff_060dec00ff060ddc
2023-04-25 08:59:35.510820 INFO  BF_MC Write LAG node at addr 0x60de with id 255 and next node 0x60df 0x0000_00000000ff060dfc
2023-04-25 08:59:35.510830 INFO  BF_MC Write LAG node at addr 0x60df with id 255 and next node 0x60e0 0x00ff_060e0c00ff060dfc
2023-04-25 08:59:35.510840 INFO  BF_MC Write LAG node at addr 0x60e0 with id 255 and next node 0x60e1 0x0000_00000000ff060e1c
2023-04-25 08:59:35.510854 INFO  BF_MC Write LAG node at addr 0x60e1 with id 255 and next node 0x60e2 0x00ff_060e2c00ff060e1c
2023-04-25 08:59:35.510864 INFO  BF_MC Write LAG node at addr 0x60e2 with id 255 and next node 0x60e3 0x0000_00000000ff060e3c
2023-04-25 08:59:35.510873 INFO  BF_MC Write LAG node at addr 0x60e3 with id 255 and next node 0x60e4 0x00ff_060e4c00ff060e3c
2023-04-25 08:59:35.510883 INFO  BF_MC Write LAG node at addr 0x60e4 with id 255 and next node 0x60e5 0x0000_00000000ff060e5c
2023-04-25 08:59:35.510896 INFO  BF_MC Write LAG node at addr 0x60e5 with id 255 and next node 0x60e6 0x00ff_060e6c00ff060e5c
2023-04-25 08:59:35.510906 INFO  BF_MC Write LAG node at addr 0x60e6 with id 255 and next node 0x60e7 0x0000_00000000ff060e7c
2023-04-25 08:59:35.510916 INFO  BF_MC Write LAG node at addr 0x60e7 with id 255 and next node 0x60e8 0x00ff_060e8c00ff060e7c
2023-04-25 08:59:35.510926 INFO  BF_MC Write LAG node at addr 0x60e8 with id 255 and next node 0x60e9 0x0000_00000000ff060e9c
2023-04-25 08:59:35.510936 INFO  BF_MC Write LAG node at addr 0x60e9 with id 255 and next node 0x60ea 0x00ff_060eac00ff060e9c
2023-04-25 08:59:35.510946 INFO  BF_MC Write LAG node at addr 0x60ea with id 255 and next node 0x60eb 0x0000_00000000ff060ebc
2023-04-25 08:59:35.510956 INFO  BF_MC Write LAG node at addr 0x60eb with id 255 and next node 0x60ec 0x00ff_060ecc00ff060ebc
2023-04-25 08:59:35.510966 INFO  BF_MC Write LAG node at addr 0x60ec with id 255 and next node 0x60ed 0x0000_00000000ff060edc
2023-04-25 08:59:35.510975 INFO  BF_MC Write LAG node at addr 0x60ed with id 255 and next node 0x60ee 0x00ff_060eec00ff060edc
2023-04-25 08:59:35.510985 INFO  BF_MC Write LAG node at addr 0x60ee with id 255 and next node 0x60ef 0x0000_00000000ff060efc
2023-04-25 08:59:35.510995 INFO  BF_MC Write LAG node at addr 0x60ef with id 255 and next node 0x60f0 0x00ff_060f0c00ff060efc
2023-04-25 08:59:35.511005 INFO  BF_MC Write LAG node at addr 0x60f0 with id 255 and next node 0x60f1 0x0000_00000000ff060f1c
2023-04-25 08:59:35.511015 INFO  BF_MC Write LAG node at addr 0x60f1 with id 255 and next node 0x60f2 0x00ff_060f2c00ff060f1c
2023-04-25 08:59:35.511025 INFO  BF_MC Write LAG node at addr 0x60f2 with id 255 and next node 0x60f3 0x0000_00000000ff060f3c
2023-04-25 08:59:35.511035 INFO  BF_MC Write LAG node at addr 0x60f3 with id 255 and next node 0x60f4 0x00ff_060f4c00ff060f3c
2023-04-25 08:59:35.511045 INFO  BF_MC Write LAG node at addr 0x60f4 with id 255 and next node 0x60f5 0x0000_00000000ff060f5c
2023-04-25 08:59:35.511055 INFO  BF_MC Write LAG node at addr 0x60f5 with id 255 and next node 0x60f6 0x00ff_060f6c00ff060f5c
2023-04-25 08:59:35.511064 INFO  BF_MC Write LAG node at addr 0x60f6 with id 255 and next node 0x60f7 0x0000_00000000ff060f7c
2023-04-25 08:59:35.511074 INFO  BF_MC Write LAG node at addr 0x60f7 with id 255 and next node 0x60f8 0x00ff_060f8c00ff060f7c
2023-04-25 08:59:35.511084 INFO  BF_MC Write LAG node at addr 0x60f8 with id 255 and next node 0x60f9 0x0000_00000000ff060f9c
2023-04-25 08:59:35.511094 INFO  BF_MC Write LAG node at addr 0x60f9 with id 255 and next node 0x60fa 0x00ff_060fac00ff060f9c
2023-04-25 08:59:35.511104 INFO  BF_MC Write LAG node at addr 0x60fa with id 255 and next node 0x60fb 0x0000_00000000ff060fbc
2023-04-25 08:59:35.511114 INFO  BF_MC Write LAG node at addr 0x60fb with id 255 and next node 0x60fc 0x00ff_060fcc00ff060fbc
2023-04-25 08:59:35.511124 INFO  BF_MC Write LAG node at addr 0x60fc with id 255 and next node 0x60fd 0x0000_00000000ff060fdc
2023-04-25 08:59:35.511134 INFO  BF_MC Write LAG node at addr 0x60fd with id 255 and next node 0x60fe 0x00ff_060fec00ff060fdc
2023-04-25 08:59:35.511144 INFO  BF_MC Write LAG node at addr 0x60fe with id 255 and next node 0x60ff 0x0000_00000000ff060ffc
2023-04-25 08:59:35.511154 INFO  BF_MC Write LAG node at addr 0x60ff with id 255 and next node 0x6100 0x00ff_06100c00ff060ffc
2023-04-25 08:59:35.511164 INFO  BF_MC Write LAG node at addr 0x6100 with id 255 and next node 0x6101 0x0000_00000000ff06101c
2023-04-25 08:59:35.511174 INFO  BF_MC Write LAG node at addr 0x6101 with id 255 and next node 0x6102 0x00ff_06102c00ff06101c
2023-04-25 08:59:35.511188 INFO  BF_MC Write LAG node at addr 0x6102 with id 255 and next node 0x6103 0x0000_00000000ff06103c
2023-04-25 08:59:35.511198 INFO  BF_MC Write LAG node at addr 0x6103 with id 255 and next node 0 0x00ff_00000c00ff06103c
2023-04-25 08:59:35.511216 INFO  BF_MC Allocated RDM addresses 0x71e0 - 0x71ff
2023-04-25 08:59:35.511233 INFO  BF_MC Write L1End node at addr 0x71e0, rid 0, l2 0x6101
2023-04-25 08:59:35.511243 INFO  BF_MC Write L1End node at addr 0x71e1, rid 0, l2 0x6100
2023-04-25 08:59:35.511253 INFO  BF_MC Write L1End node at addr 0x71e2, rid 0, l2 0x60ff
2023-04-25 08:59:35.511263 INFO  BF_MC Write L1End node at addr 0x71e3, rid 0, l2 0x60fe
2023-04-25 08:59:35.511272 INFO  BF_MC Write L1End node at addr 0x71e4, rid 0, l2 0x60fd
2023-04-25 08:59:35.511282 INFO  BF_MC Write L1End node at addr 0x71e5, rid 0, l2 0x60fc
2023-04-25 08:59:35.511292 INFO  BF_MC Write L1End node at addr 0x71e6, rid 0, l2 0x60fb
2023-04-25 08:59:35.511301 INFO  BF_MC Write L1End node at addr 0x71e7, rid 0, l2 0x60fa
2023-04-25 08:59:35.511311 INFO  BF_MC Write L1End node at addr 0x71e8, rid 0, l2 0x60f8
2023-04-25 08:59:35.511321 INFO  BF_MC Write L1End node at addr 0x71e9, rid 0, l2 0x60f6
2023-04-25 08:59:35.511331 INFO  BF_MC Write L1End node at addr 0x71ea, rid 0, l2 0x60f4
2023-04-25 08:59:35.511340 INFO  BF_MC Write L1End node at addr 0x71eb, rid 0, l2 0x60f2
2023-04-25 08:59:35.511350 INFO  BF_MC Write L1End node at addr 0x71ec, rid 0, l2 0x60f0
2023-04-25 08:59:35.511360 INFO  BF_MC Write L1End node at addr 0x71ed, rid 0, l2 0x60ee
2023-04-25 08:59:35.511369 INFO  BF_MC Write L1End node at addr 0x71ee, rid 0, l2 0x60ec
2023-04-25 08:59:35.511379 INFO  BF_MC Write L1End node at addr 0x71ef, rid 0, l2 0x60ea
2023-04-25 08:59:35.511389 INFO  BF_MC Write L1End node at addr 0x71f0, rid 0, l2 0x60e8
2023-04-25 08:59:35.511410 INFO  BF_MC Write L1End node at addr 0x71f1, rid 0, l2 0x60e6
2023-04-25 08:59:35.511419 INFO  BF_MC Write L1End node at addr 0x71f2, rid 0, l2 0x60e4
2023-04-25 08:59:35.511428 INFO  BF_MC Write L1End node at addr 0x71f3, rid 0, l2 0x60e0
2023-04-25 08:59:35.511438 INFO  BF_MC Write L1End node at addr 0x71f4, rid 0, l2 0x60dc
2023-04-25 08:59:35.511447 INFO  BF_MC Write L1End node at addr 0x71f5, rid 0, l2 0x60d8
2023-04-25 08:59:35.511456 INFO  BF_MC Write L1End node at addr 0x71f6, rid 0, l2 0x60d4
2023-04-25 08:59:35.511465 INFO  BF_MC Write L1End node at addr 0x71f7, rid 0, l2 0x60cc
2023-04-25 08:59:35.511487 INFO  BF_MC Write L1End node at addr 0x71f8, rid 0, l2 0x60c4
2023-04-25 08:59:35.511496 INFO  BF_MC Write L1End node at addr 0x71f9, rid 0, l2 0x60bc
2023-04-25 08:59:35.511506 INFO  BF_MC Write L1End node at addr 0x71fa, rid 0, l2 0x60a0
2023-04-25 08:59:35.511516 INFO  BF_MC Write L1End node at addr 0x71fb, rid 0, l2 0x6087
2023-04-25 08:59:35.511525 INFO  BF_MC Write L1End node at addr 0x71fc, rid 0, l2 0x606e
2023-04-25 08:59:35.511535 INFO  BF_MC Write L1End node at addr 0x71fd, rid 0, l2 0x6055
2023-04-25 08:59:35.511544 INFO  BF_MC Write L1End node at addr 0x71fe, rid 0, l2 0x603c
2023-04-25 08:59:35.511554 INFO  BF_MC Write L1End node at addr 0x71ff, rid 0, l2 0x6000
2023-04-25 08:59:35.587123 INFO  BF_MC mc_mgr_add_device: Device 0 add successful.
2023-04-25 08:59:35.588310 INFO  BF_TM New device discovered... start TM init
2023-04-25 08:59:35.588349 INFO  BF_TM bf_tm_tofino_cfg: Tofino SKU is 2
2023-04-25 08:59:35.588361 INFO  BF_TM bf_tm_tofino_cfg: Tofino TM total cells - 266240
2023-04-25 08:59:35.588381 INFO  BF_TM PPG Structures initialized
2023-04-25 08:59:35.588608 INFO  BF_TM TM on device 0 is ready for hw configurations
2023-04-25 08:59:35.588628 INFO  BF_TM TM: set clock speed to 1220000000 for dev 0
2023-04-25 08:59:35.588639 INFO  BF_TM TM: set chip part revision number, dev 0, part rev 1
2023-04-25 08:59:35.588649 INFO  BF_TM TM: device 0, device type set to ASIC
2023-04-25 08:59:35.588659 INFO  BF_TM TM: Configuring Tofino TM with default setting
2023-04-25 08:59:35.588670 INFO  BF_TM TM: Cells for 2 pkts - 40
2023-04-25 08:59:35.588697 INFO  BF_TM TM: Ingress Default PPG GMin limit - 40
2023-04-25 08:59:35.588706 INFO  BF_TM TM: Ingress PPG base limit in pool0 - 305
2023-04-25 08:59:35.588715 INFO  BF_TM TM: Ingress PPG GMin pool size - 11680
2023-04-25 08:59:35.588725 INFO  BF_TM TM: Ingress AP pool0 size - 89260
2023-04-25 08:59:35.588746 INFO  BF_TM TM: Ingress Skid pool size - 0
2023-04-25 08:59:35.588755 INFO  BF_TM TM: Ingress Mirror pool size - 1460
2023-04-25 08:59:35.588763 INFO  BF_TM TM: Egress Q GMin limit - 20
2023-04-25 08:59:35.588772 INFO  BF_TM TM: Egress Q base limit in AP pool0 - 13
2023-04-25 08:59:35.588781 INFO  BF_TM TM: Egress Q GMin pool size - 46080
2023-04-25 08:59:35.588790 INFO  BF_TM TM: Egress AP pool0 size - 30284
2023-04-25 08:59:35.588799 INFO  BF_TM TM: Egress AP pool3 size reserved for MC PRE FIFO - 12288
2023-04-25 08:59:35.588808 INFO  BF_TM TM: Egress Mirror pool size - 1460
2023-04-25 08:59:35.588829 INFO  BF_TM TM: Egress UC CT size  - 4096
2023-04-25 08:59:35.588838 INFO  BF_TM TM: Egress MC CT size  - 8192
2023-04-25 08:59:35.588861 INFO  BF_TM CAA block Ready Status = 0x3ffffff
2023-04-25 08:59:35.588875 INFO  BF_TM CAA block Ready
2023-04-25 08:59:35.588885 INFO  BF_TM CLC.CLM block Ready Status = 0xfffffff
2023-04-25 08:59:35.588895 INFO  BF_TM CLC.CLM block Ready
2023-04-25 08:59:35.588906 INFO  BF_TM QLC block[0] Ready Status = 0xffffffff
2023-04-25 08:59:35.588917 INFO  BF_TM QLC block[1] Ready Status = 0xf
2023-04-25 08:59:35.588927 INFO  BF_TM QLC block Ready
2023-04-25 08:59:35.588938 INFO  BF_TM PSC block Ready Status = 0xffffffff
2023-04-25 08:59:35.588947 INFO  BF_TM PSC block Ready
2023-04-25 08:59:35.588961 INFO  BF_TM Wac Mem init Done Status = 0x1
2023-04-25 08:59:35.588971 INFO  BF_TM Wac Mem init Complete 
2023-04-25 08:59:35.588980 INFO  BF_TM Qac Mem init Done Status = 0x1
2023-04-25 08:59:35.588990 INFO  BF_TM Qac Mem init Complete 
2023-04-25 08:59:35.588999 INFO  BF_TM SCH Mem init Complete 
2023-04-25 08:59:35.589009 INFO  BF_TM PRC Map Mem init done status = 0x1
2023-04-25 08:59:35.589018 INFO  BF_TM PRC Map Mem init Complete 
2023-04-25 08:59:35.589064 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ig_pool: Set default values for Ingress Pools
2023-04-25 08:59:35.589097 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589112 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589134 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589143 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589152 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589161 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589169 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589178 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 08:59:35.589195 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ppg: Set default values for PPGs
2023-04-25 08:59:35.589383 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[0]=0x4
2023-04-25 08:59:35.589402 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[1]=0x4
2023-04-25 08:59:35.589413 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[2]=0x4
2023-04-25 08:59:35.589423 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[3]=0x4
2023-04-25 08:59:35.589434 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[4]=0x4
2023-04-25 08:59:35.589444 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[5]=0x4
2023-04-25 08:59:35.589460 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[6]=0x4
2023-04-25 08:59:35.589471 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[7]=0x4
2023-04-25 08:59:35.589481 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[8]=0x4
2023-04-25 08:59:35.589492 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[9]=0x4
2023-04-25 08:59:35.589502 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[10]=0x4
2023-04-25 08:59:35.589525 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[11]=0x4
2023-04-25 08:59:35.589535 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[12]=0x4
2023-04-25 08:59:35.589545 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[13]=0x4
2023-04-25 08:59:35.589555 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[14]=0x4
2023-04-25 08:59:35.589565 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[15]=0x4
2023-04-25 08:59:35.589575 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[16]=0x4
2023-04-25 08:59:35.589597 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[17]=0x4
2023-04-25 08:59:35.589608 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[18]=0x4
2023-04-25 08:59:35.589619 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[19]=0x4
2023-04-25 08:59:35.589629 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[20]=0x4
2023-04-25 08:59:35.589639 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[21]=0x4
2023-04-25 08:59:35.589650 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[22]=0x4
2023-04-25 08:59:35.589660 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[23]=0x4
2023-04-25 08:59:35.589671 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[24]=0x4
2023-04-25 08:59:35.589681 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[25]=0x4
2023-04-25 08:59:35.589692 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[26]=0x4
2023-04-25 08:59:35.589702 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[27]=0x4
2023-04-25 08:59:35.589713 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[28]=0x4
2023-04-25 08:59:35.589723 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[29]=0x4
2023-04-25 08:59:35.589734 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[30]=0x4
2023-04-25 08:59:35.589744 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[31]=0x4
2023-04-25 08:59:35.589754 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 WAC 1 hyst items
2023-04-25 08:59:35.589764 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[0]=0x4
2023-04-25 08:59:35.589775 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[1]=0x4
2023-04-25 08:59:35.589786 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[2]=0x4
2023-04-25 08:59:35.589796 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[3]=0x4
2023-04-25 08:59:35.589807 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[4]=0x4
2023-04-25 08:59:35.589817 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[5]=0x4
2023-04-25 08:59:35.589828 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[6]=0x4
2023-04-25 08:59:35.589838 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[7]=0x4
2023-04-25 08:59:35.589849 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[8]=0x4
2023-04-25 08:59:35.589859 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[9]=0x4
2023-04-25 08:59:35.589870 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[10]=0x4
2023-04-25 08:59:35.589880 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[11]=0x4
2023-04-25 08:59:35.589891 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[12]=0x4
2023-04-25 08:59:35.589902 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[13]=0x4
2023-04-25 08:59:35.589912 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[14]=0x4
2023-04-25 08:59:35.589923 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[15]=0x4
2023-04-25 08:59:35.589933 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[16]=0x4
2023-04-25 08:59:35.589944 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[17]=0x4
2023-04-25 08:59:35.589954 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[18]=0x4
2023-04-25 08:59:35.589964 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[19]=0x4
2023-04-25 08:59:35.589978 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[20]=0x4
2023-04-25 08:59:35.589989 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[21]=0x4
2023-04-25 08:59:35.590000 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[22]=0x4
2023-04-25 08:59:35.590010 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[23]=0x4
2023-04-25 08:59:35.590021 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[24]=0x4
2023-04-25 08:59:35.590032 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[25]=0x4
2023-04-25 08:59:35.590042 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[26]=0x4
2023-04-25 08:59:35.590053 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[27]=0x4
2023-04-25 08:59:35.590063 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[28]=0x4
2023-04-25 08:59:35.590073 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[29]=0x4
2023-04-25 08:59:35.590084 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[30]=0x4
2023-04-25 08:59:35.590094 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[31]=0x4
2023-04-25 08:59:35.590104 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 WAC 1 hyst items
2023-04-25 08:59:35.591973 INFO  BF_TM TM: bf_tm_tofino_set_egress_tm_default: Set default values for egress TM
2023-04-25 08:59:35.592010 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[0]=0x4
2023-04-25 08:59:35.592023 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[1]=0x4
2023-04-25 08:59:35.592050 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[2]=0x4
2023-04-25 08:59:35.592060 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[3]=0x4
2023-04-25 08:59:35.592070 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[4]=0x4
2023-04-25 08:59:35.592081 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[5]=0x4
2023-04-25 08:59:35.592091 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[6]=0x4
2023-04-25 08:59:35.592102 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[7]=0x4
2023-04-25 08:59:35.592112 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[8]=0x4
2023-04-25 08:59:35.592122 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[9]=0x4
2023-04-25 08:59:35.592132 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[10]=0x4
2023-04-25 08:59:35.592143 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[11]=0x4
2023-04-25 08:59:35.592154 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[12]=0x4
2023-04-25 08:59:35.592164 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[13]=0x4
2023-04-25 08:59:35.592175 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[14]=0x4
2023-04-25 08:59:35.592185 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[15]=0x4
2023-04-25 08:59:35.592196 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[16]=0x4
2023-04-25 08:59:35.592207 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[17]=0x4
2023-04-25 08:59:35.592217 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[18]=0x4
2023-04-25 08:59:35.592228 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[19]=0x4
2023-04-25 08:59:35.592238 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[20]=0x4
2023-04-25 08:59:35.592248 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[21]=0x4
2023-04-25 08:59:35.592259 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[22]=0x4
2023-04-25 08:59:35.592269 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[23]=0x4
2023-04-25 08:59:35.592280 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[24]=0x4
2023-04-25 08:59:35.592290 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[25]=0x4
2023-04-25 08:59:35.592300 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[26]=0x4
2023-04-25 08:59:35.592311 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[27]=0x4
2023-04-25 08:59:35.592321 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[28]=0x4
2023-04-25 08:59:35.592331 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[29]=0x4
2023-04-25 08:59:35.592341 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[30]=0x4
2023-04-25 08:59:35.592351 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[31]=0x4
2023-04-25 08:59:35.592362 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 QAC 1 hyst items
2023-04-25 08:59:35.592376 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[0]=0x4
2023-04-25 08:59:35.592396 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[1]=0x4
2023-04-25 08:59:35.592408 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[2]=0x4
2023-04-25 08:59:35.592419 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[3]=0x4
2023-04-25 08:59:35.592429 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[4]=0x4
2023-04-25 08:59:35.592439 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[5]=0x4
2023-04-25 08:59:35.592450 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[6]=0x4
2023-04-25 08:59:35.592460 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[7]=0x4
2023-04-25 08:59:35.592471 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[8]=0x4
2023-04-25 08:59:35.592481 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[9]=0x4
2023-04-25 08:59:35.592491 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[10]=0x4
2023-04-25 08:59:35.592502 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[11]=0x4
2023-04-25 08:59:35.592512 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[12]=0x4
2023-04-25 08:59:35.592522 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[13]=0x4
2023-04-25 08:59:35.592533 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[14]=0x4
2023-04-25 08:59:35.592543 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[15]=0x4
2023-04-25 08:59:35.592554 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[16]=0x4
2023-04-25 08:59:35.592564 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[17]=0x4
2023-04-25 08:59:35.592575 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[18]=0x4
2023-04-25 08:59:35.592585 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[19]=0x4
2023-04-25 08:59:35.592596 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[20]=0x4
2023-04-25 08:59:35.592606 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[21]=0x4
2023-04-25 08:59:35.592617 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[22]=0x4
2023-04-25 08:59:35.592627 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[23]=0x4
2023-04-25 08:59:35.592638 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[24]=0x4
2023-04-25 08:59:35.592648 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[25]=0x4
2023-04-25 08:59:35.592659 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[26]=0x4
2023-04-25 08:59:35.592669 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[27]=0x4
2023-04-25 08:59:35.592681 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[28]=0x4
2023-04-25 08:59:35.592691 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[29]=0x4
2023-04-25 08:59:35.592701 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[30]=0x4
2023-04-25 08:59:35.592711 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[31]=0x4
2023-04-25 08:59:35.592720 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 QAC 1 hyst items
2023-04-25 08:59:35.594153 INFO  BF_TM TM: bf_tm_tofino_set_default_for_eg_pool: Set default values for egress Pools
2023-04-25 08:59:35.594177 INFO  BF_TM TM: bf_tm_tofino_set_default_for_q: Set default values for egress queues
2023-04-25 08:59:35.598225 INFO  BF_TM TM: bf_tm_tofino_set_default_for_port: Set default values for egress ports
2023-04-25 08:59:35.598251 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598263 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598274 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598284 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598295 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598305 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598321 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598332 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598342 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598352 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598362 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598372 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598383 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598393 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598402 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598413 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598423 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598433 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598443 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598453 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598463 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598473 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598484 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598494 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598504 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598515 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598525 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598535 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598545 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598555 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598565 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598575 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598585 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598594 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598605 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598619 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598629 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598639 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598650 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598660 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598670 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598680 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598690 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598701 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598711 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598721 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598731 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598741 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598752 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598762 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598772 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598782 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598792 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598802 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598813 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598823 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598832 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598843 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598871 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598880 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598890 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598900 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598910 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598924 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598947 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598956 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598967 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598977 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598987 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.598997 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599007 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599017 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599028 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599038 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599048 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599058 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599068 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599078 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599088 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599098 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599108 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599119 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599128 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599138 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599149 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599158 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599168 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599179 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599189 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599199 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599209 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599219 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599233 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599256 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599265 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599275 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599285 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599295 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599304 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599314 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599336 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599346 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599357 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599367 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599378 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599388 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599398 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599408 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599418 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599428 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599438 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599448 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599458 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599469 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599479 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599489 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599499 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599509 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599519 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599529 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599539 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599558 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599568 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599578 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599588 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599598 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599608 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599619 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599629 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599639 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599649 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599660 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599670 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599680 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599690 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599701 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599712 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599721 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599731 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599741 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599752 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599762 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599771 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599782 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 08:59:35.599880 INFO  BF_TM TM on device 0 start interrupt processing
2023-04-25 08:59:35.600134 DEBUG BF_TM TM: tm_start_cached_counters_timer:711 counter TIMER_START running dev 0 timer state 1
2023-04-25 08:59:35.600155 INFO  BF_TM TM on device 0 successfully initialized and configured
2023-04-25 08:59:35.600200 DEBUG BF_PM pm_pltfm_port_info_get:1164 dev : 0 : port : 1/0 (d_p=128) added to bf_pm_port_map_db
2023-04-25 08:59:35.600216 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/0
2023-04-25 08:59:35.600241 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/0 (d_p=129) added to bf_pm_port_map_db
2023-04-25 08:59:35.600252 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/1
2023-04-25 08:59:35.600270 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/2 (d_p=130) added to bf_pm_port_map_db
2023-04-25 08:59:35.600281 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/2
2023-04-25 08:59:35.600293 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/3 (d_p=131) added to bf_pm_port_map_db
2023-04-25 08:59:35.600304 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/3
2023-04-25 08:59:35.600319 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/0 (d_p=136) added to bf_pm_port_map_db
2023-04-25 08:59:35.600329 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/0
2023-04-25 08:59:35.600341 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/1 (d_p=137) added to bf_pm_port_map_db
2023-04-25 08:59:35.600351 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/1
2023-04-25 08:59:35.600364 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/2 (d_p=138) added to bf_pm_port_map_db
2023-04-25 08:59:35.600374 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/2
2023-04-25 08:59:35.600398 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/3 (d_p=139) added to bf_pm_port_map_db
2023-04-25 08:59:35.600410 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/3
2023-04-25 08:59:35.600423 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/0 (d_p=144) added to bf_pm_port_map_db
2023-04-25 08:59:35.600433 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/0
2023-04-25 08:59:35.600446 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/1 (d_p=145) added to bf_pm_port_map_db
2023-04-25 08:59:35.600456 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/1
2023-04-25 08:59:35.600472 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/2 (d_p=146) added to bf_pm_port_map_db
2023-04-25 08:59:35.600482 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/2
2023-04-25 08:59:35.600496 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/3 (d_p=147) added to bf_pm_port_map_db
2023-04-25 08:59:35.600506 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/3
2023-04-25 08:59:35.600519 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/0 (d_p=152) added to bf_pm_port_map_db
2023-04-25 08:59:35.600529 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/0
2023-04-25 08:59:35.600541 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/1 (d_p=153) added to bf_pm_port_map_db
2023-04-25 08:59:35.600551 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/1
2023-04-25 08:59:35.600564 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/2 (d_p=154) added to bf_pm_port_map_db
2023-04-25 08:59:35.600574 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/2
2023-04-25 08:59:35.600588 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/3 (d_p=155) added to bf_pm_port_map_db
2023-04-25 08:59:35.600598 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/3
2023-04-25 08:59:35.600611 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/0 (d_p=160) added to bf_pm_port_map_db
2023-04-25 08:59:35.600621 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/0
2023-04-25 08:59:35.600634 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/1 (d_p=161) added to bf_pm_port_map_db
2023-04-25 08:59:35.600644 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/1
2023-04-25 08:59:35.600665 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/2 (d_p=162) added to bf_pm_port_map_db
2023-04-25 08:59:35.600686 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/2
2023-04-25 08:59:35.600708 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/3 (d_p=163) added to bf_pm_port_map_db
2023-04-25 08:59:35.600718 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/3
2023-04-25 08:59:35.600739 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/0 (d_p=168) added to bf_pm_port_map_db
2023-04-25 08:59:35.600749 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/0
2023-04-25 08:59:35.600783 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/1 (d_p=169) added to bf_pm_port_map_db
2023-04-25 08:59:35.600792 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/1
2023-04-25 08:59:35.600814 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/2 (d_p=170) added to bf_pm_port_map_db
2023-04-25 08:59:35.600824 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/2
2023-04-25 08:59:35.600858 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/3 (d_p=171) added to bf_pm_port_map_db
2023-04-25 08:59:35.600871 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/3
2023-04-25 08:59:35.600892 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/0 (d_p=176) added to bf_pm_port_map_db
2023-04-25 08:59:35.600903 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/0
2023-04-25 08:59:35.600924 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/1 (d_p=177) added to bf_pm_port_map_db
2023-04-25 08:59:35.600934 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/1
2023-04-25 08:59:35.600957 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/2 (d_p=178) added to bf_pm_port_map_db
2023-04-25 08:59:35.600972 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/2
2023-04-25 08:59:35.600996 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/3 (d_p=179) added to bf_pm_port_map_db
2023-04-25 08:59:35.601007 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/3
2023-04-25 08:59:35.601028 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/0 (d_p=184) added to bf_pm_port_map_db
2023-04-25 08:59:35.601043 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/0
2023-04-25 08:59:35.601064 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/1 (d_p=185) added to bf_pm_port_map_db
2023-04-25 08:59:35.601075 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/1
2023-04-25 08:59:35.601097 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/2 (d_p=186) added to bf_pm_port_map_db
2023-04-25 08:59:35.601107 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/2
2023-04-25 08:59:35.601131 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/3 (d_p=187) added to bf_pm_port_map_db
2023-04-25 08:59:35.601157 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/3
2023-04-25 08:59:35.601179 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/0 (d_p=60) added to bf_pm_port_map_db
2023-04-25 08:59:35.601192 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/0
2023-04-25 08:59:35.601240 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/1 (d_p=61) added to bf_pm_port_map_db
2023-04-25 08:59:35.601254 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/1
2023-04-25 08:59:35.601278 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/2 (d_p=62) added to bf_pm_port_map_db
2023-04-25 08:59:35.601290 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/2
2023-04-25 08:59:35.601312 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/3 (d_p=63) added to bf_pm_port_map_db
2023-04-25 08:59:35.601329 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/3
2023-04-25 08:59:35.601354 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/0 (d_p=52) added to bf_pm_port_map_db
2023-04-25 08:59:35.601369 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/0
2023-04-25 08:59:35.601394 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/1 (d_p=53) added to bf_pm_port_map_db
2023-04-25 08:59:35.601409 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/1
2023-04-25 08:59:35.601431 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/2 (d_p=54) added to bf_pm_port_map_db
2023-04-25 08:59:35.601441 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/2
2023-04-25 08:59:35.601464 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/3 (d_p=55) added to bf_pm_port_map_db
2023-04-25 08:59:35.601479 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/3
2023-04-25 08:59:35.601501 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/0 (d_p=44) added to bf_pm_port_map_db
2023-04-25 08:59:35.601512 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/0
2023-04-25 08:59:35.601536 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/1 (d_p=45) added to bf_pm_port_map_db
2023-04-25 08:59:35.601551 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/1
2023-04-25 08:59:35.601577 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/2 (d_p=46) added to bf_pm_port_map_db
2023-04-25 08:59:35.601591 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/2
2023-04-25 08:59:35.601613 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/3 (d_p=47) added to bf_pm_port_map_db
2023-04-25 08:59:35.601625 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/3
2023-04-25 08:59:35.601648 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/0 (d_p=36) added to bf_pm_port_map_db
2023-04-25 08:59:35.601661 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/0
2023-04-25 08:59:35.601683 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/1 (d_p=37) added to bf_pm_port_map_db
2023-04-25 08:59:35.601693 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/1
2023-04-25 08:59:35.601719 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/2 (d_p=38) added to bf_pm_port_map_db
2023-04-25 08:59:35.601732 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/2
2023-04-25 08:59:35.601754 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/3 (d_p=39) added to bf_pm_port_map_db
2023-04-25 08:59:35.601764 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/3
2023-04-25 08:59:35.601788 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/0 (d_p=28) added to bf_pm_port_map_db
2023-04-25 08:59:35.601798 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/0
2023-04-25 08:59:35.601820 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/1 (d_p=29) added to bf_pm_port_map_db
2023-04-25 08:59:35.601835 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/1
2023-04-25 08:59:35.601857 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/2 (d_p=30) added to bf_pm_port_map_db
2023-04-25 08:59:35.601867 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/2
2023-04-25 08:59:35.601905 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/3 (d_p=31) added to bf_pm_port_map_db
2023-04-25 08:59:35.601919 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/3
2023-04-25 08:59:35.601947 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/0 (d_p=20) added to bf_pm_port_map_db
2023-04-25 08:59:35.601960 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/0
2023-04-25 08:59:35.601994 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/1 (d_p=21) added to bf_pm_port_map_db
2023-04-25 08:59:35.602008 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/1
2023-04-25 08:59:35.602030 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/2 (d_p=22) added to bf_pm_port_map_db
2023-04-25 08:59:35.602041 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/2
2023-04-25 08:59:35.602065 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/3 (d_p=23) added to bf_pm_port_map_db
2023-04-25 08:59:35.602078 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/3
2023-04-25 08:59:35.602101 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/0 (d_p=12) added to bf_pm_port_map_db
2023-04-25 08:59:35.602111 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/0
2023-04-25 08:59:35.602132 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/1 (d_p=13) added to bf_pm_port_map_db
2023-04-25 08:59:35.602147 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/1
2023-04-25 08:59:35.602172 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/2 (d_p=14) added to bf_pm_port_map_db
2023-04-25 08:59:35.602187 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/2
2023-04-25 08:59:35.602212 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/3 (d_p=15) added to bf_pm_port_map_db
2023-04-25 08:59:35.602227 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/3
2023-04-25 08:59:35.602250 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/0 (d_p=4) added to bf_pm_port_map_db
2023-04-25 08:59:35.602260 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/0
2023-04-25 08:59:35.602282 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/1 (d_p=5) added to bf_pm_port_map_db
2023-04-25 08:59:35.602307 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/1
2023-04-25 08:59:35.602328 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/2 (d_p=6) added to bf_pm_port_map_db
2023-04-25 08:59:35.602338 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/2
2023-04-25 08:59:35.602361 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/3 (d_p=7) added to bf_pm_port_map_db
2023-04-25 08:59:35.602386 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/3
2023-04-25 08:59:35.602409 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/0 (d_p=0) added to bf_pm_port_map_db
2023-04-25 08:59:35.602419 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/0
2023-04-25 08:59:35.602441 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/1 (d_p=1) added to bf_pm_port_map_db
2023-04-25 08:59:35.602456 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/1
2023-04-25 08:59:35.602478 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/2 (d_p=2) added to bf_pm_port_map_db
2023-04-25 08:59:35.602488 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/2
2023-04-25 08:59:35.602513 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/3 (d_p=3) added to bf_pm_port_map_db
2023-04-25 08:59:35.602526 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/3
2023-04-25 08:59:35.602548 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/0 (d_p=8) added to bf_pm_port_map_db
2023-04-25 08:59:35.602566 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/0
2023-04-25 08:59:35.602590 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/1 (d_p=9) added to bf_pm_port_map_db
2023-04-25 08:59:35.602600 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/1
2023-04-25 08:59:35.602624 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/2 (d_p=10) added to bf_pm_port_map_db
2023-04-25 08:59:35.602634 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/2
2023-04-25 08:59:35.602656 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/3 (d_p=11) added to bf_pm_port_map_db
2023-04-25 08:59:35.602669 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/3
2023-04-25 08:59:35.602691 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/0 (d_p=16) added to bf_pm_port_map_db
2023-04-25 08:59:35.602702 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/0
2023-04-25 08:59:35.602727 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/1 (d_p=17) added to bf_pm_port_map_db
2023-04-25 08:59:35.602740 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/1
2023-04-25 08:59:35.602765 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/2 (d_p=18) added to bf_pm_port_map_db
2023-04-25 08:59:35.602780 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/2
2023-04-25 08:59:35.602802 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/3 (d_p=19) added to bf_pm_port_map_db
2023-04-25 08:59:35.602812 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/3
2023-04-25 08:59:35.602834 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/0 (d_p=24) added to bf_pm_port_map_db
2023-04-25 08:59:35.602845 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/0
2023-04-25 08:59:35.602866 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/1 (d_p=25) added to bf_pm_port_map_db
2023-04-25 08:59:35.602882 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/1
2023-04-25 08:59:35.602906 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/2 (d_p=26) added to bf_pm_port_map_db
2023-04-25 08:59:35.602922 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/2
2023-04-25 08:59:35.602944 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/3 (d_p=27) added to bf_pm_port_map_db
2023-04-25 08:59:35.602954 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/3
2023-04-25 08:59:35.602976 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/0 (d_p=32) added to bf_pm_port_map_db
2023-04-25 08:59:35.602987 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/0
2023-04-25 08:59:35.603011 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/1 (d_p=33) added to bf_pm_port_map_db
2023-04-25 08:59:35.603024 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/1
2023-04-25 08:59:35.603058 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/2 (d_p=34) added to bf_pm_port_map_db
2023-04-25 08:59:35.603072 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/2
2023-04-25 08:59:35.603093 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/3 (d_p=35) added to bf_pm_port_map_db
2023-04-25 08:59:35.603103 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/3
2023-04-25 08:59:35.603137 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/0 (d_p=40) added to bf_pm_port_map_db
2023-04-25 08:59:35.603150 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/0
2023-04-25 08:59:35.603173 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/1 (d_p=41) added to bf_pm_port_map_db
2023-04-25 08:59:35.603191 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/1
2023-04-25 08:59:35.603213 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/2 (d_p=42) added to bf_pm_port_map_db
2023-04-25 08:59:35.603224 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/2
2023-04-25 08:59:35.603246 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/3 (d_p=43) added to bf_pm_port_map_db
2023-04-25 08:59:35.603260 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/3
2023-04-25 08:59:35.603282 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/0 (d_p=48) added to bf_pm_port_map_db
2023-04-25 08:59:35.603293 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/0
2023-04-25 08:59:35.603319 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/1 (d_p=49) added to bf_pm_port_map_db
2023-04-25 08:59:35.603332 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/1
2023-04-25 08:59:35.603353 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/2 (d_p=50) added to bf_pm_port_map_db
2023-04-25 08:59:35.603364 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/2
2023-04-25 08:59:35.603386 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/3 (d_p=51) added to bf_pm_port_map_db
2023-04-25 08:59:35.603399 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/3
2023-04-25 08:59:35.603423 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/0 (d_p=56) added to bf_pm_port_map_db
2023-04-25 08:59:35.603448 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/0
2023-04-25 08:59:35.603469 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/1 (d_p=57) added to bf_pm_port_map_db
2023-04-25 08:59:35.603479 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/1
2023-04-25 08:59:35.603499 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/2 (d_p=58) added to bf_pm_port_map_db
2023-04-25 08:59:35.603526 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/2
2023-04-25 08:59:35.603548 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/3 (d_p=59) added to bf_pm_port_map_db
2023-04-25 08:59:35.603559 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/3
2023-04-25 08:59:35.603582 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/0 (d_p=188) added to bf_pm_port_map_db
2023-04-25 08:59:35.603595 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/0
2023-04-25 08:59:35.603622 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/1 (d_p=189) added to bf_pm_port_map_db
2023-04-25 08:59:35.603636 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/1
2023-04-25 08:59:35.603658 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/2 (d_p=190) added to bf_pm_port_map_db
2023-04-25 08:59:35.603669 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/2
2023-04-25 08:59:35.603691 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/3 (d_p=191) added to bf_pm_port_map_db
2023-04-25 08:59:35.603701 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/3
2023-04-25 08:59:35.603725 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/0 (d_p=180) added to bf_pm_port_map_db
2023-04-25 08:59:35.603735 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/0
2023-04-25 08:59:35.603757 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/1 (d_p=181) added to bf_pm_port_map_db
2023-04-25 08:59:35.603768 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/1
2023-04-25 08:59:35.603795 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/2 (d_p=182) added to bf_pm_port_map_db
2023-04-25 08:59:35.603805 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/2
2023-04-25 08:59:35.603829 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/3 (d_p=183) added to bf_pm_port_map_db
2023-04-25 08:59:35.603843 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/3
2023-04-25 08:59:35.603868 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/0 (d_p=172) added to bf_pm_port_map_db
2023-04-25 08:59:35.603884 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/0
2023-04-25 08:59:35.603907 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/1 (d_p=173) added to bf_pm_port_map_db
2023-04-25 08:59:35.603917 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/1
2023-04-25 08:59:35.603938 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/2 (d_p=174) added to bf_pm_port_map_db
2023-04-25 08:59:35.603954 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/2
2023-04-25 08:59:35.603978 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/3 (d_p=175) added to bf_pm_port_map_db
2023-04-25 08:59:35.603994 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/3
2023-04-25 08:59:35.604017 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/0 (d_p=164) added to bf_pm_port_map_db
2023-04-25 08:59:35.604027 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/0
2023-04-25 08:59:35.604048 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/1 (d_p=165) added to bf_pm_port_map_db
2023-04-25 08:59:35.604065 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/1
2023-04-25 08:59:35.604087 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/2 (d_p=166) added to bf_pm_port_map_db
2023-04-25 08:59:35.604097 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/2
2023-04-25 08:59:35.604123 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/3 (d_p=167) added to bf_pm_port_map_db
2023-04-25 08:59:35.604137 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/3
2023-04-25 08:59:35.604159 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/0 (d_p=148) added to bf_pm_port_map_db
2023-04-25 08:59:35.604169 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/0
2023-04-25 08:59:35.604203 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/1 (d_p=149) added to bf_pm_port_map_db
2023-04-25 08:59:35.604216 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/1
2023-04-25 08:59:35.604237 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/2 (d_p=150) added to bf_pm_port_map_db
2023-04-25 08:59:35.604247 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/2
2023-04-25 08:59:35.604284 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/3 (d_p=151) added to bf_pm_port_map_db
2023-04-25 08:59:35.604297 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/3
2023-04-25 08:59:35.604319 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/0 (d_p=156) added to bf_pm_port_map_db
2023-04-25 08:59:35.604329 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/0
2023-04-25 08:59:35.604351 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/1 (d_p=157) added to bf_pm_port_map_db
2023-04-25 08:59:35.604367 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/1
2023-04-25 08:59:35.604398 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/2 (d_p=158) added to bf_pm_port_map_db
2023-04-25 08:59:35.604416 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/2
2023-04-25 08:59:35.604440 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/3 (d_p=159) added to bf_pm_port_map_db
2023-04-25 08:59:35.604450 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/3
2023-04-25 08:59:35.604474 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/0 (d_p=132) added to bf_pm_port_map_db
2023-04-25 08:59:35.604490 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/0
2023-04-25 08:59:35.604512 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/1 (d_p=133) added to bf_pm_port_map_db
2023-04-25 08:59:35.604523 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/1
2023-04-25 08:59:35.604546 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/2 (d_p=134) added to bf_pm_port_map_db
2023-04-25 08:59:35.604560 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/2
2023-04-25 08:59:35.604582 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/3 (d_p=135) added to bf_pm_port_map_db
2023-04-25 08:59:35.604592 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/3
2023-04-25 08:59:35.604614 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/0 (d_p=140) added to bf_pm_port_map_db
2023-04-25 08:59:35.604630 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/0
2023-04-25 08:59:35.604653 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/1 (d_p=141) added to bf_pm_port_map_db
2023-04-25 08:59:35.604663 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/1
2023-04-25 08:59:35.604687 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/2 (d_p=142) added to bf_pm_port_map_db
2023-04-25 08:59:35.604700 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/2
2023-04-25 08:59:35.604723 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/3 (d_p=143) added to bf_pm_port_map_db
2023-04-25 08:59:35.604733 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/3
2023-04-25 08:59:35.604755 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/0 (d_p=64) added to bf_pm_port_map_db
2023-04-25 08:59:35.604765 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/0
2023-04-25 08:59:35.604789 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/1 (d_p=65) added to bf_pm_port_map_db
2023-04-25 08:59:35.604799 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/1
2023-04-25 08:59:35.604821 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/2 (d_p=66) added to bf_pm_port_map_db
2023-04-25 08:59:35.604834 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/2
2023-04-25 08:59:35.604857 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/3 (d_p=67) added to bf_pm_port_map_db
2023-04-25 08:59:35.604867 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/3
2023-04-25 08:59:35.605054 DEBUG BF_PORT SDS : 24/ 0 : 0: 38:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605110 DEBUG BF_PORT SDS : 23/ 0 : 0: 30:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605141 DEBUG BF_PORT SDS : 22/ 0 : 0: 28:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605167 DEBUG BF_PORT SDS : 21/ 0 : 0: 20:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605192 DEBUG BF_PORT SDS : 20/ 0 : 0: 18:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605216 DEBUG BF_PORT SDS : 19/ 0 : 0: 10:-: Lane map: Rx: <3, 1, 2, 0> : Tx: <3, 1, 2, 0>
2023-04-25 08:59:35.605246 DEBUG BF_PORT SDS : 18/ 0 : 0:  8:-: Lane map: Rx: <3, 2, 0, 1> : Tx: <3, 2, 0, 1>
2023-04-25 08:59:35.605279 DEBUG BF_PORT SDS : 17/ 0 : 0:  0:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 08:59:35.605317 DEBUG BF_PORT SDS : 16/ 0 : 0:  4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605342 DEBUG BF_PORT SDS : 15/ 0 : 0:  c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605365 DEBUG BF_PORT SDS : 14/ 0 : 0: 14:-: Lane map: Rx: <0, 2, 1, 3> : Tx: <0, 2, 1, 3>
2023-04-25 08:59:35.605399 DEBUG BF_PORT SDS : 13/ 0 : 0: 1c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605424 DEBUG BF_PORT SDS : 12/ 0 : 0: 24:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605446 DEBUG BF_PORT SDS : 11/ 0 : 0: 2c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605468 DEBUG BF_PORT SDS : 10/ 0 : 0: 34:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605489 DEBUG BF_PORT SDS : 9/ 0 : 0: 3c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605510 DEBUG BF_PORT SDS : 8/ 0 : 0: b8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605530 DEBUG BF_PORT SDS : 7/ 0 : 0: b0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605551 DEBUG BF_PORT SDS : 6/ 0 : 0: a8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605571 DEBUG BF_PORT SDS : 5/ 0 : 0: a0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605590 DEBUG BF_PORT SDS : 4/ 0 : 0: 98:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605610 DEBUG BF_PORT SDS : 3/ 0 : 0: 90:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 08:59:35.605629 DEBUG BF_PORT SDS : 2/ 0 : 0: 88:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605648 DEBUG BF_PORT SDS : 1/ 0 : 0: 80:-: Lane map: Rx: <2, 0, 3, 1> : Tx: <2, 0, 3, 1>
2023-04-25 08:59:35.605682 DEBUG BF_PORT SDS : 31/ 0 : 0: 84:-: Lane map: Rx: <0, 3, 2, 1> : Tx: <0, 3, 2, 1>
2023-04-25 08:59:35.605726 DEBUG BF_PORT SDS : 32/ 0 : 0: 8c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605755 DEBUG BF_PORT SDS : 29/ 0 : 0: 94:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 08:59:35.605801 DEBUG BF_PORT SDS : 30/ 0 : 0: 9c:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 08:59:35.605831 DEBUG BF_PORT SDS : 28/ 0 : 0: a4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605861 DEBUG BF_PORT SDS : 27/ 0 : 0: ac:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605888 DEBUG BF_PORT SDS : 26/ 0 : 0: b4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605915 DEBUG BF_PORT SDS : 25/ 0 : 0: bc:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 08:59:35.605947 DEBUG BF_PORT SDS : 33/ 0 : 0: 40:-: Lane map: Rx: <1, 2, 0, 3> : Tx: <1, 2, 0, 3>
2023-04-25 08:59:35.646489 WARN  BF_LLD gpio pin pair 0 configured as i2c type

2023-04-25 08:59:35.646541 WARN  BF_LLD gpio pin pair 2 configured as i2c type

2023-04-25 08:59:36.075231 DEBUG BF_PLTFM PM_INTF QSFP    10 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 08:59:36.090200 DEBUG BF_PLTFM QSFP    10 : PRESENT
2023-04-25 08:59:36.120202 DEBUG BF_PLTFM QSFP    10 : SFF-8636
2023-04-25 08:59:36.120276 DEBUG BF_PLTFM QSFP    10 : Paged
2023-04-25 08:59:36.120300 DEBUG BF_PLTFM QSFP    10 : Lane count = 4
2023-04-25 08:59:36.534161 DEBUG BF_PLTFM QSFP    10 : Passive copper
2023-04-25 08:59:36.534236 DEBUG BF_PLTFM QSFP    10 : Update cache complete
2023-04-25 08:59:36.534263 DEBUG BF_PLTFM PM_INTF QSFP    10 : detect-st : 0 is-present : 1
2023-04-25 08:59:36.534336 DEBUG BF_PLTFM QSFPMSM 10 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 08:59:36.534370 DEBUG BF_PLTFM PM_INTF QSFP    12 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 08:59:36.549145 DEBUG BF_PLTFM QSFP    12 : PRESENT
2023-04-25 08:59:36.579147 DEBUG BF_PLTFM QSFP    12 : SFF-8636
2023-04-25 08:59:36.579199 DEBUG BF_PLTFM QSFP    12 : Flat
2023-04-25 08:59:36.579223 DEBUG BF_PLTFM QSFP    12 : Lane count = 4
2023-04-25 08:59:36.840169 DEBUG BF_PLTFM QSFP    12 : Passive copper
2023-04-25 08:59:36.840231 DEBUG BF_PLTFM QSFP    12 : Update cache complete
2023-04-25 08:59:36.840256 DEBUG BF_PLTFM PM_INTF QSFP    12 : detect-st : 0 is-present : 1
2023-04-25 08:59:36.840282 DEBUG BF_PLTFM QSFPMSM 12 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 08:59:36.840305 DEBUG BF_PLTFM PM_INTF QSFP    15 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 08:59:36.855164 DEBUG BF_PLTFM QSFP    15 : PRESENT
2023-04-25 08:59:36.885150 DEBUG BF_PLTFM QSFP    15 : SFF-8636
2023-04-25 08:59:36.885199 DEBUG BF_PLTFM QSFP    15 : Paged
2023-04-25 08:59:36.885221 DEBUG BF_PLTFM QSFP    15 : Lane count = 4
2023-04-25 08:59:37.299155 DEBUG BF_PLTFM QSFP    15 : Passive copper
2023-04-25 08:59:37.299232 DEBUG BF_PLTFM QSFP    15 : Update cache complete
2023-04-25 08:59:37.299258 DEBUG BF_PLTFM PM_INTF QSFP    15 : detect-st : 0 is-present : 1
2023-04-25 08:59:37.299301 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 08:59:37.299329 DEBUG BF_PLTFM PM_INTF QSFP    16 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 08:59:37.314153 DEBUG BF_PLTFM QSFP    16 : PRESENT
2023-04-25 08:59:37.344155 DEBUG BF_PLTFM QSFP    16 : SFF-8636
2023-04-25 08:59:37.344207 DEBUG BF_PLTFM QSFP    16 : Flat
2023-04-25 08:59:37.344230 DEBUG BF_PLTFM QSFP    16 : Lane count = 4
2023-04-25 08:59:37.605217 DEBUG BF_PLTFM QSFP    16 : Passive copper
2023-04-25 08:59:37.605288 DEBUG BF_PLTFM QSFP    16 : Update cache complete
2023-04-25 08:59:37.605324 DEBUG BF_PLTFM PM_INTF QSFP    16 : detect-st : 0 is-present : 1
2023-04-25 08:59:37.605379 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 08:59:37.605409 DEBUG BF_PLTFM PM_INTF QSFP    21 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 08:59:37.620179 DEBUG BF_PLTFM QSFP    21 : PRESENT
2023-04-25 08:59:37.650225 DEBUG BF_PLTFM QSFP    21 : SFF-8636
2023-04-25 08:59:37.650296 DEBUG BF_PLTFM QSFP    21 : Paged
2023-04-25 08:59:37.650321 DEBUG BF_PLTFM QSFP    21 : Lane count = 4
2023-04-25 08:59:38.040230 DEBUG BF_PLTFM QSFP    21 : Active/Optical
2023-04-25 08:59:38.040323 DEBUG BF_PLTFM QSFP    21 : Update cache complete
2023-04-25 08:59:38.040359 DEBUG BF_PLTFM PM_INTF QSFP    21 : detect-st : 0 is-present : 1
2023-04-25 08:59:38.040442 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 08:59:38.040493 DEBUG BF_PLTFM bf_pm_cold_init:813 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in default FSM
2023-04-25 08:59:38.040531 DEBUG BF_PLTFM bf_pm_cold_init:835 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in tx-mode FSM
2023-04-25 08:59:38.041248 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/0:1(an_eligibility)
2023-04-25 08:59:38.041330 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/0:1(ready)
2023-04-25 08:59:38.041361 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/1:1(an_eligibility)
2023-04-25 08:59:38.041392 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/1:1(ready)
2023-04-25 08:59:38.041415 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/2:1(an_eligibility)
2023-04-25 08:59:38.041444 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/2:1(ready)
2023-04-25 08:59:38.041467 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/3:1(an_eligibility)
2023-04-25 08:59:38.041489 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/3:1(ready)
2023-04-25 08:59:38.041513 DEBUG BF_PLTFM QSFPMSM 10 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 08:59:38.041993 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/0:1(an_eligibility)
2023-04-25 08:59:38.042024 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/0:1(ready)
2023-04-25 08:59:38.042047 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/1:1(an_eligibility)
2023-04-25 08:59:38.042070 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/1:1(ready)
2023-04-25 08:59:38.042116 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/2:1(an_eligibility)
2023-04-25 08:59:38.042142 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/2:1(ready)
2023-04-25 08:59:38.042171 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/3:1(an_eligibility)
2023-04-25 08:59:38.042194 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/3:1(ready)
2023-04-25 08:59:38.042217 DEBUG BF_PLTFM QSFPMSM 12 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 08:59:38.042684 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/0:1(an_eligibility)
2023-04-25 08:59:38.042712 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/0:1(ready)
2023-04-25 08:59:38.042735 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/1:1(an_eligibility)
2023-04-25 08:59:38.042765 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/1:1(ready)
2023-04-25 08:59:38.042789 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/2:1(an_eligibility)
2023-04-25 08:59:38.042811 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/2:1(ready)
2023-04-25 08:59:38.042834 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/3:1(an_eligibility)
2023-04-25 08:59:38.042857 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/3:1(ready)
2023-04-25 08:59:38.042880 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 08:59:38.043345 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/0:1(an_eligibility)
2023-04-25 08:59:38.043374 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/0:1(ready)
2023-04-25 08:59:38.043398 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/1:1(an_eligibility)
2023-04-25 08:59:38.043421 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/1:1(ready)
2023-04-25 08:59:38.043443 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/2:1(an_eligibility)
2023-04-25 08:59:38.043466 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/2:1(ready)
2023-04-25 08:59:38.043488 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/3:1(an_eligibility)
2023-04-25 08:59:38.043511 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/3:1(ready)
2023-04-25 08:59:38.043534 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 08:59:38.043568 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-04-25 08:59:38.043595 DEBUG BF_PLTFM QSFP    21 : True
2023-04-25 08:59:38.053160 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-04-25 08:59:38.065164 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_WAIT_T_RESET     (1ms)
2023-04-25 08:59:38.066364 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-04-25 08:59:38.066406 DEBUG BF_PLTFM QSFP    21 : False
2023-04-25 08:59:38.075181 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_T_RESET     --> QSFP_FSM_ST_WAIT_TON_TXDIS   (2000ms)
2023-04-25 08:59:38.094099 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 68 add.
2023-04-25 08:59:38.094326 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 68
2023-04-25 08:59:38.094384 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:59:38.095215 INFO  BF_DVM Dev 0 port 68 added sts Success (0)
2023-04-25 08:59:38.095242 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:59:38.095256 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-04-25 08:59:38.095629 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 192 add.
2023-04-25 08:59:38.095810 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 192
2023-04-25 08:59:38.095851 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:59:38.096509 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 08:59:38.096530 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-04-25 08:59:38.096717 INFO  BF_DVM Dev 0 port 192 added sts Success (0)
2023-04-25 08:59:38.097127 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 196 add.
2023-04-25 08:59:38.097322 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 196
2023-04-25 08:59:38.097367 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 08:59:38.098226 INFO  BF_DVM Dev 0 port 196 added sts Success (0)
2023-04-25 08:59:38.098249 DEBUG BF_SWITCHD bf_switchd: dev_id 0 initialized
2023-04-25 08:59:38.098286 DEBUG BF_SWITCHD bf_switchd: initialized 1 devices
2023-04-25 08:59:38.098435 DEBUG BF_SWITCHD bf_switchd: thrift initialized for agent : 0
2023-04-25 08:59:38.098478 DEBUG BF_SWITCHD bf_switchd: spawning cli server thread
2023-04-25 08:59:38.098696 DEBUG BF_SWITCHD bf_switchd: spawning driver shell
2023-04-25 08:59:38.098794 DEBUG BF_SWITCHD bf_switchd: server started - listening on port 9999
2023-04-25 08:59:39.601069 DEBUG BF_PLTFM PM_INTF QSFP Scan started..
2023-04-25 08:59:40.141341 DEBUG BF_PLTFM QSFP    21 : Clear existing alarms..
2023-04-25 08:59:40.156199 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 0f 00 00 01 00 00 55 55 55 55 55 55
2023-04-25 08:59:40.156256 DEBUG BF_PLTFM QSFP    21 : IntL : 0 -> 1
2023-04-25 08:59:40.156284 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> 0 : [3:0] Rx LOS: f -> f
2023-04-25 08:59:40.156322 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 00 -> 01
2023-04-25 08:59:40.156357 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-04-25 08:59:40.156380 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-04-25 08:59:40.156425 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH1/2: 00 -> 55
2023-04-25 08:59:40.156448 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH3/4: 00 -> 55
2023-04-25 08:59:40.156469 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH1/2: 00 -> 55
2023-04-25 08:59:40.156490 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH3/4: 00 -> 55
2023-04-25 08:59:40.156511 DEBUG BF_PLTFM QSFP    21 : Now check for current alarms..
2023-04-25 08:59:40.171205 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 0f 00 00 00 00 00 55 55 55 55 55 55
2023-04-25 08:59:40.171269 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 01 -> 00
2023-04-25 08:59:40.171314 DEBUG BF_PLTFM QSFP    21 : TX_DISABLE, mask=0xf, new value=1
2023-04-25 08:59:40.595268 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TON_TXDIS   --> QSFP_FSM_ST_WAIT_LOWPWR      (0ms)
2023-04-25 08:59:40.596451 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_LOWPWR      --> QSFP_FSM_ST_DP_DEACTIVATE    (0ms)
2023-04-25 08:59:40.600164 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_DP_DEACTIVATE    --> QSFP_FSM_ST_TOFF_LPMODE      (100ms)
2023-04-25 08:59:40.812253 DEBUG BF_PLTFM QSFP    21 : value read from qsfp Power Control byte : 0x0
2023-04-25 08:59:40.821250 DEBUG BF_PLTFM QSFP    21 : value Written to new Power Control byte : 0x1
2023-04-25 08:59:40.821811 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/0:0(an_eligibility)
2023-04-25 08:59:40.821848 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/0:1(ready)
2023-04-25 08:59:40.821873 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/1:0(an_eligibility)
2023-04-25 08:59:40.821896 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/1:1(ready)
2023-04-25 08:59:40.821923 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/2:0(an_eligibility)
2023-04-25 08:59:40.821946 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/2:1(ready)
2023-04-25 08:59:40.821969 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/3:0(an_eligibility)
2023-04-25 08:59:40.821991 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/3:1(ready)
2023-04-25 08:59:40.822014 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_TOFF_LPMODE      --> QSFP_FSM_ST_WAIT_TOFF_LPMODE (300ms)
2023-04-25 08:59:41.197134 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TOFF_LPMODE --> QSFP_FSM_ST_DETECTED         (300ms)
2023-04-25 08:59:41.612201 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 ff 0f ff 00 00 00 55 55 55 55 55 55
2023-04-25 08:59:41.612279 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: 0 -> f : [3:0] Rx LOS: f -> f
2023-04-25 08:59:41.612307 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx Adapt EQ Fault: 0 -> 0 : [3:0] Tx Laser fault: 0 -> f
2023-04-25 08:59:41.612329 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> f : [3:0] Rx CDR LOL: 0 -> f
2023-04-25 08:59:41.627240 DEBUG BF_PLTFM QSFP    21 : dev_port=32 : LOS=1
2023-04-25 08:59:41.627291 DEBUG BF_PLTFM QSFP    21 : dev_port=33 : LOS=1
2023-04-25 08:59:41.627316 DEBUG BF_PLTFM QSFP    21 : dev_port=34 : LOS=1
2023-04-25 08:59:41.627338 DEBUG BF_PLTFM QSFP    21 : dev_port=35 : LOS=1
2023-04-25 09:00:08.737731 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.737948 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.737995 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-04-25 09:00:08.738094 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.738250 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 09:00:08.738303 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:00:08.755918 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:00:08.755954 DEBUG BF_PORT MAC: DIS: 0:19:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.756404 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 12 add.
2023-04-25 09:00:08.756653 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:00:08.756681 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:00:08.756702 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.757393 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.757438 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-04-25 09:00:08.757621 INFO  BF_DVM Dev 0 port 12 added sts Success (0)
2023-04-25 09:00:08.757657 INFO  BF_PM bf_pm_port_direction_clear:5226 0:15/0
2023-04-25 09:00:08.757695 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:3c 

2023-04-25 09:00:08.760517 DEBUG BF_PORT SDS :0: 12:0: MAP: Rx inv=1
2023-04-25 09:00:08.760671 DEBUG BF_PORT SDS :0: 12:0: MAP: Tx inv=1
2023-04-25 09:00:08.760802 DEBUG BF_PORT SDS :0: 12:1: MAP: Rx inv=1
2023-04-25 09:00:08.760929 DEBUG BF_PORT SDS :0: 12:1: MAP: Tx inv=1
2023-04-25 09:00:08.761054 DEBUG BF_PORT SDS :0: 12:2: MAP: Rx inv=0
2023-04-25 09:00:08.761176 DEBUG BF_PORT SDS :0: 12:2: MAP: Tx inv=1
2023-04-25 09:00:08.761300 DEBUG BF_PORT SDS :0: 12:3: MAP: Rx inv=0
2023-04-25 09:00:08.761423 DEBUG BF_PORT SDS :0: 12:3: MAP: Tx inv=1
2023-04-25 09:00:08.766387 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.0: AVDD
2023-04-25 09:00:08.766520 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.1: AVDD
2023-04-25 09:00:08.766643 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.2: AVDD
2023-04-25 09:00:08.766765 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.3: AVDD
2023-04-25 09:00:08.766981 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.767031 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.767055 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-04-25 09:00:08.767078 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.767166 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 09:00:08.767187 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:00:08.784224 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:00:08.784250 DEBUG BF_PORT MAC: DIS: 0:17:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.784648 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 4 add.
2023-04-25 09:00:08.784907 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:00:08.784945 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:00:08.784959 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.785635 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.785654 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-04-25 09:00:08.785825 INFO  BF_DVM Dev 0 port 4 added sts Success (0)
2023-04-25 09:00:08.785844 INFO  BF_PM bf_pm_port_direction_clear:5226 0:16/0
2023-04-25 09:00:08.785859 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:40 

2023-04-25 09:00:08.788528 DEBUG BF_PORT SDS :0:  4:0: MAP: Rx inv=0
2023-04-25 09:00:08.788667 DEBUG BF_PORT SDS :0:  4:0: MAP: Tx inv=1
2023-04-25 09:00:08.788793 DEBUG BF_PORT SDS :0:  4:1: MAP: Rx inv=0
2023-04-25 09:00:08.788922 DEBUG BF_PORT SDS :0:  4:1: MAP: Tx inv=1
2023-04-25 09:00:08.789044 DEBUG BF_PORT SDS :0:  4:2: MAP: Rx inv=1
2023-04-25 09:00:08.789172 DEBUG BF_PORT SDS :0:  4:2: MAP: Tx inv=1
2023-04-25 09:00:08.789295 DEBUG BF_PORT SDS :0:  4:3: MAP: Rx inv=1
2023-04-25 09:00:08.789416 DEBUG BF_PORT SDS :0:  4:3: MAP: Tx inv=1
2023-04-25 09:00:08.794346 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.0: AVDD
2023-04-25 09:00:08.794476 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.1: AVDD
2023-04-25 09:00:08.794599 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.2: AVDD
2023-04-25 09:00:08.794721 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.3: AVDD
2023-04-25 09:00:08.794948 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:1/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.794993 DEBUG BF_PORT 0:128: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.795009 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:128:64(speed):0(fec)
2023-04-25 09:00:08.795030 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.795116 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 09:00:08.795136 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 09:00:08.810991 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 09:00:08.811019 DEBUG BF_PORT MAC: DIS: 0:47:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.811417 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 128 add.
2023-04-25 09:00:08.811636 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:00:08.811656 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:00:08.811668 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.812328 DEBUG BF_PORT 0:128: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.812346 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:128:64(speed):0(fec)
2023-04-25 09:00:08.812517 INFO  BF_DVM Dev 0 port 128 added sts Success (0)
2023-04-25 09:00:08.812537 INFO  BF_PM bf_pm_port_direction_clear:5226 0:1/0
2023-04-25 09:00:08.812552 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:4 

2023-04-25 09:00:08.815515 DEBUG BF_PORT SDS :0:128:0: MAP: Rx inv=1
2023-04-25 09:00:08.815665 DEBUG BF_PORT SDS :0:128:0: MAP: Tx inv=1
2023-04-25 09:00:08.815786 DEBUG BF_PORT SDS :0:128:1: MAP: Rx inv=1
2023-04-25 09:00:08.815901 DEBUG BF_PORT SDS :0:128:1: MAP: Tx inv=1
2023-04-25 09:00:08.816014 DEBUG BF_PORT SDS :0:128:2: MAP: Rx inv=0
2023-04-25 09:00:08.816127 DEBUG BF_PORT SDS :0:128:2: MAP: Tx inv=1
2023-04-25 09:00:08.816242 DEBUG BF_PORT SDS :0:128:3: MAP: Rx inv=0
2023-04-25 09:00:08.816353 DEBUG BF_PORT SDS :0:128:3: MAP: Tx inv=1
2023-04-25 09:00:08.820893 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.0: AVDD
2023-04-25 09:00:08.821015 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.1: AVDD
2023-04-25 09:00:08.821131 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.2: AVDD
2023-04-25 09:00:08.821259 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.3: AVDD
2023-04-25 09:00:08.821484 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:2/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.821518 DEBUG BF_PORT 0:136: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.821531 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:136:64(speed):0(fec)
2023-04-25 09:00:08.821552 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.821637 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 09:00:08.821658 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 09:00:08.837385 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 09:00:08.837411 DEBUG BF_PORT MAC: DIS: 0:45:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.837804 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 136 add.
2023-04-25 09:00:08.838027 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:00:08.838048 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:00:08.838060 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.838715 DEBUG BF_PORT 0:136: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.838733 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:136:64(speed):0(fec)
2023-04-25 09:00:08.838904 INFO  BF_DVM Dev 0 port 136 added sts Success (0)
2023-04-25 09:00:08.838922 INFO  BF_PM bf_pm_port_direction_clear:5226 0:2/0
2023-04-25 09:00:08.838937 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:8 

2023-04-25 09:00:08.842532 DEBUG BF_PORT SDS :0:136:0: MAP: Rx inv=0
2023-04-25 09:00:08.842678 DEBUG BF_PORT SDS :0:136:0: MAP: Tx inv=1
2023-04-25 09:00:08.842794 DEBUG BF_PORT SDS :0:136:1: MAP: Rx inv=0
2023-04-25 09:00:08.842908 DEBUG BF_PORT SDS :0:136:1: MAP: Tx inv=1
2023-04-25 09:00:08.843021 DEBUG BF_PORT SDS :0:136:2: MAP: Rx inv=1
2023-04-25 09:00:08.843135 DEBUG BF_PORT SDS :0:136:2: MAP: Tx inv=1
2023-04-25 09:00:08.843247 DEBUG BF_PORT SDS :0:136:3: MAP: Rx inv=1
2023-04-25 09:00:08.843360 DEBUG BF_PORT SDS :0:136:3: MAP: Tx inv=0
2023-04-25 09:00:08.847876 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.0: AVDD
2023-04-25 09:00:08.847999 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.1: AVDD
2023-04-25 09:00:08.848113 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.2: AVDD
2023-04-25 09:00:08.848227 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.3: AVDD
2023-04-25 09:00:08.848466 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:3/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.848521 DEBUG BF_PORT 0:144: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.848537 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:144:64(speed):0(fec)
2023-04-25 09:00:08.848558 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.848645 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 09:00:08.848671 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 09:00:08.864396 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 09:00:08.864422 DEBUG BF_PORT MAC: DIS: 0:43:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.864818 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 144 add.
2023-04-25 09:00:08.865038 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:00:08.865060 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:00:08.865073 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.865757 DEBUG BF_PORT 0:144: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.865776 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:144:64(speed):0(fec)
2023-04-25 09:00:08.865948 INFO  BF_DVM Dev 0 port 144 added sts Success (0)
2023-04-25 09:00:08.865977 INFO  BF_PM bf_pm_port_direction_clear:5226 0:3/0
2023-04-25 09:00:08.865993 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:c 

2023-04-25 09:00:08.869580 DEBUG BF_PORT SDS :0:144:0: MAP: Rx inv=0
2023-04-25 09:00:08.869772 DEBUG BF_PORT SDS :0:144:0: MAP: Tx inv=0
2023-04-25 09:00:08.869915 DEBUG BF_PORT SDS :0:144:1: MAP: Rx inv=1
2023-04-25 09:00:08.870032 DEBUG BF_PORT SDS :0:144:1: MAP: Tx inv=0
2023-04-25 09:00:08.870148 DEBUG BF_PORT SDS :0:144:2: MAP: Rx inv=0
2023-04-25 09:00:08.870263 DEBUG BF_PORT SDS :0:144:2: MAP: Tx inv=0
2023-04-25 09:00:08.870379 DEBUG BF_PORT SDS :0:144:3: MAP: Rx inv=0
2023-04-25 09:00:08.870494 DEBUG BF_PORT SDS :0:144:3: MAP: Tx inv=1
2023-04-25 09:00:08.875020 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.0: AVDD
2023-04-25 09:00:08.875144 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.1: AVDD
2023-04-25 09:00:08.875262 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.2: AVDD
2023-04-25 09:00:08.875377 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.3: AVDD
2023-04-25 09:00:08.875602 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:4/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.875648 DEBUG BF_PORT 0:152: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.875665 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:152:64(speed):0(fec)
2023-04-25 09:00:08.875693 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.875800 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 09:00:08.875915 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 09:00:08.892256 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 09:00:08.892291 DEBUG BF_PORT MAC: DIS: 0:41:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.892713 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 152 add.
2023-04-25 09:00:08.892942 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:00:08.892964 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:00:08.892976 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.893628 DEBUG BF_PORT 0:152: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.893645 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:152:64(speed):0(fec)
2023-04-25 09:00:08.893817 INFO  BF_DVM Dev 0 port 152 added sts Success (0)
2023-04-25 09:00:08.893835 INFO  BF_PM bf_pm_port_direction_clear:5226 0:4/0
2023-04-25 09:00:08.893852 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:10 

2023-04-25 09:00:08.896496 DEBUG BF_PORT SDS :0:152:0: MAP: Rx inv=0
2023-04-25 09:00:08.896643 DEBUG BF_PORT SDS :0:152:0: MAP: Tx inv=1
2023-04-25 09:00:08.896762 DEBUG BF_PORT SDS :0:152:1: MAP: Rx inv=0
2023-04-25 09:00:08.896875 DEBUG BF_PORT SDS :0:152:1: MAP: Tx inv=1
2023-04-25 09:00:08.896989 DEBUG BF_PORT SDS :0:152:2: MAP: Rx inv=1
2023-04-25 09:00:08.897101 DEBUG BF_PORT SDS :0:152:2: MAP: Tx inv=1
2023-04-25 09:00:08.897214 DEBUG BF_PORT SDS :0:152:3: MAP: Rx inv=1
2023-04-25 09:00:08.897328 DEBUG BF_PORT SDS :0:152:3: MAP: Tx inv=0
2023-04-25 09:00:08.901864 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.0: AVDD
2023-04-25 09:00:08.901986 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.1: AVDD
2023-04-25 09:00:08.902100 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.2: AVDD
2023-04-25 09:00:08.902214 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.3: AVDD
2023-04-25 09:00:08.902661 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:5/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.902722 DEBUG BF_PORT 0:160: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.902739 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:160:64(speed):0(fec)
2023-04-25 09:00:08.902762 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.902852 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 09:00:08.902891 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 09:00:08.918657 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 09:00:08.918685 DEBUG BF_PORT MAC: DIS: 0:39:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.919084 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 160 add.
2023-04-25 09:00:08.919304 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:00:08.919332 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:00:08.919346 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.920042 DEBUG BF_PORT 0:160: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.920080 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:160:64(speed):0(fec)
2023-04-25 09:00:08.920285 INFO  BF_DVM Dev 0 port 160 added sts Success (0)
2023-04-25 09:00:08.920319 INFO  BF_PM bf_pm_port_direction_clear:5226 0:5/0
2023-04-25 09:00:08.920347 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:14 

2023-04-25 09:00:08.930568 DEBUG BF_PORT SDS :0:160:0: MAP: Rx inv=1
2023-04-25 09:00:08.930720 DEBUG BF_PORT SDS :0:160:0: MAP: Tx inv=1
2023-04-25 09:00:08.930855 DEBUG BF_PORT SDS :0:160:1: MAP: Rx inv=1
2023-04-25 09:00:08.930980 DEBUG BF_PORT SDS :0:160:1: MAP: Tx inv=1
2023-04-25 09:00:08.931109 DEBUG BF_PORT SDS :0:160:2: MAP: Rx inv=0
2023-04-25 09:00:08.931242 DEBUG BF_PORT SDS :0:160:2: MAP: Tx inv=1
2023-04-25 09:00:08.931368 DEBUG BF_PORT SDS :0:160:3: MAP: Rx inv=0
2023-04-25 09:00:08.931498 DEBUG BF_PORT SDS :0:160:3: MAP: Tx inv=1
2023-04-25 09:00:08.936164 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.0: AVDD
2023-04-25 09:00:08.936298 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.1: AVDD
2023-04-25 09:00:08.936432 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.2: AVDD
2023-04-25 09:00:08.936561 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.3: AVDD
2023-04-25 09:00:08.937053 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:6/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.937190 DEBUG BF_PORT 0:168: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.937294 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:168:64(speed):0(fec)
2023-04-25 09:00:08.937375 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.937515 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 09:00:08.937557 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 09:00:08.953834 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 09:00:08.953861 DEBUG BF_PORT MAC: DIS: 0:37:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.954258 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 168 add.
2023-04-25 09:00:08.954477 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:00:08.954499 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:00:08.954512 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.955197 DEBUG BF_PORT 0:168: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.955233 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:168:64(speed):0(fec)
2023-04-25 09:00:08.955426 INFO  BF_DVM Dev 0 port 168 added sts Success (0)
2023-04-25 09:00:08.955470 INFO  BF_PM bf_pm_port_direction_clear:5226 0:6/0
2023-04-25 09:00:08.955498 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:18 

2023-04-25 09:00:08.958585 DEBUG BF_PORT SDS :0:168:0: MAP: Rx inv=0
2023-04-25 09:00:08.958740 DEBUG BF_PORT SDS :0:168:0: MAP: Tx inv=1
2023-04-25 09:00:08.958880 DEBUG BF_PORT SDS :0:168:1: MAP: Rx inv=0
2023-04-25 09:00:08.959006 DEBUG BF_PORT SDS :0:168:1: MAP: Tx inv=1
2023-04-25 09:00:08.959120 DEBUG BF_PORT SDS :0:168:2: MAP: Rx inv=1
2023-04-25 09:00:08.959239 DEBUG BF_PORT SDS :0:168:2: MAP: Tx inv=1
2023-04-25 09:00:08.959367 DEBUG BF_PORT SDS :0:168:3: MAP: Rx inv=1
2023-04-25 09:00:08.959482 DEBUG BF_PORT SDS :0:168:3: MAP: Tx inv=1
2023-04-25 09:00:08.964040 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.0: AVDD
2023-04-25 09:00:08.964163 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.1: AVDD
2023-04-25 09:00:08.964280 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.2: AVDD
2023-04-25 09:00:08.964396 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.3: AVDD
2023-04-25 09:00:08.964822 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:7/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.964872 DEBUG BF_PORT 0:176: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.964888 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:176:64(speed):0(fec)
2023-04-25 09:00:08.964909 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.965008 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 09:00:08.965039 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 09:00:08.980861 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 09:00:08.980888 DEBUG BF_PORT MAC: DIS: 0:35:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:08.981287 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 176 add.
2023-04-25 09:00:08.981503 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:00:08.981523 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:00:08.981537 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:08.982193 DEBUG BF_PORT 0:176: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.982211 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:176:64(speed):0(fec)
2023-04-25 09:00:08.982382 INFO  BF_DVM Dev 0 port 176 added sts Success (0)
2023-04-25 09:00:08.982401 INFO  BF_PM bf_pm_port_direction_clear:5226 0:7/0
2023-04-25 09:00:08.982416 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:1c 

2023-04-25 09:00:08.985577 DEBUG BF_PORT SDS :0:176:0: MAP: Rx inv=1
2023-04-25 09:00:08.985735 DEBUG BF_PORT SDS :0:176:0: MAP: Tx inv=1
2023-04-25 09:00:08.985853 DEBUG BF_PORT SDS :0:176:1: MAP: Rx inv=1
2023-04-25 09:00:08.985965 DEBUG BF_PORT SDS :0:176:1: MAP: Tx inv=1
2023-04-25 09:00:08.986080 DEBUG BF_PORT SDS :0:176:2: MAP: Rx inv=0
2023-04-25 09:00:08.986194 DEBUG BF_PORT SDS :0:176:2: MAP: Tx inv=1
2023-04-25 09:00:08.986307 DEBUG BF_PORT SDS :0:176:3: MAP: Rx inv=0
2023-04-25 09:00:08.986421 DEBUG BF_PORT SDS :0:176:3: MAP: Tx inv=1
2023-04-25 09:00:08.990956 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.0: AVDD
2023-04-25 09:00:08.991079 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.1: AVDD
2023-04-25 09:00:08.991195 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.2: AVDD
2023-04-25 09:00:08.991308 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.3: AVDD
2023-04-25 09:00:08.991720 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:8/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:08.991774 DEBUG BF_PORT 0:184: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:08.991795 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:184:64(speed):0(fec)
2023-04-25 09:00:08.991830 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:08.991927 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 09:00:08.991957 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 09:00:09.007787 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 09:00:09.007820 DEBUG BF_PORT MAC: DIS: 0:33:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.008213 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 184 add.
2023-04-25 09:00:09.008439 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:00:09.008463 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:00:09.008486 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.009145 DEBUG BF_PORT 0:184: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.009164 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:184:64(speed):0(fec)
2023-04-25 09:00:09.009336 INFO  BF_DVM Dev 0 port 184 added sts Success (0)
2023-04-25 09:00:09.009354 INFO  BF_PM bf_pm_port_direction_clear:5226 0:8/0
2023-04-25 09:00:09.009369 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:20 

2023-04-25 09:00:09.012514 DEBUG BF_PORT SDS :0:184:0: MAP: Rx inv=0
2023-04-25 09:00:09.012652 DEBUG BF_PORT SDS :0:184:0: MAP: Tx inv=1
2023-04-25 09:00:09.012768 DEBUG BF_PORT SDS :0:184:1: MAP: Rx inv=0
2023-04-25 09:00:09.012882 DEBUG BF_PORT SDS :0:184:1: MAP: Tx inv=1
2023-04-25 09:00:09.012996 DEBUG BF_PORT SDS :0:184:2: MAP: Rx inv=1
2023-04-25 09:00:09.013110 DEBUG BF_PORT SDS :0:184:2: MAP: Tx inv=1
2023-04-25 09:00:09.013225 DEBUG BF_PORT SDS :0:184:3: MAP: Rx inv=1
2023-04-25 09:00:09.013337 DEBUG BF_PORT SDS :0:184:3: MAP: Tx inv=1
2023-04-25 09:00:09.017877 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.0: AVDD
2023-04-25 09:00:09.018000 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.1: AVDD
2023-04-25 09:00:09.018115 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.2: AVDD
2023-04-25 09:00:09.018231 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.3: AVDD
2023-04-25 09:00:09.018630 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:9/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.018692 DEBUG BF_PORT 0:60: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.018716 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:60:64(speed):0(fec)
2023-04-25 09:00:09.018746 DEBUG BF_PORT PRT :0: 60:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.018858 DEBUG BF_PORT PRT :0: 60:-: Disable MAC Rx
2023-04-25 09:00:09.018945 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = false
2023-04-25 09:00:09.036326 DEBUG BF_PORT MAC: DIS: 0:31:0 : Disable channel
2023-04-25 09:00:09.036355 DEBUG BF_PORT MAC: DIS: 0:31:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.036769 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 60 add.
2023-04-25 09:00:09.036989 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:00:09.037010 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:00:09.037023 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.037709 DEBUG BF_PORT 0:60: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.037729 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:60:64(speed):0(fec)
2023-04-25 09:00:09.037908 INFO  BF_DVM Dev 0 port 60 added sts Success (0)
2023-04-25 09:00:09.037942 INFO  BF_PM bf_pm_port_direction_clear:5226 0:9/0
2023-04-25 09:00:09.037971 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:24 

2023-04-25 09:00:09.041561 DEBUG BF_PORT SDS :0: 60:0: MAP: Rx inv=1
2023-04-25 09:00:09.041717 DEBUG BF_PORT SDS :0: 60:0: MAP: Tx inv=1
2023-04-25 09:00:09.041853 DEBUG BF_PORT SDS :0: 60:1: MAP: Rx inv=1
2023-04-25 09:00:09.041981 DEBUG BF_PORT SDS :0: 60:1: MAP: Tx inv=1
2023-04-25 09:00:09.042110 DEBUG BF_PORT SDS :0: 60:2: MAP: Rx inv=0
2023-04-25 09:00:09.042234 DEBUG BF_PORT SDS :0: 60:2: MAP: Tx inv=1
2023-04-25 09:00:09.042356 DEBUG BF_PORT SDS :0: 60:3: MAP: Rx inv=0
2023-04-25 09:00:09.042478 DEBUG BF_PORT SDS :0: 60:3: MAP: Tx inv=1
2023-04-25 09:00:09.047398 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.0: AVDD
2023-04-25 09:00:09.047531 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.1: AVDD
2023-04-25 09:00:09.047657 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.2: AVDD
2023-04-25 09:00:09.047778 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.3: AVDD
2023-04-25 09:00:09.048329 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:10/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.048468 DEBUG BF_PORT 0:52: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.048521 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:52:64(speed):0(fec)
2023-04-25 09:00:09.048577 DEBUG BF_PORT PRT :0: 52:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.048691 DEBUG BF_PORT PRT :0: 52:-: Disable MAC Rx
2023-04-25 09:00:09.048738 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = false
2023-04-25 09:00:09.066380 DEBUG BF_PORT MAC: DIS: 0:29:0 : Disable channel
2023-04-25 09:00:09.066407 DEBUG BF_PORT MAC: DIS: 0:29:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.066803 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 52 add.
2023-04-25 09:00:09.067018 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:00:09.067038 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:00:09.067051 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.067709 DEBUG BF_PORT 0:52: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.067728 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:52:64(speed):0(fec)
2023-04-25 09:00:09.067899 INFO  BF_DVM Dev 0 port 52 added sts Success (0)
2023-04-25 09:00:09.067917 INFO  BF_PM bf_pm_port_direction_clear:5226 0:10/0
2023-04-25 09:00:09.067933 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:28 

2023-04-25 09:00:09.071546 DEBUG BF_PORT SDS :0: 52:0: MAP: Rx inv=0
2023-04-25 09:00:09.071687 DEBUG BF_PORT SDS :0: 52:0: MAP: Tx inv=1
2023-04-25 09:00:09.071812 DEBUG BF_PORT SDS :0: 52:1: MAP: Rx inv=0
2023-04-25 09:00:09.071935 DEBUG BF_PORT SDS :0: 52:1: MAP: Tx inv=1
2023-04-25 09:00:09.072058 DEBUG BF_PORT SDS :0: 52:2: MAP: Rx inv=1
2023-04-25 09:00:09.072178 DEBUG BF_PORT SDS :0: 52:2: MAP: Tx inv=1
2023-04-25 09:00:09.072302 DEBUG BF_PORT SDS :0: 52:3: MAP: Rx inv=1
2023-04-25 09:00:09.072425 DEBUG BF_PORT SDS :0: 52:3: MAP: Tx inv=1
2023-04-25 09:00:09.077371 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.0: AVDD
2023-04-25 09:00:09.077503 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.1: AVDD
2023-04-25 09:00:09.077628 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.2: AVDD
2023-04-25 09:00:09.077752 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.3: AVDD
2023-04-25 09:00:09.078204 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:11/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.078278 DEBUG BF_PORT 0:44: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.078303 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:44:64(speed):0(fec)
2023-04-25 09:00:09.078335 DEBUG BF_PORT PRT :0: 44:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.078434 DEBUG BF_PORT PRT :0: 44:-: Disable MAC Rx
2023-04-25 09:00:09.078472 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = false
2023-04-25 09:00:09.095515 DEBUG BF_PORT MAC: DIS: 0:27:0 : Disable channel
2023-04-25 09:00:09.095545 DEBUG BF_PORT MAC: DIS: 0:27:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.095960 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 44 add.
2023-04-25 09:00:09.096203 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:00:09.096224 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:00:09.096236 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.096911 DEBUG BF_PORT 0:44: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.096950 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:44:64(speed):0(fec)
2023-04-25 09:00:09.097144 INFO  BF_DVM Dev 0 port 44 added sts Success (0)
2023-04-25 09:00:09.097162 INFO  BF_PM bf_pm_port_direction_clear:5226 0:11/0
2023-04-25 09:00:09.097177 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:2c 

2023-04-25 09:00:09.100513 DEBUG BF_PORT SDS :0: 44:0: MAP: Rx inv=1
2023-04-25 09:00:09.100667 DEBUG BF_PORT SDS :0: 44:0: MAP: Tx inv=1
2023-04-25 09:00:09.100794 DEBUG BF_PORT SDS :0: 44:1: MAP: Rx inv=1
2023-04-25 09:00:09.100919 DEBUG BF_PORT SDS :0: 44:1: MAP: Tx inv=1
2023-04-25 09:00:09.101042 DEBUG BF_PORT SDS :0: 44:2: MAP: Rx inv=0
2023-04-25 09:00:09.101163 DEBUG BF_PORT SDS :0: 44:2: MAP: Tx inv=1
2023-04-25 09:00:09.101284 DEBUG BF_PORT SDS :0: 44:3: MAP: Rx inv=0
2023-04-25 09:00:09.101406 DEBUG BF_PORT SDS :0: 44:3: MAP: Tx inv=1
2023-04-25 09:00:09.106323 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.0: AVDD
2023-04-25 09:00:09.106456 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.1: AVDD
2023-04-25 09:00:09.106578 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.2: AVDD
2023-04-25 09:00:09.106699 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.3: AVDD
2023-04-25 09:00:09.107068 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:12/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.107140 DEBUG BF_PORT 0:36: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.107170 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:36:64(speed):0(fec)
2023-04-25 09:00:09.107206 DEBUG BF_PORT PRT :0: 36:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.107312 DEBUG BF_PORT PRT :0: 36:-: Disable MAC Rx
2023-04-25 09:00:09.107347 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = false
2023-04-25 09:00:09.124395 DEBUG BF_PORT MAC: DIS: 0:25:0 : Disable channel
2023-04-25 09:00:09.124426 DEBUG BF_PORT MAC: DIS: 0:25:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.124821 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 36 add.
2023-04-25 09:00:09.125037 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:00:09.125058 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:00:09.125070 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.125753 DEBUG BF_PORT 0:36: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.125770 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:36:64(speed):0(fec)
2023-04-25 09:00:09.125941 INFO  BF_DVM Dev 0 port 36 added sts Success (0)
2023-04-25 09:00:09.125959 INFO  BF_PM bf_pm_port_direction_clear:5226 0:12/0
2023-04-25 09:00:09.125974 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:30 

2023-04-25 09:00:09.129513 DEBUG BF_PORT SDS :0: 36:0: MAP: Rx inv=0
2023-04-25 09:00:09.129650 DEBUG BF_PORT SDS :0: 36:0: MAP: Tx inv=1
2023-04-25 09:00:09.129775 DEBUG BF_PORT SDS :0: 36:1: MAP: Rx inv=0
2023-04-25 09:00:09.129903 DEBUG BF_PORT SDS :0: 36:1: MAP: Tx inv=1
2023-04-25 09:00:09.130026 DEBUG BF_PORT SDS :0: 36:2: MAP: Rx inv=1
2023-04-25 09:00:09.130147 DEBUG BF_PORT SDS :0: 36:2: MAP: Tx inv=1
2023-04-25 09:00:09.130269 DEBUG BF_PORT SDS :0: 36:3: MAP: Rx inv=1
2023-04-25 09:00:09.130390 DEBUG BF_PORT SDS :0: 36:3: MAP: Tx inv=1
2023-04-25 09:00:09.135298 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.0: AVDD
2023-04-25 09:00:09.135428 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.1: AVDD
2023-04-25 09:00:09.135550 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.2: AVDD
2023-04-25 09:00:09.135671 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.3: AVDD
2023-04-25 09:00:09.136175 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:13/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.136225 DEBUG BF_PORT 0:28: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.136238 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:28:64(speed):0(fec)
2023-04-25 09:00:09.136259 DEBUG BF_PORT PRT :0: 28:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.136353 DEBUG BF_PORT PRT :0: 28:-: Disable MAC Rx
2023-04-25 09:00:09.136393 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = false
2023-04-25 09:00:09.153433 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2023-04-25 09:00:09.153472 DEBUG BF_PORT MAC: DIS: 0:23:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.153876 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 28 add.
2023-04-25 09:00:09.154090 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:00:09.154109 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:00:09.154122 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.154782 DEBUG BF_PORT 0:28: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.154816 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:28:64(speed):0(fec)
2023-04-25 09:00:09.155004 INFO  BF_DVM Dev 0 port 28 added sts Success (0)
2023-04-25 09:00:09.155038 INFO  BF_PM bf_pm_port_direction_clear:5226 0:13/0
2023-04-25 09:00:09.155066 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:34 

2023-04-25 09:00:09.158515 DEBUG BF_PORT SDS :0: 28:0: MAP: Rx inv=1
2023-04-25 09:00:09.158655 DEBUG BF_PORT SDS :0: 28:0: MAP: Tx inv=1
2023-04-25 09:00:09.158781 DEBUG BF_PORT SDS :0: 28:1: MAP: Rx inv=1
2023-04-25 09:00:09.158907 DEBUG BF_PORT SDS :0: 28:1: MAP: Tx inv=1
2023-04-25 09:00:09.159030 DEBUG BF_PORT SDS :0: 28:2: MAP: Rx inv=0
2023-04-25 09:00:09.159152 DEBUG BF_PORT SDS :0: 28:2: MAP: Tx inv=1
2023-04-25 09:00:09.159275 DEBUG BF_PORT SDS :0: 28:3: MAP: Rx inv=0
2023-04-25 09:00:09.159396 DEBUG BF_PORT SDS :0: 28:3: MAP: Tx inv=1
2023-04-25 09:00:09.164316 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.0: AVDD
2023-04-25 09:00:09.164450 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.1: AVDD
2023-04-25 09:00:09.164581 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.2: AVDD
2023-04-25 09:00:09.164703 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.3: AVDD
2023-04-25 09:00:09.165193 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:14/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.165243 DEBUG BF_PORT 0:20: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.165260 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:20:64(speed):0(fec)
2023-04-25 09:00:09.165288 DEBUG BF_PORT PRT :0: 20:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.165390 DEBUG BF_PORT PRT :0: 20:-: Disable MAC Rx
2023-04-25 09:00:09.165418 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = false
2023-04-25 09:00:09.182445 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2023-04-25 09:00:09.182476 DEBUG BF_PORT MAC: DIS: 0:21:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.182868 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 20 add.
2023-04-25 09:00:09.183083 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:00:09.183103 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:00:09.183115 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.183765 DEBUG BF_PORT 0:20: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.183782 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:20:64(speed):0(fec)
2023-04-25 09:00:09.183954 INFO  BF_DVM Dev 0 port 20 added sts Success (0)
2023-04-25 09:00:09.183972 INFO  BF_PM bf_pm_port_direction_clear:5226 0:14/0
2023-04-25 09:00:09.183988 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:38 

2023-04-25 09:00:09.187512 DEBUG BF_PORT SDS :0: 20:0: MAP: Rx inv=0
2023-04-25 09:00:09.187661 DEBUG BF_PORT SDS :0: 20:0: MAP: Tx inv=1
2023-04-25 09:00:09.187793 DEBUG BF_PORT SDS :0: 20:1: MAP: Rx inv=0
2023-04-25 09:00:09.187918 DEBUG BF_PORT SDS :0: 20:1: MAP: Tx inv=1
2023-04-25 09:00:09.188050 DEBUG BF_PORT SDS :0: 20:2: MAP: Rx inv=1
2023-04-25 09:00:09.188173 DEBUG BF_PORT SDS :0: 20:2: MAP: Tx inv=1
2023-04-25 09:00:09.188294 DEBUG BF_PORT SDS :0: 20:3: MAP: Rx inv=1
2023-04-25 09:00:09.188418 DEBUG BF_PORT SDS :0: 20:3: MAP: Tx inv=1
2023-04-25 09:00:09.193359 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.0: AVDD
2023-04-25 09:00:09.193504 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.1: AVDD
2023-04-25 09:00:09.193630 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.2: AVDD
2023-04-25 09:00:09.193752 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.3: AVDD
2023-04-25 09:00:09.194285 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:25/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.194384 DEBUG BF_PORT 0:188: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.194406 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:188:64(speed):0(fec)
2023-04-25 09:00:09.194435 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.194534 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 09:00:09.194558 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 09:00:09.210267 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 09:00:09.210293 DEBUG BF_PORT MAC: DIS: 0:63:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.210686 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 188 add.
2023-04-25 09:00:09.210901 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:00:09.210922 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:00:09.210934 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.211611 DEBUG BF_PORT 0:188: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.211630 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:188:64(speed):0(fec)
2023-04-25 09:00:09.211801 INFO  BF_DVM Dev 0 port 188 added sts Success (0)
2023-04-25 09:00:09.211820 INFO  BF_PM bf_pm_port_direction_clear:5226 0:25/0
2023-04-25 09:00:09.211835 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:64 

2023-04-25 09:00:09.215550 DEBUG BF_PORT SDS :0:188:0: MAP: Rx inv=0
2023-04-25 09:00:09.215697 DEBUG BF_PORT SDS :0:188:0: MAP: Tx inv=0
2023-04-25 09:00:09.215815 DEBUG BF_PORT SDS :0:188:1: MAP: Rx inv=0
2023-04-25 09:00:09.215931 DEBUG BF_PORT SDS :0:188:1: MAP: Tx inv=0
2023-04-25 09:00:09.216048 DEBUG BF_PORT SDS :0:188:2: MAP: Rx inv=1
2023-04-25 09:00:09.216163 DEBUG BF_PORT SDS :0:188:2: MAP: Tx inv=0
2023-04-25 09:00:09.216279 DEBUG BF_PORT SDS :0:188:3: MAP: Rx inv=1
2023-04-25 09:00:09.216403 DEBUG BF_PORT SDS :0:188:3: MAP: Tx inv=0
2023-04-25 09:00:09.220944 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.0: AVDD
2023-04-25 09:00:09.221067 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.1: AVDD
2023-04-25 09:00:09.221184 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.2: AVDD
2023-04-25 09:00:09.221300 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.3: AVDD
2023-04-25 09:00:09.221840 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:26/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.221984 DEBUG BF_PORT 0:180: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.222016 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:180:64(speed):0(fec)
2023-04-25 09:00:09.222058 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.222173 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 09:00:09.222206 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 09:00:09.237989 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 09:00:09.238016 DEBUG BF_PORT MAC: DIS: 0:61:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.238415 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 180 add.
2023-04-25 09:00:09.238633 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:00:09.238653 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:00:09.238666 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.239364 DEBUG BF_PORT 0:180: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.239399 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:180:64(speed):0(fec)
2023-04-25 09:00:09.239585 INFO  BF_DVM Dev 0 port 180 added sts Success (0)
2023-04-25 09:00:09.239608 INFO  BF_PM bf_pm_port_direction_clear:5226 0:26/0
2023-04-25 09:00:09.239624 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:68 

2023-04-25 09:00:09.242538 DEBUG BF_PORT SDS :0:180:0: MAP: Rx inv=1
2023-04-25 09:00:09.242672 DEBUG BF_PORT SDS :0:180:0: MAP: Tx inv=0
2023-04-25 09:00:09.242789 DEBUG BF_PORT SDS :0:180:1: MAP: Rx inv=1
2023-04-25 09:00:09.242902 DEBUG BF_PORT SDS :0:180:1: MAP: Tx inv=0
2023-04-25 09:00:09.243018 DEBUG BF_PORT SDS :0:180:2: MAP: Rx inv=0
2023-04-25 09:00:09.243132 DEBUG BF_PORT SDS :0:180:2: MAP: Tx inv=0
2023-04-25 09:00:09.243245 DEBUG BF_PORT SDS :0:180:3: MAP: Rx inv=0
2023-04-25 09:00:09.243359 DEBUG BF_PORT SDS :0:180:3: MAP: Tx inv=0
2023-04-25 09:00:09.247911 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.0: AVDD
2023-04-25 09:00:09.248034 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.1: AVDD
2023-04-25 09:00:09.248149 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.2: AVDD
2023-04-25 09:00:09.248263 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.3: AVDD
2023-04-25 09:00:09.248764 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:27/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.248872 DEBUG BF_PORT 0:172: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.248904 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:172:64(speed):0(fec)
2023-04-25 09:00:09.248941 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.249046 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 09:00:09.249082 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 09:00:09.264857 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 09:00:09.264885 DEBUG BF_PORT MAC: DIS: 0:59:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.265282 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 172 add.
2023-04-25 09:00:09.265500 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:00:09.265520 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:00:09.265532 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.266210 DEBUG BF_PORT 0:172: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.266241 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:172:64(speed):0(fec)
2023-04-25 09:00:09.266432 INFO  BF_DVM Dev 0 port 172 added sts Success (0)
2023-04-25 09:00:09.266465 INFO  BF_PM bf_pm_port_direction_clear:5226 0:27/0
2023-04-25 09:00:09.266494 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:6c 

2023-04-25 09:00:09.269548 DEBUG BF_PORT SDS :0:172:0: MAP: Rx inv=0
2023-04-25 09:00:09.269694 DEBUG BF_PORT SDS :0:172:0: MAP: Tx inv=0
2023-04-25 09:00:09.269811 DEBUG BF_PORT SDS :0:172:1: MAP: Rx inv=0
2023-04-25 09:00:09.269925 DEBUG BF_PORT SDS :0:172:1: MAP: Tx inv=0
2023-04-25 09:00:09.270039 DEBUG BF_PORT SDS :0:172:2: MAP: Rx inv=1
2023-04-25 09:00:09.270152 DEBUG BF_PORT SDS :0:172:2: MAP: Tx inv=0
2023-04-25 09:00:09.270266 DEBUG BF_PORT SDS :0:172:3: MAP: Rx inv=1
2023-04-25 09:00:09.270379 DEBUG BF_PORT SDS :0:172:3: MAP: Tx inv=0
2023-04-25 09:00:09.274908 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.0: AVDD
2023-04-25 09:00:09.275030 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.1: AVDD
2023-04-25 09:00:09.275144 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.2: AVDD
2023-04-25 09:00:09.275257 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.3: AVDD
2023-04-25 09:00:09.275814 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:28/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.275920 DEBUG BF_PORT 0:164: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.275966 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:164:64(speed):0(fec)
2023-04-25 09:00:09.276008 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.276115 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 09:00:09.276151 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 09:00:09.291916 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 09:00:09.291944 DEBUG BF_PORT MAC: DIS: 0:57:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.292341 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 164 add.
2023-04-25 09:00:09.292561 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:00:09.292585 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:00:09.292597 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.293266 DEBUG BF_PORT 0:164: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.293285 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:164:64(speed):0(fec)
2023-04-25 09:00:09.293456 INFO  BF_DVM Dev 0 port 164 added sts Success (0)
2023-04-25 09:00:09.293478 INFO  BF_PM bf_pm_port_direction_clear:5226 0:28/0
2023-04-25 09:00:09.293496 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:70 

2023-04-25 09:00:09.296522 DEBUG BF_PORT SDS :0:164:0: MAP: Rx inv=1
2023-04-25 09:00:09.296656 DEBUG BF_PORT SDS :0:164:0: MAP: Tx inv=0
2023-04-25 09:00:09.296775 DEBUG BF_PORT SDS :0:164:1: MAP: Rx inv=1
2023-04-25 09:00:09.296890 DEBUG BF_PORT SDS :0:164:1: MAP: Tx inv=0
2023-04-25 09:00:09.297006 DEBUG BF_PORT SDS :0:164:2: MAP: Rx inv=0
2023-04-25 09:00:09.297119 DEBUG BF_PORT SDS :0:164:2: MAP: Tx inv=0
2023-04-25 09:00:09.297232 DEBUG BF_PORT SDS :0:164:3: MAP: Rx inv=0
2023-04-25 09:00:09.297352 DEBUG BF_PORT SDS :0:164:3: MAP: Tx inv=0
2023-04-25 09:00:09.301913 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.0: AVDD
2023-04-25 09:00:09.302042 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.1: AVDD
2023-04-25 09:00:09.302158 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.2: AVDD
2023-04-25 09:00:09.302271 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.3: AVDD
2023-04-25 09:00:09.302786 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:29/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.302888 DEBUG BF_PORT 0:148: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.302922 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:148:64(speed):0(fec)
2023-04-25 09:00:09.302960 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.303064 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 09:00:09.303097 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 09:00:09.318867 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 09:00:09.318894 DEBUG BF_PORT MAC: DIS: 0:53:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.319288 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 148 add.
2023-04-25 09:00:09.319527 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:00:09.319547 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:00:09.319559 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.320218 DEBUG BF_PORT 0:148: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.320236 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:148:64(speed):0(fec)
2023-04-25 09:00:09.320399 INFO  BF_DVM Dev 0 port 148 added sts Success (0)
2023-04-25 09:00:09.320422 INFO  BF_PM bf_pm_port_direction_clear:5226 0:29/0
2023-04-25 09:00:09.320438 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:74 

2023-04-25 09:00:09.323512 DEBUG BF_PORT SDS :0:148:0: MAP: Rx inv=1
2023-04-25 09:00:09.323640 DEBUG BF_PORT SDS :0:148:0: MAP: Tx inv=1
2023-04-25 09:00:09.323769 DEBUG BF_PORT SDS :0:148:1: MAP: Rx inv=0
2023-04-25 09:00:09.323885 DEBUG BF_PORT SDS :0:148:1: MAP: Tx inv=1
2023-04-25 09:00:09.323999 DEBUG BF_PORT SDS :0:148:2: MAP: Rx inv=0
2023-04-25 09:00:09.324114 DEBUG BF_PORT SDS :0:148:2: MAP: Tx inv=1
2023-04-25 09:00:09.324232 DEBUG BF_PORT SDS :0:148:3: MAP: Rx inv=0
2023-04-25 09:00:09.324344 DEBUG BF_PORT SDS :0:148:3: MAP: Tx inv=1
2023-04-25 09:00:09.328910 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.0: AVDD
2023-04-25 09:00:09.329032 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.1: AVDD
2023-04-25 09:00:09.329147 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.2: AVDD
2023-04-25 09:00:09.329262 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.3: AVDD
2023-04-25 09:00:09.329768 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:30/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.329892 DEBUG BF_PORT 0:156: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.329930 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:156:64(speed):0(fec)
2023-04-25 09:00:09.329970 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.330080 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 09:00:09.330115 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 09:00:09.345851 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 09:00:09.345878 DEBUG BF_PORT MAC: DIS: 0:55:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.346270 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 156 add.
2023-04-25 09:00:09.346484 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:00:09.346504 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:00:09.346516 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.347193 DEBUG BF_PORT 0:156: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.347225 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:156:64(speed):0(fec)
2023-04-25 09:00:09.347425 INFO  BF_DVM Dev 0 port 156 added sts Success (0)
2023-04-25 09:00:09.347443 INFO  BF_PM bf_pm_port_direction_clear:5226 0:30/0
2023-04-25 09:00:09.347458 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:78 

2023-04-25 09:00:09.350567 DEBUG BF_PORT SDS :0:156:0: MAP: Rx inv=0
2023-04-25 09:00:09.350700 DEBUG BF_PORT SDS :0:156:0: MAP: Tx inv=1
2023-04-25 09:00:09.350820 DEBUG BF_PORT SDS :0:156:1: MAP: Rx inv=0
2023-04-25 09:00:09.350947 DEBUG BF_PORT SDS :0:156:1: MAP: Tx inv=1
2023-04-25 09:00:09.351061 DEBUG BF_PORT SDS :0:156:2: MAP: Rx inv=1
2023-04-25 09:00:09.351175 DEBUG BF_PORT SDS :0:156:2: MAP: Tx inv=0
2023-04-25 09:00:09.351288 DEBUG BF_PORT SDS :0:156:3: MAP: Rx inv=1
2023-04-25 09:00:09.351401 DEBUG BF_PORT SDS :0:156:3: MAP: Tx inv=0
2023-04-25 09:00:09.355963 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.0: AVDD
2023-04-25 09:00:09.356087 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.1: AVDD
2023-04-25 09:00:09.356201 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.2: AVDD
2023-04-25 09:00:09.356316 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.3: AVDD
2023-04-25 09:00:09.356738 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:31/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.356821 DEBUG BF_PORT 0:132: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.356853 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:132:64(speed):0(fec)
2023-04-25 09:00:09.356878 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.356968 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 09:00:09.357000 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 09:00:09.372720 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 09:00:09.372747 DEBUG BF_PORT MAC: DIS: 0:49:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.373143 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 132 add.
2023-04-25 09:00:09.373375 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:00:09.373395 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:00:09.373408 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.374066 DEBUG BF_PORT 0:132: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.374086 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:132:64(speed):0(fec)
2023-04-25 09:00:09.374258 INFO  BF_DVM Dev 0 port 132 added sts Success (0)
2023-04-25 09:00:09.374277 INFO  BF_PM bf_pm_port_direction_clear:5226 0:31/0
2023-04-25 09:00:09.374293 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:7c 

2023-04-25 09:00:09.377545 DEBUG BF_PORT SDS :0:132:0: MAP: Rx inv=1
2023-04-25 09:00:09.377706 DEBUG BF_PORT SDS :0:132:0: MAP: Tx inv=1
2023-04-25 09:00:09.377830 DEBUG BF_PORT SDS :0:132:1: MAP: Rx inv=0
2023-04-25 09:00:09.377948 DEBUG BF_PORT SDS :0:132:1: MAP: Tx inv=0
2023-04-25 09:00:09.378067 DEBUG BF_PORT SDS :0:132:2: MAP: Rx inv=1
2023-04-25 09:00:09.378181 DEBUG BF_PORT SDS :0:132:2: MAP: Tx inv=0
2023-04-25 09:00:09.378294 DEBUG BF_PORT SDS :0:132:3: MAP: Rx inv=1
2023-04-25 09:00:09.378408 DEBUG BF_PORT SDS :0:132:3: MAP: Tx inv=0
2023-04-25 09:00:09.382970 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.0: AVDD
2023-04-25 09:00:09.383095 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.1: AVDD
2023-04-25 09:00:09.383209 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.2: AVDD
2023-04-25 09:00:09.383322 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.3: AVDD
2023-04-25 09:00:09.383722 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:32/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:00:09.383801 DEBUG BF_PORT 0:140: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.383826 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:140:64(speed):0(fec)
2023-04-25 09:00:09.383849 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.383937 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 09:00:09.383958 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 09:00:09.399693 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 09:00:09.399723 DEBUG BF_PORT MAC: DIS: 0:51:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:00:09.400119 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 140 add.
2023-04-25 09:00:09.400335 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:00:09.400355 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:00:09.400368 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:00:09.401066 DEBUG BF_PORT 0:140: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:00:09.401087 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:140:64(speed):0(fec)
2023-04-25 09:00:09.401260 INFO  BF_DVM Dev 0 port 140 added sts Success (0)
2023-04-25 09:00:09.401279 INFO  BF_PM bf_pm_port_direction_clear:5226 0:32/0
2023-04-25 09:00:09.401295 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:80 

2023-04-25 09:00:09.404522 DEBUG BF_PORT SDS :0:140:0: MAP: Rx inv=0
2023-04-25 09:00:09.404655 DEBUG BF_PORT SDS :0:140:0: MAP: Tx inv=1
2023-04-25 09:00:09.404774 DEBUG BF_PORT SDS :0:140:1: MAP: Rx inv=0
2023-04-25 09:00:09.404889 DEBUG BF_PORT SDS :0:140:1: MAP: Tx inv=1
2023-04-25 09:00:09.405005 DEBUG BF_PORT SDS :0:140:2: MAP: Rx inv=1
2023-04-25 09:00:09.405121 DEBUG BF_PORT SDS :0:140:2: MAP: Tx inv=0
2023-04-25 09:00:09.405237 DEBUG BF_PORT SDS :0:140:3: MAP: Rx inv=1
2023-04-25 09:00:09.405351 DEBUG BF_PORT SDS :0:140:3: MAP: Tx inv=0
2023-04-25 09:00:09.409906 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.0: AVDD
2023-04-25 09:00:09.410030 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.1: AVDD
2023-04-25 09:00:09.410160 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.2: AVDD
2023-04-25 09:00:09.410276 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.3: AVDD
2023-04-25 09:00:09.410654 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:1/0:1(loopback_mode)
2023-04-25 09:00:09.625553 DEBUG BF_PORT port_mgr_port_enable:149:0:128:1(enb)
2023-04-25 09:00:09.625600 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:1(enb)
2023-04-25 09:00:09.625615 DEBUG BF_PORT PRT :0:128:-: Enable
2023-04-25 09:00:09.625637 INFO  BF_TM Set dev:0 port:128 admin_state:1
2023-04-25 09:00:09.625653 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 09:00:09.625683 INFO  BF_TM Set dev:0 port:128 admin_state:0
2023-04-25 09:00:09.625700 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 09:00:09.625721 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:00:09.625734 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:00:09.625746 DEBUG BF_PORT port_mgr_port_enable:149:0:128:0(enb)
2023-04-25 09:00:09.625758 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:0(enb)
2023-04-25 09:00:09.625770 DEBUG BF_PORT PRT :0:128:-: Disable
2023-04-25 09:00:09.625794 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.625880 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 09:00:09.625902 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 09:00:09.641254 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 09:00:09.642134 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 1/0 (128) : MAC : 23/0
2023-04-25 09:00:09.642168 DEBUG BF_PORT 0:128: RTESTMODE = 0
2023-04-25 09:00:09.646598 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:2/0:1(loopback_mode)
2023-04-25 09:00:09.861286 DEBUG BF_PORT port_mgr_port_enable:149:0:136:1(enb)
2023-04-25 09:00:09.861329 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:1(enb)
2023-04-25 09:00:09.861344 DEBUG BF_PORT PRT :0:136:-: Enable
2023-04-25 09:00:09.861366 INFO  BF_TM Set dev:0 port:136 admin_state:1
2023-04-25 09:00:09.861380 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 09:00:09.861402 INFO  BF_TM Set dev:0 port:136 admin_state:0
2023-04-25 09:00:09.861425 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 09:00:09.861445 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:00:09.861458 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:00:09.861470 DEBUG BF_PORT port_mgr_port_enable:149:0:136:0(enb)
2023-04-25 09:00:09.861482 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:0(enb)
2023-04-25 09:00:09.861493 DEBUG BF_PORT PRT :0:136:-: Disable
2023-04-25 09:00:09.861505 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:09.861622 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 09:00:09.861649 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 09:00:09.876990 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 09:00:09.877847 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 2/0 (136) : MAC : 22/0
2023-04-25 09:00:09.877870 DEBUG BF_PORT 0:136: RTESTMODE = 0
2023-04-25 09:00:09.882202 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:3/0:1(loopback_mode)
2023-04-25 09:00:10.096378 DEBUG BF_PORT port_mgr_port_enable:149:0:144:1(enb)
2023-04-25 09:00:10.096438 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:1(enb)
2023-04-25 09:00:10.096454 DEBUG BF_PORT PRT :0:144:-: Enable
2023-04-25 09:00:10.096478 INFO  BF_TM Set dev:0 port:144 admin_state:1
2023-04-25 09:00:10.096492 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 09:00:10.096535 INFO  BF_TM Set dev:0 port:144 admin_state:0
2023-04-25 09:00:10.096551 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 09:00:10.096573 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:00:10.096587 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:00:10.096600 DEBUG BF_PORT port_mgr_port_enable:149:0:144:0(enb)
2023-04-25 09:00:10.096613 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:0(enb)
2023-04-25 09:00:10.096627 DEBUG BF_PORT PRT :0:144:-: Disable
2023-04-25 09:00:10.096647 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:10.096736 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 09:00:10.096759 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 09:00:10.112146 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 09:00:10.113004 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 3/0 (144) : MAC : 21/0
2023-04-25 09:00:10.113031 DEBUG BF_PORT 0:144: RTESTMODE = 0
2023-04-25 09:00:10.117510 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:4/0:1(loopback_mode)
2023-04-25 09:00:10.332273 DEBUG BF_PORT port_mgr_port_enable:149:0:152:1(enb)
2023-04-25 09:00:10.332348 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:1(enb)
2023-04-25 09:00:10.332376 DEBUG BF_PORT PRT :0:152:-: Enable
2023-04-25 09:00:10.332446 INFO  BF_TM Set dev:0 port:152 admin_state:1
2023-04-25 09:00:10.332479 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 09:00:10.332518 INFO  BF_TM Set dev:0 port:152 admin_state:0
2023-04-25 09:00:10.332547 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 09:00:10.332583 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:00:10.332611 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:00:10.332635 DEBUG BF_PORT port_mgr_port_enable:149:0:152:0(enb)
2023-04-25 09:00:10.332658 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:0(enb)
2023-04-25 09:00:10.332680 DEBUG BF_PORT PRT :0:152:-: Disable
2023-04-25 09:00:10.332703 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:10.332809 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 09:00:10.332846 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 09:00:10.348252 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 09:00:10.349113 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 4/0 (152) : MAC : 20/0
2023-04-25 09:00:10.349139 DEBUG BF_PORT 0:152: RTESTMODE = 0
2023-04-25 09:00:10.353370 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:5/0:1(loopback_mode)
2023-04-25 09:00:10.568110 DEBUG BF_PORT port_mgr_port_enable:149:0:160:1(enb)
2023-04-25 09:00:10.568164 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:1(enb)
2023-04-25 09:00:10.568182 DEBUG BF_PORT PRT :0:160:-: Enable
2023-04-25 09:00:10.568208 INFO  BF_TM Set dev:0 port:160 admin_state:1
2023-04-25 09:00:10.568223 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 09:00:10.568249 INFO  BF_TM Set dev:0 port:160 admin_state:0
2023-04-25 09:00:10.568264 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 09:00:10.568287 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:00:10.568308 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:00:10.568322 DEBUG BF_PORT port_mgr_port_enable:149:0:160:0(enb)
2023-04-25 09:00:10.568342 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:0(enb)
2023-04-25 09:00:10.568360 DEBUG BF_PORT PRT :0:160:-: Disable
2023-04-25 09:00:10.568374 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:10.568477 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 09:00:10.568522 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 09:00:10.583921 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 09:00:10.584782 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 5/0 (160) : MAC : 19/0
2023-04-25 09:00:10.584809 DEBUG BF_PORT 0:160: RTESTMODE = 0
2023-04-25 09:00:10.589062 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:6/0:1(loopback_mode)
2023-04-25 09:00:10.803874 DEBUG BF_PORT port_mgr_port_enable:149:0:168:1(enb)
2023-04-25 09:00:10.803912 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:1(enb)
2023-04-25 09:00:10.803926 DEBUG BF_PORT PRT :0:168:-: Enable
2023-04-25 09:00:10.803947 INFO  BF_TM Set dev:0 port:168 admin_state:1
2023-04-25 09:00:10.803962 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 09:00:10.803990 INFO  BF_TM Set dev:0 port:168 admin_state:0
2023-04-25 09:00:10.804004 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 09:00:10.804024 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:00:10.804037 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:00:10.804055 DEBUG BF_PORT port_mgr_port_enable:149:0:168:0(enb)
2023-04-25 09:00:10.804070 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:0(enb)
2023-04-25 09:00:10.804089 DEBUG BF_PORT PRT :0:168:-: Disable
2023-04-25 09:00:10.804102 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:10.804193 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 09:00:10.804215 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 09:00:10.819542 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 09:00:10.820405 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 6/0 (168) : MAC : 18/0
2023-04-25 09:00:10.820430 DEBUG BF_PORT 0:168: RTESTMODE = 0
2023-04-25 09:00:10.824763 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:7/0:1(loopback_mode)
2023-04-25 09:00:11.039950 DEBUG BF_PORT port_mgr_port_enable:149:0:176:1(enb)
2023-04-25 09:00:11.039999 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:1(enb)
2023-04-25 09:00:11.040014 DEBUG BF_PORT PRT :0:176:-: Enable
2023-04-25 09:00:11.040037 INFO  BF_TM Set dev:0 port:176 admin_state:1
2023-04-25 09:00:11.040051 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 09:00:11.040082 INFO  BF_TM Set dev:0 port:176 admin_state:0
2023-04-25 09:00:11.040105 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 09:00:11.040127 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:00:11.040150 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:00:11.040164 DEBUG BF_PORT port_mgr_port_enable:149:0:176:0(enb)
2023-04-25 09:00:11.040178 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:0(enb)
2023-04-25 09:00:11.040196 DEBUG BF_PORT PRT :0:176:-: Disable
2023-04-25 09:00:11.040209 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:11.040295 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 09:00:11.040317 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 09:00:11.055679 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 09:00:11.056542 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 7/0 (176) : MAC : 17/0
2023-04-25 09:00:11.056569 DEBUG BF_PORT 0:176: RTESTMODE = 0
2023-04-25 09:00:11.061107 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:8/0:1(loopback_mode)
2023-04-25 09:00:11.275808 DEBUG BF_PORT port_mgr_port_enable:149:0:184:1(enb)
2023-04-25 09:00:11.275884 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:1(enb)
2023-04-25 09:00:11.275913 DEBUG BF_PORT PRT :0:184:-: Enable
2023-04-25 09:00:11.275955 INFO  BF_TM Set dev:0 port:184 admin_state:1
2023-04-25 09:00:11.276012 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 09:00:11.276055 INFO  BF_TM Set dev:0 port:184 admin_state:0
2023-04-25 09:00:11.276084 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 09:00:11.276123 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:00:11.276151 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:00:11.276175 DEBUG BF_PORT port_mgr_port_enable:149:0:184:0(enb)
2023-04-25 09:00:11.276199 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:0(enb)
2023-04-25 09:00:11.276221 DEBUG BF_PORT PRT :0:184:-: Disable
2023-04-25 09:00:11.276244 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:11.276352 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 09:00:11.276419 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 09:00:11.291874 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 09:00:11.292731 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 8/0 (184) : MAC : 16/0
2023-04-25 09:00:11.292757 DEBUG BF_PORT 0:184: RTESTMODE = 0
2023-04-25 09:00:11.297219 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:9/0:1(loopback_mode)
2023-04-25 09:00:11.512242 DEBUG BF_PORT port_mgr_port_enable:149:0:60:1(enb)
2023-04-25 09:00:11.512285 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:1(enb)
2023-04-25 09:00:11.512300 DEBUG BF_PORT PRT :0: 60:-: Enable
2023-04-25 09:00:11.512323 INFO  BF_TM Set dev:0 port:60 admin_state:1
2023-04-25 09:00:11.512337 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 60
2023-04-25 09:00:11.512360 INFO  BF_TM Set dev:0 port:60 admin_state:0
2023-04-25 09:00:11.512374 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 60
2023-04-25 09:00:11.512408 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:00:11.512425 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:00:11.512438 DEBUG BF_PORT port_mgr_port_enable:149:0:60:0(enb)
2023-04-25 09:00:11.512450 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:0(enb)
2023-04-25 09:00:11.512463 DEBUG BF_PORT PRT :0: 60:-: Disable
2023-04-25 09:00:11.512475 DEBUG BF_PORT PRT :0: 60:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:11.512561 DEBUG BF_PORT PRT :0: 60:-: Disable MAC Rx
2023-04-25 09:00:11.512583 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = false
2023-04-25 09:00:11.529172 DEBUG BF_PORT MAC: DIS: 0:31:0 : Disable channel
2023-04-25 09:00:11.530092 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 9/0 (60) : MAC : 15/0
2023-04-25 09:00:11.530116 DEBUG BF_PORT 0: 60: RTESTMODE = 0
2023-04-25 09:00:11.534600 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:10/0:1(loopback_mode)
2023-04-25 09:00:11.749774 DEBUG BF_PORT port_mgr_port_enable:149:0:52:1(enb)
2023-04-25 09:00:11.749826 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:1(enb)
2023-04-25 09:00:11.749842 DEBUG BF_PORT PRT :0: 52:-: Enable
2023-04-25 09:00:11.749866 INFO  BF_TM Set dev:0 port:52 admin_state:1
2023-04-25 09:00:11.749880 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 52
2023-04-25 09:00:11.749905 INFO  BF_TM Set dev:0 port:52 admin_state:0
2023-04-25 09:00:11.749918 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 52
2023-04-25 09:00:11.749939 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:00:11.749952 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:00:11.749965 DEBUG BF_PORT port_mgr_port_enable:149:0:52:0(enb)
2023-04-25 09:00:11.749977 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:0(enb)
2023-04-25 09:00:11.749989 DEBUG BF_PORT PRT :0: 52:-: Disable
2023-04-25 09:00:11.750001 DEBUG BF_PORT PRT :0: 52:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:11.750120 DEBUG BF_PORT PRT :0: 52:-: Disable MAC Rx
2023-04-25 09:00:11.750143 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = false
2023-04-25 09:00:11.766709 DEBUG BF_PORT MAC: DIS: 0:29:0 : Disable channel
2023-04-25 09:00:11.767631 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 10/0 (52) : MAC : 14/0
2023-04-25 09:00:11.767656 DEBUG BF_PORT 0: 52: RTESTMODE = 0
2023-04-25 09:00:11.772029 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:11/0:1(loopback_mode)
2023-04-25 09:00:11.987048 DEBUG BF_PORT port_mgr_port_enable:149:0:44:1(enb)
2023-04-25 09:00:11.987088 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:1(enb)
2023-04-25 09:00:11.987103 DEBUG BF_PORT PRT :0: 44:-: Enable
2023-04-25 09:00:11.987133 INFO  BF_TM Set dev:0 port:44 admin_state:1
2023-04-25 09:00:11.987152 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 44
2023-04-25 09:00:11.987175 INFO  BF_TM Set dev:0 port:44 admin_state:0
2023-04-25 09:00:11.987188 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 44
2023-04-25 09:00:11.987209 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:00:11.987229 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:00:11.987241 DEBUG BF_PORT port_mgr_port_enable:149:0:44:0(enb)
2023-04-25 09:00:11.987255 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:0(enb)
2023-04-25 09:00:11.987267 DEBUG BF_PORT PRT :0: 44:-: Disable
2023-04-25 09:00:11.987280 DEBUG BF_PORT PRT :0: 44:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:11.987365 DEBUG BF_PORT PRT :0: 44:-: Disable MAC Rx
2023-04-25 09:00:11.987387 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = false
2023-04-25 09:00:12.003966 DEBUG BF_PORT MAC: DIS: 0:27:0 : Disable channel
2023-04-25 09:00:12.004900 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 11/0 (44) : MAC : 13/0
2023-04-25 09:00:12.004928 DEBUG BF_PORT 0: 44: RTESTMODE = 0
2023-04-25 09:00:12.009624 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:12/0:1(loopback_mode)
2023-04-25 09:00:12.224274 DEBUG BF_PORT port_mgr_port_enable:149:0:36:1(enb)
2023-04-25 09:00:12.224323 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:1(enb)
2023-04-25 09:00:12.224339 DEBUG BF_PORT PRT :0: 36:-: Enable
2023-04-25 09:00:12.224365 INFO  BF_TM Set dev:0 port:36 admin_state:1
2023-04-25 09:00:12.224380 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 36
2023-04-25 09:00:12.224425 INFO  BF_TM Set dev:0 port:36 admin_state:0
2023-04-25 09:00:12.224441 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 36
2023-04-25 09:00:12.224464 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:00:12.224477 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:00:12.224490 DEBUG BF_PORT port_mgr_port_enable:149:0:36:0(enb)
2023-04-25 09:00:12.224503 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:0(enb)
2023-04-25 09:00:12.224521 DEBUG BF_PORT PRT :0: 36:-: Disable
2023-04-25 09:00:12.224542 DEBUG BF_PORT PRT :0: 36:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:12.224637 DEBUG BF_PORT PRT :0: 36:-: Disable MAC Rx
2023-04-25 09:00:12.224660 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = false
2023-04-25 09:00:12.241237 DEBUG BF_PORT MAC: DIS: 0:25:0 : Disable channel
2023-04-25 09:00:12.242155 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 12/0 (36) : MAC : 12/0
2023-04-25 09:00:12.242177 DEBUG BF_PORT 0: 36: RTESTMODE = 0
2023-04-25 09:00:12.246871 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:13/0:1(loopback_mode)
2023-04-25 09:00:12.462282 DEBUG BF_PORT port_mgr_port_enable:149:0:28:1(enb)
2023-04-25 09:00:12.462326 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:1(enb)
2023-04-25 09:00:12.462342 DEBUG BF_PORT PRT :0: 28:-: Enable
2023-04-25 09:00:12.462364 INFO  BF_TM Set dev:0 port:28 admin_state:1
2023-04-25 09:00:12.462394 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2023-04-25 09:00:12.462418 INFO  BF_TM Set dev:0 port:28 admin_state:0
2023-04-25 09:00:12.462431 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2023-04-25 09:00:12.462460 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:00:12.462482 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:00:12.462494 DEBUG BF_PORT port_mgr_port_enable:149:0:28:0(enb)
2023-04-25 09:00:12.462508 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:0(enb)
2023-04-25 09:00:12.462520 DEBUG BF_PORT PRT :0: 28:-: Disable
2023-04-25 09:00:12.462532 DEBUG BF_PORT PRT :0: 28:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:12.462619 DEBUG BF_PORT PRT :0: 28:-: Disable MAC Rx
2023-04-25 09:00:12.462641 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = false
2023-04-25 09:00:12.479204 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2023-04-25 09:00:12.480132 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 13/0 (28) : MAC : 11/0
2023-04-25 09:00:12.480156 DEBUG BF_PORT 0: 28: RTESTMODE = 0
2023-04-25 09:00:12.484759 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:14/0:1(loopback_mode)
2023-04-25 09:00:12.700244 DEBUG BF_PORT port_mgr_port_enable:149:0:20:1(enb)
2023-04-25 09:00:12.700323 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:1(enb)
2023-04-25 09:00:12.700351 DEBUG BF_PORT PRT :0: 20:-: Enable
2023-04-25 09:00:12.700419 INFO  BF_TM Set dev:0 port:20 admin_state:1
2023-04-25 09:00:12.700457 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2023-04-25 09:00:12.700497 INFO  BF_TM Set dev:0 port:20 admin_state:0
2023-04-25 09:00:12.700526 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2023-04-25 09:00:12.700564 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:00:12.700592 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:00:12.700623 DEBUG BF_PORT port_mgr_port_enable:149:0:20:0(enb)
2023-04-25 09:00:12.700664 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:0(enb)
2023-04-25 09:00:12.700677 DEBUG BF_PORT PRT :0: 20:-: Disable
2023-04-25 09:00:12.700690 DEBUG BF_PORT PRT :0: 20:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:12.700776 DEBUG BF_PORT PRT :0: 20:-: Disable MAC Rx
2023-04-25 09:00:12.700798 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = false
2023-04-25 09:00:12.717365 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2023-04-25 09:00:12.718285 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 14/0 (20) : MAC : 10/0
2023-04-25 09:00:12.718308 DEBUG BF_PORT 0: 20: RTESTMODE = 0
2023-04-25 09:00:12.722849 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:25/0:1(loopback_mode)
2023-04-25 09:00:12.938297 DEBUG BF_PORT port_mgr_port_enable:149:0:188:1(enb)
2023-04-25 09:00:12.938342 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:1(enb)
2023-04-25 09:00:12.938357 DEBUG BF_PORT PRT :0:188:-: Enable
2023-04-25 09:00:12.938378 INFO  BF_TM Set dev:0 port:188 admin_state:1
2023-04-25 09:00:12.938393 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 09:00:12.938416 INFO  BF_TM Set dev:0 port:188 admin_state:0
2023-04-25 09:00:12.938430 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 09:00:12.938450 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:00:12.938463 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:00:12.938475 DEBUG BF_PORT port_mgr_port_enable:149:0:188:0(enb)
2023-04-25 09:00:12.938487 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:0(enb)
2023-04-25 09:00:12.938499 DEBUG BF_PORT PRT :0:188:-: Disable
2023-04-25 09:00:12.938533 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:12.938621 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 09:00:12.938647 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 09:00:12.953969 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 09:00:12.954829 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 25/0 (188) : MAC : 31/0
2023-04-25 09:00:12.954853 DEBUG BF_PORT 0:188: RTESTMODE = 0
2023-04-25 09:00:12.959183 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:26/0:1(loopback_mode)
2023-04-25 09:00:13.174128 DEBUG BF_PORT port_mgr_port_enable:149:0:180:1(enb)
2023-04-25 09:00:13.174179 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:1(enb)
2023-04-25 09:00:13.174195 DEBUG BF_PORT PRT :0:180:-: Enable
2023-04-25 09:00:13.174216 INFO  BF_TM Set dev:0 port:180 admin_state:1
2023-04-25 09:00:13.174231 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 09:00:13.174253 INFO  BF_TM Set dev:0 port:180 admin_state:0
2023-04-25 09:00:13.174267 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 09:00:13.174288 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:00:13.174301 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:00:13.174313 DEBUG BF_PORT port_mgr_port_enable:149:0:180:0(enb)
2023-04-25 09:00:13.174329 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:0(enb)
2023-04-25 09:00:13.174348 DEBUG BF_PORT PRT :0:180:-: Disable
2023-04-25 09:00:13.174360 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:13.174446 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 09:00:13.174468 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 09:00:13.189806 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 09:00:13.190662 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 26/0 (180) : MAC : 30/0
2023-04-25 09:00:13.190686 DEBUG BF_PORT 0:180: RTESTMODE = 0
2023-04-25 09:00:13.195216 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:27/0:1(loopback_mode)
2023-04-25 09:00:13.409918 DEBUG BF_PORT port_mgr_port_enable:149:0:172:1(enb)
2023-04-25 09:00:13.409965 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:1(enb)
2023-04-25 09:00:13.409979 DEBUG BF_PORT PRT :0:172:-: Enable
2023-04-25 09:00:13.410002 INFO  BF_TM Set dev:0 port:172 admin_state:1
2023-04-25 09:00:13.410017 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 09:00:13.410041 INFO  BF_TM Set dev:0 port:172 admin_state:0
2023-04-25 09:00:13.410054 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 09:00:13.410075 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:00:13.410088 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:00:13.410100 DEBUG BF_PORT port_mgr_port_enable:149:0:172:0(enb)
2023-04-25 09:00:13.410113 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:0(enb)
2023-04-25 09:00:13.410125 DEBUG BF_PORT PRT :0:172:-: Disable
2023-04-25 09:00:13.410137 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:13.410224 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 09:00:13.410247 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 09:00:13.425575 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 09:00:13.426428 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 27/0 (172) : MAC : 29/0
2023-04-25 09:00:13.426450 DEBUG BF_PORT 0:172: RTESTMODE = 0
2023-04-25 09:00:13.430633 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:28/0:1(loopback_mode)
2023-04-25 09:00:13.645987 DEBUG BF_PORT port_mgr_port_enable:149:0:164:1(enb)
2023-04-25 09:00:13.646032 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:1(enb)
2023-04-25 09:00:13.646047 DEBUG BF_PORT PRT :0:164:-: Enable
2023-04-25 09:00:13.646087 INFO  BF_TM Set dev:0 port:164 admin_state:1
2023-04-25 09:00:13.646102 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 09:00:13.646126 INFO  BF_TM Set dev:0 port:164 admin_state:0
2023-04-25 09:00:13.646143 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 09:00:13.646164 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:00:13.646177 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:00:13.646189 DEBUG BF_PORT port_mgr_port_enable:149:0:164:0(enb)
2023-04-25 09:00:13.646201 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:0(enb)
2023-04-25 09:00:13.646213 DEBUG BF_PORT PRT :0:164:-: Disable
2023-04-25 09:00:13.646225 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:13.646312 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 09:00:13.646334 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 09:00:13.661682 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 09:00:13.662534 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 28/0 (164) : MAC : 28/0
2023-04-25 09:00:13.662556 DEBUG BF_PORT 0:164: RTESTMODE = 0
2023-04-25 09:00:13.666873 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:29/0:1(loopback_mode)
2023-04-25 09:00:13.881656 DEBUG BF_PORT port_mgr_port_enable:149:0:148:1(enb)
2023-04-25 09:00:13.881700 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:1(enb)
2023-04-25 09:00:13.881715 DEBUG BF_PORT PRT :0:148:-: Enable
2023-04-25 09:00:13.881737 INFO  BF_TM Set dev:0 port:148 admin_state:1
2023-04-25 09:00:13.881751 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 09:00:13.881773 INFO  BF_TM Set dev:0 port:148 admin_state:0
2023-04-25 09:00:13.881787 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 09:00:13.881807 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:00:13.881820 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:00:13.881832 DEBUG BF_PORT port_mgr_port_enable:149:0:148:0(enb)
2023-04-25 09:00:13.881844 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:0(enb)
2023-04-25 09:00:13.881856 DEBUG BF_PORT PRT :0:148:-: Disable
2023-04-25 09:00:13.881868 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:13.881954 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 09:00:13.881977 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 09:00:13.897341 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 09:00:13.898195 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 29/0 (148) : MAC : 26/0
2023-04-25 09:00:13.898219 DEBUG BF_PORT 0:148: RTESTMODE = 0
2023-04-25 09:00:13.902555 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:30/0:1(loopback_mode)
2023-04-25 09:00:14.117678 DEBUG BF_PORT port_mgr_port_enable:149:0:156:1(enb)
2023-04-25 09:00:14.117735 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:1(enb)
2023-04-25 09:00:14.117763 DEBUG BF_PORT PRT :0:156:-: Enable
2023-04-25 09:00:14.117794 INFO  BF_TM Set dev:0 port:156 admin_state:1
2023-04-25 09:00:14.117819 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 09:00:14.117848 INFO  BF_TM Set dev:0 port:156 admin_state:0
2023-04-25 09:00:14.117870 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 09:00:14.117897 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:00:14.117920 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:00:14.117936 DEBUG BF_PORT port_mgr_port_enable:149:0:156:0(enb)
2023-04-25 09:00:14.117951 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:0(enb)
2023-04-25 09:00:14.117990 DEBUG BF_PORT PRT :0:156:-: Disable
2023-04-25 09:00:14.118007 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:14.118100 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 09:00:14.118135 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 09:00:14.133577 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 09:00:14.134438 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 30/0 (156) : MAC : 27/0
2023-04-25 09:00:14.134463 DEBUG BF_PORT 0:156: RTESTMODE = 0
2023-04-25 09:00:14.138539 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:31/0:1(loopback_mode)
2023-04-25 09:00:14.353338 DEBUG BF_PORT port_mgr_port_enable:149:0:132:1(enb)
2023-04-25 09:00:14.353383 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:1(enb)
2023-04-25 09:00:14.353398 DEBUG BF_PORT PRT :0:132:-: Enable
2023-04-25 09:00:14.353421 INFO  BF_TM Set dev:0 port:132 admin_state:1
2023-04-25 09:00:14.353436 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 09:00:14.353466 INFO  BF_TM Set dev:0 port:132 admin_state:0
2023-04-25 09:00:14.353490 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 09:00:14.353513 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:00:14.353536 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:00:14.353549 DEBUG BF_PORT port_mgr_port_enable:149:0:132:0(enb)
2023-04-25 09:00:14.353562 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:0(enb)
2023-04-25 09:00:14.353580 DEBUG BF_PORT PRT :0:132:-: Disable
2023-04-25 09:00:14.353593 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:14.353677 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 09:00:14.353702 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 09:00:14.369031 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 09:00:14.369898 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 31/0 (132) : MAC : 24/0
2023-04-25 09:00:14.369923 DEBUG BF_PORT 0:132: RTESTMODE = 0
2023-04-25 09:00:14.374160 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:32/0:1(loopback_mode)
2023-04-25 09:00:14.588889 DEBUG BF_PORT port_mgr_port_enable:149:0:140:1(enb)
2023-04-25 09:00:14.588938 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:1(enb)
2023-04-25 09:00:14.588953 DEBUG BF_PORT PRT :0:140:-: Enable
2023-04-25 09:00:14.588976 INFO  BF_TM Set dev:0 port:140 admin_state:1
2023-04-25 09:00:14.588990 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 09:00:14.589012 INFO  BF_TM Set dev:0 port:140 admin_state:0
2023-04-25 09:00:14.589029 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 09:00:14.589050 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:00:14.589062 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:00:14.589075 DEBUG BF_PORT port_mgr_port_enable:149:0:140:0(enb)
2023-04-25 09:00:14.589087 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:0(enb)
2023-04-25 09:00:14.589099 DEBUG BF_PORT PRT :0:140:-: Disable
2023-04-25 09:00:14.589111 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:14.589197 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 09:00:14.589222 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 09:00:14.604606 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 09:00:14.605468 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 32/0 (140) : MAC : 25/0
2023-04-25 09:00:14.605493 DEBUG BF_PORT 0:140: RTESTMODE = 0
2023-04-25 09:00:14.610791 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/0:2(an_policy)
2023-04-25 09:00:14.610825 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/1:2(an_policy)
2023-04-25 09:00:14.610839 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/2:2(an_policy)
2023-04-25 09:00:14.610868 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/3:2(an_policy)
2023-04-25 09:00:14.610881 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/0:2(an_policy)
2023-04-25 09:00:14.610893 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/1:2(an_policy)
2023-04-25 09:00:14.610904 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/2:2(an_policy)
2023-04-25 09:00:14.610916 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/3:2(an_policy)
2023-04-25 09:00:14.610927 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/0:2(an_policy)
2023-04-25 09:00:14.610940 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/1:2(an_policy)
2023-04-25 09:00:14.610951 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/2:2(an_policy)
2023-04-25 09:00:14.610963 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/3:2(an_policy)
2023-04-25 09:00:14.610974 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/0:2(an_policy)
2023-04-25 09:00:14.610986 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/1:2(an_policy)
2023-04-25 09:00:14.610998 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/2:2(an_policy)
2023-04-25 09:00:14.611010 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/3:2(an_policy)
2023-04-25 09:00:14.611022 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/0:2(an_policy)
2023-04-25 09:00:14.611034 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/1:2(an_policy)
2023-04-25 09:00:14.611045 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/2:2(an_policy)
2023-04-25 09:00:14.611056 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/3:2(an_policy)
2023-04-25 09:00:14.611068 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/0:2(an_policy)
2023-04-25 09:00:14.611081 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/1:2(an_policy)
2023-04-25 09:00:14.611099 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/2:2(an_policy)
2023-04-25 09:00:14.611114 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/3:2(an_policy)
2023-04-25 09:00:14.611126 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/0:2(an_policy)
2023-04-25 09:00:14.611138 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/1:2(an_policy)
2023-04-25 09:00:14.611150 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/2:2(an_policy)
2023-04-25 09:00:14.611162 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/3:2(an_policy)
2023-04-25 09:00:14.611173 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/0:2(an_policy)
2023-04-25 09:00:14.611185 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/1:2(an_policy)
2023-04-25 09:00:14.611197 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/2:2(an_policy)
2023-04-25 09:00:14.611208 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/3:2(an_policy)
2023-04-25 09:00:14.611220 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/0:2(an_policy)
2023-04-25 09:00:14.611232 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/1:2(an_policy)
2023-04-25 09:00:14.611243 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/2:2(an_policy)
2023-04-25 09:00:14.611254 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/3:2(an_policy)
2023-04-25 09:00:14.611266 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/0:2(an_policy)
2023-04-25 09:00:14.611278 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/1:2(an_policy)
2023-04-25 09:00:14.611289 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/2:2(an_policy)
2023-04-25 09:00:14.611300 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/3:2(an_policy)
2023-04-25 09:00:14.611312 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/0:2(an_policy)
2023-04-25 09:00:14.611324 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/1:2(an_policy)
2023-04-25 09:00:14.611336 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/2:2(an_policy)
2023-04-25 09:00:14.611347 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/3:2(an_policy)
2023-04-25 09:00:14.611359 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/0:2(an_policy)
2023-04-25 09:00:14.611370 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/1:2(an_policy)
2023-04-25 09:00:14.611382 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/2:2(an_policy)
2023-04-25 09:00:14.611393 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/3:2(an_policy)
2023-04-25 09:00:14.611405 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/0:2(an_policy)
2023-04-25 09:00:14.611417 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/1:2(an_policy)
2023-04-25 09:00:14.611435 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/2:2(an_policy)
2023-04-25 09:00:14.611448 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/3:2(an_policy)
2023-04-25 09:00:14.611467 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/0:2(an_policy)
2023-04-25 09:00:14.611479 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/1:2(an_policy)
2023-04-25 09:00:14.611491 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/2:2(an_policy)
2023-04-25 09:00:14.611503 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/3:2(an_policy)
2023-04-25 09:00:14.611515 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-04-25 09:00:14.611526 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/1:2(an_policy)
2023-04-25 09:00:14.611538 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/2:2(an_policy)
2023-04-25 09:00:14.611551 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/3:2(an_policy)
2023-04-25 09:00:14.611563 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-04-25 09:00:14.611574 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/1:2(an_policy)
2023-04-25 09:00:14.611586 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/2:2(an_policy)
2023-04-25 09:00:14.611598 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/3:2(an_policy)
2023-04-25 09:00:14.611609 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-25 09:00:14.611621 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/1:2(an_policy)
2023-04-25 09:00:14.611633 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/2:2(an_policy)
2023-04-25 09:00:14.611644 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/3:2(an_policy)
2023-04-25 09:00:14.611656 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-25 09:00:14.611668 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/1:2(an_policy)
2023-04-25 09:00:14.611680 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/2:2(an_policy)
2023-04-25 09:00:14.611691 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/3:2(an_policy)
2023-04-25 09:00:14.611703 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/0:2(an_policy)
2023-04-25 09:00:14.611714 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/1:2(an_policy)
2023-04-25 09:00:14.611726 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/2:2(an_policy)
2023-04-25 09:00:14.611737 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/3:2(an_policy)
2023-04-25 09:00:14.611749 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/0:2(an_policy)
2023-04-25 09:00:14.611761 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/1:2(an_policy)
2023-04-25 09:00:14.611772 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/2:2(an_policy)
2023-04-25 09:00:14.611784 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/3:2(an_policy)
2023-04-25 09:00:14.611796 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/0:2(an_policy)
2023-04-25 09:00:14.611808 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/1:2(an_policy)
2023-04-25 09:00:14.611826 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/2:2(an_policy)
2023-04-25 09:00:14.611838 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/3:2(an_policy)
2023-04-25 09:00:14.611850 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/0:2(an_policy)
2023-04-25 09:00:14.611861 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/1:2(an_policy)
2023-04-25 09:00:14.611873 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/2:2(an_policy)
2023-04-25 09:00:14.611884 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/3:2(an_policy)
2023-04-25 09:00:14.611896 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/0:2(an_policy)
2023-04-25 09:00:14.611908 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/1:2(an_policy)
2023-04-25 09:00:14.611919 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/2:2(an_policy)
2023-04-25 09:00:14.611931 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/3:2(an_policy)
2023-04-25 09:00:14.611942 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/0:2(an_policy)
2023-04-25 09:00:14.611953 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/1:2(an_policy)
2023-04-25 09:00:14.611965 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/2:2(an_policy)
2023-04-25 09:00:14.611976 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/3:2(an_policy)
2023-04-25 09:00:14.611988 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/0:2(an_policy)
2023-04-25 09:00:14.612005 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/1:2(an_policy)
2023-04-25 09:00:14.612017 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/2:2(an_policy)
2023-04-25 09:00:14.612028 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/3:2(an_policy)
2023-04-25 09:00:14.612040 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/0:2(an_policy)
2023-04-25 09:00:14.612051 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/1:2(an_policy)
2023-04-25 09:00:14.612063 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/2:2(an_policy)
2023-04-25 09:00:14.612074 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/3:2(an_policy)
2023-04-25 09:00:14.612086 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/0:2(an_policy)
2023-04-25 09:00:14.612097 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/1:2(an_policy)
2023-04-25 09:00:14.612110 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/2:2(an_policy)
2023-04-25 09:00:14.612121 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/3:2(an_policy)
2023-04-25 09:00:14.612132 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/0:2(an_policy)
2023-04-25 09:00:14.612144 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/1:2(an_policy)
2023-04-25 09:00:14.612155 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/2:2(an_policy)
2023-04-25 09:00:14.612167 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/3:2(an_policy)
2023-04-25 09:00:14.612204 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/0:2(an_policy)
2023-04-25 09:00:14.612218 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/1:2(an_policy)
2023-04-25 09:00:14.612230 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/2:2(an_policy)
2023-04-25 09:00:14.612241 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/3:2(an_policy)
2023-04-25 09:00:14.612252 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/0:2(an_policy)
2023-04-25 09:00:14.612264 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/1:2(an_policy)
2023-04-25 09:00:14.612276 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/2:2(an_policy)
2023-04-25 09:00:14.612288 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/3:2(an_policy)
2023-04-25 09:00:14.612299 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/0:2(an_policy)
2023-04-25 09:00:14.612311 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/1:2(an_policy)
2023-04-25 09:00:14.612322 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/2:2(an_policy)
2023-04-25 09:00:14.612333 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/3:2(an_policy)
2023-04-25 09:00:14.612345 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/0:2(an_policy)
2023-04-25 09:00:14.612357 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/1:2(an_policy)
2023-04-25 09:00:14.612368 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/2:2(an_policy)
2023-04-25 09:00:14.612380 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/3:2(an_policy)
2023-04-25 09:00:14.612406 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/0:2(an_policy)
2023-04-25 09:00:14.612419 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/1:2(an_policy)
2023-04-25 09:00:14.612431 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/2:2(an_policy)
2023-04-25 09:00:14.612442 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/3:2(an_policy)
2023-04-25 09:00:14.613691 INFO  BF_PM bf_pm_port_enable:5919 0:1/0
2023-04-25 09:00:14.630651 DEBUG BF_PORT port_mgr_port_enable:149:0:128:1(enb)
2023-04-25 09:00:14.630732 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:1(enb)
2023-04-25 09:00:14.630760 DEBUG BF_PORT PRT :0:128:-: Enable
2023-04-25 09:00:14.630802 INFO  BF_TM Set dev:0 port:128 admin_state:1
2023-04-25 09:00:14.630831 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 09:00:14.630927 INFO  BF_PM bf_pm_port_enable:5919 0:2/0
2023-04-25 09:00:14.631273 DEBUG BF_PORT MAC: ENA: 0:47:0 : Enable channel
2023-04-25 09:00:14.631356 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.631780 DEBUG BF_PORT MAC: 0:47:0 :  set tx enable = true
2023-04-25 09:00:14.631837 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = true
2023-04-25 09:00:14.631861 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.632259 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.633630 DEBUG BF_PORT port_mgr_port_enable:149:0:136:1(enb)
2023-04-25 09:00:14.633711 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:1(enb)
2023-04-25 09:00:14.633743 DEBUG BF_PORT PRT :0:136:-: Enable
2023-04-25 09:00:14.633811 INFO  BF_TM Set dev:0 port:136 admin_state:1
2023-04-25 09:00:14.633850 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 09:00:14.633941 INFO  BF_PM bf_pm_port_enable:5919 0:3/0
2023-04-25 09:00:14.634153 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2023-04-25 09:00:14.634198 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.634604 DEBUG BF_PORT MAC: 0:45:0 :  set tx enable = true
2023-04-25 09:00:14.634640 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = true
2023-04-25 09:00:14.634663 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.635074 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.636598 DEBUG BF_PORT port_mgr_port_enable:149:0:144:1(enb)
2023-04-25 09:00:14.636680 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:1(enb)
2023-04-25 09:00:14.636723 DEBUG BF_PORT PRT :0:144:-: Enable
2023-04-25 09:00:14.636793 INFO  BF_TM Set dev:0 port:144 admin_state:1
2023-04-25 09:00:14.636829 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 09:00:14.636913 INFO  BF_PM bf_pm_port_enable:5919 0:4/0
2023-04-25 09:00:14.637058 DEBUG BF_PORT MAC: ENA: 0:43:0 : Enable channel
2023-04-25 09:00:14.637103 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.637512 DEBUG BF_PORT MAC: 0:43:0 :  set tx enable = true
2023-04-25 09:00:14.637561 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = true
2023-04-25 09:00:14.637589 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.637981 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.639633 DEBUG BF_PORT port_mgr_port_enable:149:0:152:1(enb)
2023-04-25 09:00:14.639711 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:1(enb)
2023-04-25 09:00:14.639738 DEBUG BF_PORT PRT :0:152:-: Enable
2023-04-25 09:00:14.639780 INFO  BF_TM Set dev:0 port:152 admin_state:1
2023-04-25 09:00:14.639809 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 09:00:14.639916 INFO  BF_PM bf_pm_port_enable:5919 0:5/0
2023-04-25 09:00:14.640221 DEBUG BF_PORT MAC: ENA: 0:41:0 : Enable channel
2023-04-25 09:00:14.640259 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.640657 DEBUG BF_PORT MAC: 0:41:0 :  set tx enable = true
2023-04-25 09:00:14.640699 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = true
2023-04-25 09:00:14.640733 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.641135 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.642651 DEBUG BF_PORT port_mgr_port_enable:149:0:160:1(enb)
2023-04-25 09:00:14.642732 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:1(enb)
2023-04-25 09:00:14.642759 DEBUG BF_PORT PRT :0:160:-: Enable
2023-04-25 09:00:14.642826 INFO  BF_TM Set dev:0 port:160 admin_state:1
2023-04-25 09:00:14.642867 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 09:00:14.642966 INFO  BF_PM bf_pm_port_enable:5919 0:6/0
2023-04-25 09:00:14.643074 DEBUG BF_PORT MAC: ENA: 0:39:0 : Enable channel
2023-04-25 09:00:14.643119 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.643523 DEBUG BF_PORT MAC: 0:39:0 :  set tx enable = true
2023-04-25 09:00:14.643566 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = true
2023-04-25 09:00:14.643588 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.643997 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.646634 DEBUG BF_PORT port_mgr_port_enable:149:0:168:1(enb)
2023-04-25 09:00:14.646714 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:1(enb)
2023-04-25 09:00:14.646742 DEBUG BF_PORT PRT :0:168:-: Enable
2023-04-25 09:00:14.646784 INFO  BF_TM Set dev:0 port:168 admin_state:1
2023-04-25 09:00:14.646813 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 09:00:14.646925 INFO  BF_PM bf_pm_port_enable:5919 0:7/0
2023-04-25 09:00:14.646982 DEBUG BF_PORT MAC: ENA: 0:37:0 : Enable channel
2023-04-25 09:00:14.647025 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.647444 DEBUG BF_PORT MAC: 0:37:0 :  set tx enable = true
2023-04-25 09:00:14.647495 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = true
2023-04-25 09:00:14.647524 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.647933 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.649639 DEBUG BF_PORT port_mgr_port_enable:149:0:176:1(enb)
2023-04-25 09:00:14.649723 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:1(enb)
2023-04-25 09:00:14.649750 DEBUG BF_PORT PRT :0:176:-: Enable
2023-04-25 09:00:14.649791 INFO  BF_TM Set dev:0 port:176 admin_state:1
2023-04-25 09:00:14.649822 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 09:00:14.649935 INFO  BF_PM bf_pm_port_enable:5919 0:8/0
2023-04-25 09:00:14.650176 DEBUG BF_PORT MAC: ENA: 0:35:0 : Enable channel
2023-04-25 09:00:14.650221 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.650622 DEBUG BF_PORT MAC: 0:35:0 :  set tx enable = true
2023-04-25 09:00:14.650661 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = true
2023-04-25 09:00:14.650684 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.651073 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.652600 DEBUG BF_PORT port_mgr_port_enable:149:0:184:1(enb)
2023-04-25 09:00:14.652680 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:1(enb)
2023-04-25 09:00:14.652707 DEBUG BF_PORT PRT :0:184:-: Enable
2023-04-25 09:00:14.652762 INFO  BF_TM Set dev:0 port:184 admin_state:1
2023-04-25 09:00:14.652800 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 09:00:14.652899 INFO  BF_PM bf_pm_port_enable:5919 0:9/0
2023-04-25 09:00:14.652941 DEBUG BF_PORT MAC: ENA: 0:33:0 : Enable channel
2023-04-25 09:00:14.652983 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.653401 DEBUG BF_PORT MAC: 0:33:0 :  set tx enable = true
2023-04-25 09:00:14.653456 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = true
2023-04-25 09:00:14.653482 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.653874 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.655603 DEBUG BF_PORT port_mgr_port_enable:149:0:60:1(enb)
2023-04-25 09:00:14.655656 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:1(enb)
2023-04-25 09:00:14.655680 DEBUG BF_PORT PRT :0: 60:-: Enable
2023-04-25 09:00:14.655721 INFO  BF_TM Set dev:0 port:60 admin_state:1
2023-04-25 09:00:14.655762 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 60
2023-04-25 09:00:14.655860 INFO  BF_PM bf_pm_port_enable:5919 0:10/0
2023-04-25 09:00:14.656114 DEBUG BF_PORT MAC: ENA: 0:31:0 : Enable channel
2023-04-25 09:00:14.656156 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.656558 DEBUG BF_PORT MAC: 0:31:0 :  set tx enable = true
2023-04-25 09:00:14.656599 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = true
2023-04-25 09:00:14.656622 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.657035 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.659090 DEBUG BF_PLTFM QSFP: 10 : ch[0] : dev_port= 52 : is COPPER
2023-04-25 09:00:14.659185 DEBUG BF_PORT port_mgr_port_enable:149:0:52:1(enb)
2023-04-25 09:00:14.659217 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:1(enb)
2023-04-25 09:00:14.659242 DEBUG BF_PORT PRT :0: 52:-: Enable
2023-04-25 09:00:14.659293 INFO  BF_TM Set dev:0 port:52 admin_state:1
2023-04-25 09:00:14.659334 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 52
2023-04-25 09:00:14.659439 INFO  BF_PM bf_pm_port_enable:5919 0:11/0
2023-04-25 09:00:14.659776 DEBUG BF_PORT MAC: ENA: 0:29:0 : Enable channel
2023-04-25 09:00:14.659818 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.660222 DEBUG BF_PORT MAC: 0:29:0 :  set tx enable = true
2023-04-25 09:00:14.660264 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = true
2023-04-25 09:00:14.660288 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.660679 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.662642 DEBUG BF_PORT port_mgr_port_enable:149:0:44:1(enb)
2023-04-25 09:00:14.662723 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:1(enb)
2023-04-25 09:00:14.662750 DEBUG BF_PORT PRT :0: 44:-: Enable
2023-04-25 09:00:14.662806 INFO  BF_TM Set dev:0 port:44 admin_state:1
2023-04-25 09:00:14.662846 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 44
2023-04-25 09:00:14.662954 INFO  BF_PM bf_pm_port_enable:5919 0:12/0
2023-04-25 09:00:14.663265 DEBUG BF_PORT MAC: ENA: 0:27:0 : Enable channel
2023-04-25 09:00:14.663300 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.663702 DEBUG BF_PORT MAC: 0:27:0 :  set tx enable = true
2023-04-25 09:00:14.663741 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = true
2023-04-25 09:00:14.663764 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.664188 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.667076 DEBUG BF_PLTFM QSFP: 12 : ch[0] : dev_port= 36 : is COPPER
2023-04-25 09:00:14.667176 DEBUG BF_PORT port_mgr_port_enable:149:0:36:1(enb)
2023-04-25 09:00:14.667207 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:1(enb)
2023-04-25 09:00:14.667232 DEBUG BF_PORT PRT :0: 36:-: Enable
2023-04-25 09:00:14.667282 INFO  BF_TM Set dev:0 port:36 admin_state:1
2023-04-25 09:00:14.667325 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 36
2023-04-25 09:00:14.667435 INFO  BF_PM bf_pm_port_enable:5919 0:13/0
2023-04-25 09:00:14.667667 DEBUG BF_PORT MAC: ENA: 0:25:0 : Enable channel
2023-04-25 09:00:14.667713 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.668115 DEBUG BF_PORT MAC: 0:25:0 :  set tx enable = true
2023-04-25 09:00:14.668152 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = true
2023-04-25 09:00:14.668175 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.668567 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.670640 DEBUG BF_PORT port_mgr_port_enable:149:0:28:1(enb)
2023-04-25 09:00:14.670718 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:1(enb)
2023-04-25 09:00:14.670746 DEBUG BF_PORT PRT :0: 28:-: Enable
2023-04-25 09:00:14.670787 INFO  BF_TM Set dev:0 port:28 admin_state:1
2023-04-25 09:00:14.670816 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2023-04-25 09:00:14.670943 INFO  BF_PM bf_pm_port_enable:5919 0:14/0
2023-04-25 09:00:14.671154 DEBUG BF_PORT MAC: ENA: 0:23:0 : Enable channel
2023-04-25 09:00:14.671192 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.671593 DEBUG BF_PORT MAC: 0:23:0 :  set tx enable = true
2023-04-25 09:00:14.671643 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = true
2023-04-25 09:00:14.671666 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.672092 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.674645 DEBUG BF_PORT port_mgr_port_enable:149:0:20:1(enb)
2023-04-25 09:00:14.674729 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:1(enb)
2023-04-25 09:00:14.674757 DEBUG BF_PORT PRT :0: 20:-: Enable
2023-04-25 09:00:14.674799 INFO  BF_TM Set dev:0 port:20 admin_state:1
2023-04-25 09:00:14.674828 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2023-04-25 09:00:14.674961 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-04-25 09:00:14.675160 DEBUG BF_PORT MAC: ENA: 0:21:0 : Enable channel
2023-04-25 09:00:14.675205 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.675613 DEBUG BF_PORT MAC: 0:21:0 :  set tx enable = true
2023-04-25 09:00:14.675650 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = true
2023-04-25 09:00:14.675673 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.676064 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.679069 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2023-04-25 09:00:14.679171 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-25 09:00:14.679202 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-25 09:00:14.679226 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-25 09:00:14.679276 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-25 09:00:14.679318 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:00:14.679442 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-04-25 09:00:14.679723 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:14.695607 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-25 09:00:14.695978 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2023-04-25 09:00:14.696009 DEBUG BF_PORT FSM :0:128:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.696035 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.696053 DEBUG BF_PORT FSM :0:136:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.696066 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.696081 DEBUG BF_PORT FSM :0:144:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.696079 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-25 09:00:14.696094 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.696112 DEBUG BF_PORT FSM :0:152:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.696113 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-25 09:00:14.696125 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.696144 DEBUG BF_PORT FSM :0:160:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.696141 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-25 09:00:14.696159 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.696203 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-25 09:00:14.696242 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:00:14.696534 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:14.696992 INFO  BF_PM bf_pm_port_enable:5919 0:25/0
2023-04-25 09:00:14.700608 DEBUG BF_PORT port_mgr_port_enable:149:0:188:1(enb)
2023-04-25 09:00:14.700688 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:1(enb)
2023-04-25 09:00:14.700715 DEBUG BF_PORT PRT :0:188:-: Enable
2023-04-25 09:00:14.700768 INFO  BF_TM Set dev:0 port:188 admin_state:1
2023-04-25 09:00:14.700839 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 09:00:14.701001 INFO  BF_PM bf_pm_port_enable:5919 0:26/0
2023-04-25 09:00:14.704610 DEBUG BF_PORT port_mgr_port_enable:149:0:180:1(enb)
2023-04-25 09:00:14.704690 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:1(enb)
2023-04-25 09:00:14.704719 DEBUG BF_PORT PRT :0:180:-: Enable
2023-04-25 09:00:14.704761 INFO  BF_TM Set dev:0 port:180 admin_state:1
2023-04-25 09:00:14.704792 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 09:00:14.704955 INFO  BF_PM bf_pm_port_enable:5919 0:27/0
2023-04-25 09:00:14.708614 DEBUG BF_PORT port_mgr_port_enable:149:0:172:1(enb)
2023-04-25 09:00:14.708693 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:1(enb)
2023-04-25 09:00:14.708721 DEBUG BF_PORT PRT :0:172:-: Enable
2023-04-25 09:00:14.708765 INFO  BF_TM Set dev:0 port:172 admin_state:1
2023-04-25 09:00:14.708810 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 09:00:14.708977 INFO  BF_PM bf_pm_port_enable:5919 0:28/0
2023-04-25 09:00:14.711926 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-25 09:00:14.712330 DEBUG BF_PORT FSM :0:168:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.712367 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.712426 DEBUG BF_PORT MAC: ENA: 0:63:0 : Enable channel
2023-04-25 09:00:14.712462 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.712492 DEBUG BF_PORT FSM :0:176:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.712520 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.712568 DEBUG BF_PORT FSM :0:184:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.712602 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.712636 DEBUG BF_PORT MAC: ENA: 0:61:0 : Enable channel
2023-04-25 09:00:14.712665 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.712641 DEBUG BF_PORT port_mgr_port_enable:149:0:164:1(enb)
2023-04-25 09:00:14.712696 DEBUG BF_PORT FSM :0: 60:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.712722 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.712732 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:1(enb)
2023-04-25 09:00:14.712754 DEBUG BF_PORT MAC: ENA: 0:59:0 : Enable channel
2023-04-25 09:00:14.712780 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.712789 DEBUG BF_PORT PRT :0:164:-: Enable
2023-04-25 09:00:14.712824 DEBUG BF_PORT FSM :0: 52:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.712838 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.712859 INFO  BF_TM Set dev:0 port:164 admin_state:1
2023-04-25 09:00:14.712903 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 09:00:14.713068 INFO  BF_PM bf_pm_port_enable:5919 0:29/0
2023-04-25 09:00:14.713233 DEBUG BF_PORT MAC: 0:63:0 :  set tx enable = true
2023-04-25 09:00:14.713260 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = true
2023-04-25 09:00:14.713272 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.713294 DEBUG BF_PORT MAC: 0:61:0 :  set tx enable = true
2023-04-25 09:00:14.713311 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = true
2023-04-25 09:00:14.713322 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.713336 DEBUG BF_PORT MAC: 0:59:0 :  set tx enable = true
2023-04-25 09:00:14.713349 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = true
2023-04-25 09:00:14.713360 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.713378 DEBUG BF_PORT MAC: ENA: 0:57:0 : Enable channel
2023-04-25 09:00:14.713404 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.713778 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.713799 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.713812 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.713828 DEBUG BF_PORT MAC: 0:57:0 :  set tx enable = true
2023-04-25 09:00:14.713842 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = true
2023-04-25 09:00:14.713853 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.714226 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.714608 DEBUG BF_PORT FSM :0: 44:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.714626 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.716622 DEBUG BF_PORT port_mgr_port_enable:149:0:148:1(enb)
2023-04-25 09:00:14.716700 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:1(enb)
2023-04-25 09:00:14.716727 DEBUG BF_PORT PRT :0:148:-: Enable
2023-04-25 09:00:14.716780 INFO  BF_TM Set dev:0 port:148 admin_state:1
2023-04-25 09:00:14.716828 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 09:00:14.716898 DEBUG BF_PORT MAC: ENA: 0:53:0 : Enable channel
2023-04-25 09:00:14.716931 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.717020 INFO  BF_PM bf_pm_port_enable:5919 0:30/0
2023-04-25 09:00:14.717317 DEBUG BF_PORT MAC: 0:53:0 :  set tx enable = true
2023-04-25 09:00:14.717345 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = true
2023-04-25 09:00:14.717357 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.717732 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.718849 DEBUG BF_PORT FSM :0: 36:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.718872 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.720625 DEBUG BF_PORT port_mgr_port_enable:149:0:156:1(enb)
2023-04-25 09:00:14.720720 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:1(enb)
2023-04-25 09:00:14.720750 DEBUG BF_PORT PRT :0:156:-: Enable
2023-04-25 09:00:14.720791 INFO  BF_TM Set dev:0 port:156 admin_state:1
2023-04-25 09:00:14.720823 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 09:00:14.720999 INFO  BF_PM bf_pm_port_enable:5919 0:31/0
2023-04-25 09:00:14.721104 DEBUG BF_PORT MAC: ENA: 0:55:0 : Enable channel
2023-04-25 09:00:14.721133 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.721514 DEBUG BF_PORT MAC: 0:55:0 :  set tx enable = true
2023-04-25 09:00:14.721539 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = true
2023-04-25 09:00:14.721551 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.721926 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.722330 DEBUG BF_PORT FSM :0: 28:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.722369 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.724622 DEBUG BF_PORT port_mgr_port_enable:149:0:132:1(enb)
2023-04-25 09:00:14.724705 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:1(enb)
2023-04-25 09:00:14.724733 DEBUG BF_PORT PRT :0:132:-: Enable
2023-04-25 09:00:14.724775 INFO  BF_TM Set dev:0 port:132 admin_state:1
2023-04-25 09:00:14.724804 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 09:00:14.724921 DEBUG BF_PORT MAC: ENA: 0:49:0 : Enable channel
2023-04-25 09:00:14.724945 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.725003 INFO  BF_PM bf_pm_port_enable:5919 0:32/0
2023-04-25 09:00:14.725329 DEBUG BF_PORT MAC: 0:49:0 :  set tx enable = true
2023-04-25 09:00:14.725349 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = true
2023-04-25 09:00:14.725361 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.725769 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.726184 DEBUG BF_PORT FSM :0: 20:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.726229 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.728631 DEBUG BF_PORT port_mgr_port_enable:149:0:140:1(enb)
2023-04-25 09:00:14.728711 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:1(enb)
2023-04-25 09:00:14.728739 DEBUG BF_PORT PRT :0:140:-: Enable
2023-04-25 09:00:14.728781 INFO  BF_TM Set dev:0 port:140 admin_state:1
2023-04-25 09:00:14.728811 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 09:00:14.728919 DEBUG BF_PORT MAC: ENA: 0:51:0 : Enable channel
2023-04-25 09:00:14.728966 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:00:14.729376 DEBUG BF_PORT MAC: 0:51:0 :  set tx enable = true
2023-04-25 09:00:14.729414 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = true
2023-04-25 09:00:14.729433 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:00:14.729837 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:00:14.746323 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-25 09:00:14.746783 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.746825 DEBUG BF_PORT 0:128: --- Up
2023-04-25 09:00:14.746865 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 1/0 (128) : UP
2023-04-25 09:00:14.749635 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 09:00:14.749740 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.749773 DEBUG BF_PORT 0:136: --- Up
2023-04-25 09:00:14.749804 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 2/0 (136) : UP
2023-04-25 09:00:14.752581 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 09:00:14.752685 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.752731 DEBUG BF_PORT 0:144: --- Up
2023-04-25 09:00:14.752764 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 3/0 (144) : UP
2023-04-25 09:00:14.755619 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 09:00:14.755720 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.755752 DEBUG BF_PORT 0:152: --- Up
2023-04-25 09:00:14.755785 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 4/0 (152) : UP
2023-04-25 09:00:14.758617 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 09:00:14.758722 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.758755 DEBUG BF_PORT 0:160: --- Up
2023-04-25 09:00:14.758788 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 5/0 (160) : UP
2023-04-25 09:00:14.761616 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 09:00:14.763776 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.765575 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.767356 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.769120 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.769249 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:00:14.769283 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:00:14.769299 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:00:14.769317 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:00:14.769337 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:00:14.770205 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-25 09:00:14.770219 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:00:14.770245 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2023-04-25 09:00:14.770691 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-25 09:00:14.771091 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.776924 DEBUG BF_PORT 0:168: --- Up
2023-04-25 09:00:14.776993 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 6/0 (168) : UP
2023-04-25 09:00:14.780590 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 09:00:14.780695 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.780742 DEBUG BF_PORT 0:176: --- Up
2023-04-25 09:00:14.780789 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 7/0 (176) : UP
2023-04-25 09:00:14.783674 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 09:00:14.783776 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.783820 DEBUG BF_PORT 0:184: --- Up
2023-04-25 09:00:14.783850 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 8/0 (184) : UP
2023-04-25 09:00:14.786692 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 09:00:14.786781 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.786810 DEBUG BF_PORT 0: 60: --- Up
2023-04-25 09:00:14.786841 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 9/0 (60) : UP
2023-04-25 09:00:14.789607 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 60
2023-04-25 09:00:14.789696 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.789724 DEBUG BF_PORT 0: 52: --- Up
2023-04-25 09:00:14.789757 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 10/0 (52) : UP
2023-04-25 09:00:14.792581 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 52
2023-04-25 09:00:14.792694 DEBUG BF_PORT FSM :0:188:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.792737 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.792771 DEBUG BF_PORT FSM :0:180:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.792800 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.792832 DEBUG BF_PORT FSM :0:172:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.792861 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.792892 DEBUG BF_PORT FSM :0:164:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.792920 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.792948 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.792977 DEBUG BF_PORT 0: 44: --- Up
2023-04-25 09:00:14.793016 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 11/0 (44) : UP
2023-04-25 09:00:14.796583 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 44
2023-04-25 09:00:14.796697 DEBUG BF_PORT FSM :0:148:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.796738 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.796776 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.796827 DEBUG BF_PORT 0: 36: --- Up
2023-04-25 09:00:14.796868 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 12/0 (36) : UP
2023-04-25 09:00:14.799634 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 36
2023-04-25 09:00:14.800142 DEBUG BF_PORT FSM :0:156:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.800189 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.800221 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.800246 DEBUG BF_PORT 0: 28: --- Up
2023-04-25 09:00:14.800286 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 13/0 (28) : UP
2023-04-25 09:00:14.803619 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2023-04-25 09:00:14.803730 DEBUG BF_PORT FSM :0:132:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.803762 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.803792 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.803816 DEBUG BF_PORT 0: 20: --- Up
2023-04-25 09:00:14.803855 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 14/0 (20) : UP
2023-04-25 09:00:14.806621 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2023-04-25 09:00:14.806731 DEBUG BF_PORT FSM :0:140:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:00:14.806764 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:00:14.808472 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.810257 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.812021 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.813783 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:14.813929 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:00:14.813962 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:00:14.813989 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:00:14.814017 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:00:14.814055 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:00:14.814955 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-25 09:00:14.814982 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:00:14.815023 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2023-04-25 09:00:14.843140 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.843191 DEBUG BF_PORT 0:188: --- Up
2023-04-25 09:00:14.843242 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 25/0 (188) : UP
2023-04-25 09:00:14.846627 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 09:00:14.846730 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.846761 DEBUG BF_PORT 0:180: --- Up
2023-04-25 09:00:14.846812 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 26/0 (180) : UP
2023-04-25 09:00:14.849630 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 09:00:14.849735 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.849767 DEBUG BF_PORT 0:172: --- Up
2023-04-25 09:00:14.849820 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 27/0 (172) : UP
2023-04-25 09:00:14.852656 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 09:00:14.852759 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.852792 DEBUG BF_PORT 0:164: --- Up
2023-04-25 09:00:14.852846 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 28/0 (164) : UP
2023-04-25 09:00:14.855637 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 09:00:14.856136 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.856180 DEBUG BF_PORT 0:148: --- Up
2023-04-25 09:00:14.856236 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 29/0 (148) : UP
2023-04-25 09:00:14.859638 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 09:00:14.859744 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.859777 DEBUG BF_PORT 0:156: --- Up
2023-04-25 09:00:14.859832 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 30/0 (156) : UP
2023-04-25 09:00:14.862619 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 09:00:14.862726 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.862758 DEBUG BF_PORT 0:132: --- Up
2023-04-25 09:00:14.862813 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 31/0 (132) : UP
2023-04-25 09:00:14.865639 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 09:00:14.866139 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:14.866184 DEBUG BF_PORT 0:140: --- Up
2023-04-25 09:00:14.866243 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 32/0 (140) : UP
2023-04-25 09:00:14.869618 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 09:00:15.170300 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:00:15.171227 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.172053 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.172869 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.173684 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.173722 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:00:15.216981 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:00:15.217477 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:00:15.218317 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.219136 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.219946 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.220760 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:15.220805 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:00:15.264192 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:00:15.772405 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:00:15.772480 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:00:15.779952 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:00:15.779976 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:00:15.787277 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:00:15.787299 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:00:15.793582 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:00:15.793605 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:00:15.793617 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:00:15.793637 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:00:15.793652 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:00:15.793667 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:00:15.794122 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:00:15.794789 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:00:15.795556 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:00:15.796451 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:00:15.796582 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:00:15.896908 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:16.005113 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:16.005671 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-25 09:00:16.129720 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 09:00:16.129762 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 40mV
2023-04-25 09:00:16.138122 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:00:16.138149 DEBUG BF_PORT FSM :0: 12:1: 1e06=260mV/ 40mV
2023-04-25 09:00:16.149730 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:00:16.149754 DEBUG BF_PORT FSM :0: 12:2: 1e06=380mV/ 40mV
2023-04-25 09:00:16.162387 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:00:16.162409 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 09:00:16.162429 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:00:16.162457 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:00:16.162479 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:00:16.162501 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:00:16.162963 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:00:16.163625 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:00:16.164396 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:00:16.165276 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:00:16.165408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:00:16.265615 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:16.373917 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:16.474778 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:16.575577 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:16.576099 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:16.576136 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:00:16.576185 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:00:16.579639 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:00:18.711339 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:18.711447 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:18.711478 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:00:18.711530 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:00:18.714706 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:00:37.627078 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:00:37.627178 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:00:37.627208 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:00:37.628290 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:00:37.628325 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:00:37.628364 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:00:37.628425 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:00:37.628454 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:00:37.628503 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:00:37.628619 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=33333 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:00:37.631842 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:00:37.631938 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:00:37.631966 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:00:37.632412 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:37.632473 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:00:37.632501 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:00:37.641227 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:00:37.658383 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:00:37.658429 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:00:37.658450 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:00:37.659388 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:00:37.659416 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:00:37.659445 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:00:37.659465 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:00:37.659483 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:00:37.659518 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:00:37.659595 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:00:37.662855 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:00:37.662962 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:00:37.662995 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:00:37.663444 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:37.663494 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:00:37.663523 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:00:37.672270 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:00:37.691312 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:37.691371 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:00:37.694867 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:00:37.722428 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:00:37.722488 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:00:37.725898 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:00:37.745446 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:00:37.745886 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:00:37.745933 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:00:37.745960 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:00:37.746873 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.747887 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.748903 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.749915 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.750056 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:00:37.776416 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:00:37.776853 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:00:37.776899 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:00:37.776926 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:00:37.777847 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.778857 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.779863 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.780869 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:00:37.781004 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:00:37.800404 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:00:37.801243 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.802042 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.802842 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.803645 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.803674 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:00:37.846890 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:00:37.847385 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:00:37.848212 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.849022 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.849830 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.850625 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:00:37.850653 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:00:37.893955 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:00:38.402069 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:00:38.402146 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:00:38.409582 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:00:38.409604 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:00:38.416894 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:00:38.416915 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:00:38.423158 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:00:38.423177 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:00:38.423189 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:00:38.423209 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:00:38.423228 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:00:38.423242 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:00:38.423687 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:00:38.424341 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:00:38.425104 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:00:38.425977 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:00:38.426102 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:00:38.526214 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:38.560148 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:00:38.560221 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 09:00:38.568658 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:00:38.568681 DEBUG BF_PORT FSM :0: 12:1: 1e06=260mV/ 40mV
2023-04-25 09:00:38.580219 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:00:38.580239 DEBUG BF_PORT FSM :0: 12:2: 1e06=380mV/ 40mV
2023-04-25 09:00:38.592806 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:00:38.592828 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 09:00:38.592840 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:00:38.592858 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:00:38.592888 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:00:38.592902 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:00:38.593345 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:00:38.594000 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:00:38.594762 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:00:38.595630 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:00:38.595753 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:00:38.634468 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:38.696115 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:38.735080 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:38.804300 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:38.835969 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:38.836473 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:38.836514 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:00:38.836560 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:00:38.839895 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:00:38.904917 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:39.005595 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:00:39.006139 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:00:39.006179 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:00:39.006222 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:00:39.009898 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:01:12.284135 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:01:12.284247 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:01:12.284281 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:01:12.285400 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:01:12.285444 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:01:12.285483 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:01:12.285510 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:01:12.285535 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:01:12.285584 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:01:12.285698 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=22222 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:01:12.289217 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:01:12.289294 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:01:12.289323 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:01:12.289746 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:01:12.289805 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:01:12.289843 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:01:12.298557 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:01:12.312150 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:01:12.312202 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:01:12.312229 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:01:12.313197 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:01:12.313256 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:01:12.313286 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:01:12.313304 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:01:12.313321 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:01:12.313351 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:01:12.313430 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:01:12.316209 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:01:12.316261 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:01:12.316288 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:01:12.316694 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:01:12.316744 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:01:12.316772 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:01:12.325403 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:01:12.348731 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:01:12.348791 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:01:12.352285 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:01:12.375633 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:01:12.375686 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:01:12.379186 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:01:12.402973 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:01:12.403392 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:01:12.403434 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:01:12.403461 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:01:12.404366 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.405406 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.406424 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.407437 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.407576 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:01:12.430003 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:01:12.430424 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:01:12.430466 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:01:12.430494 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:01:12.431394 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.432415 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.433431 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.434440 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:01:12.434579 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:01:12.457825 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:01:12.458660 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.459470 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.460276 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.461078 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.461114 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:01:12.503971 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:01:12.504449 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:01:12.505277 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.506082 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.506880 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.507678 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:01:12.507707 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:01:12.550549 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:01:13.259296 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:01:13.259364 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:01:13.266799 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:01:13.266821 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:01:13.274132 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:01:13.274160 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:01:13.280424 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:01:13.280445 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:01:13.280457 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:01:13.280476 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:01:13.280490 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:01:13.280504 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:01:13.280950 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:01:13.281612 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:01:13.282377 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:01:13.283249 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:01:13.283374 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:01:13.383735 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.417540 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:01:13.417579 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 09:01:13.426018 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:01:13.426039 DEBUG BF_PORT FSM :0: 12:1: 1e06=260mV/ 40mV
2023-04-25 09:01:13.433352 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:01:13.433372 DEBUG BF_PORT FSM :0: 12:2: 1e06=280mV/ 40mV
2023-04-25 09:01:13.447016 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 09:01:13.447036 DEBUG BF_PORT FSM :0: 12:3: 1e06=340mV/ 40mV
2023-04-25 09:01:13.447048 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:01:13.447065 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:01:13.447082 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:01:13.447100 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:01:13.447544 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:01:13.448201 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:01:13.448963 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:01:13.449835 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:01:13.449961 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:01:13.491788 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.550015 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.592495 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.658010 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.693189 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.693697 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:01:13.693754 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:01:13.693800 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:01:13.697264 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:01:13.758687 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.859581 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:01:13.860094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:01:13.860128 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:01:13.860172 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:01:13.863267 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:02:46.695853 INFO  BF_TM Set dev:0 port:128 admin_state:0
2023-04-25 09:02:46.695946 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 09:02:46.695991 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:02:46.696030 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:02:46.696053 DEBUG BF_PORT port_mgr_port_enable:149:0:128:0(enb)
2023-04-25 09:02:46.696077 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:0(enb)
2023-04-25 09:02:46.696114 DEBUG BF_PORT PRT :0:128:-: Disable
2023-04-25 09:02:46.696139 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.696247 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 09:02:46.696283 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 09:02:46.712213 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 1/0 (128) : DOWN
2023-04-25 09:02:46.712279 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 1/0 (128) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.730310 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 09:02:46.730407 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:02:46.730434 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:02:46.730453 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 09:02:46.730491 DEBUG BF_PORT port_mgr_port_remove:106:0:128:0(direction)
2023-04-25 09:02:46.730514 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:128:0(direction)
2023-04-25 09:02:46.731036 INFO  BF_TM Remove dev:0 port:128 direction:0
2023-04-25 09:02:46.731229 INFO  BF_TM Remove dev:0 port:128 direction:1
2023-04-25 09:02:46.731259 INFO  BF_TM Delete dev:0 port:128
2023-04-25 09:02:46.731298 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:02:46.731325 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:02:46.731378 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.731578 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 128 remove.
2023-04-25 09:02:46.731955 DEBUG BF_PORT port_mgr_port_remove:106:0:128:1(direction)
2023-04-25 09:02:46.731987 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:128:1(direction)
2023-04-25 09:02:46.732192 INFO  BF_DVM Dev 0 port 128 removed sts Success (0)
2023-04-25 09:02:46.732228 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=81h
2023-04-25 09:02:46.732252 INFO  BF_DVM Dev 0 port 129 removed sts Object not found (6)
2023-04-25 09:02:46.732275 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=82h
2023-04-25 09:02:46.732302 INFO  BF_DVM Dev 0 port 130 removed sts Object not found (6)
2023-04-25 09:02:46.732350 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=83h
2023-04-25 09:02:46.732372 INFO  BF_DVM Dev 0 port 131 removed sts Object not found (6)
2023-04-25 09:02:46.732413 INFO  BF_TM Set dev:0 port:136 admin_state:0
2023-04-25 09:02:46.732450 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 09:02:46.732491 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:02:46.732517 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:02:46.732537 DEBUG BF_PORT port_mgr_port_enable:149:0:136:0(enb)
2023-04-25 09:02:46.732559 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:0(enb)
2023-04-25 09:02:46.732580 DEBUG BF_PORT PRT :0:136:-: Disable
2023-04-25 09:02:46.732601 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.732700 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 09:02:46.732732 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 09:02:46.748582 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 2/0 (136) : DOWN
2023-04-25 09:02:46.748629 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 2/0 (136) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.751283 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 09:02:46.751339 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:02:46.751355 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:02:46.751369 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 09:02:46.751395 DEBUG BF_PORT port_mgr_port_remove:106:0:136:0(direction)
2023-04-25 09:02:46.751415 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:136:0(direction)
2023-04-25 09:02:46.751941 INFO  BF_TM Remove dev:0 port:136 direction:0
2023-04-25 09:02:46.752133 INFO  BF_TM Remove dev:0 port:136 direction:1
2023-04-25 09:02:46.752149 INFO  BF_TM Delete dev:0 port:136
2023-04-25 09:02:46.752173 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:02:46.752186 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:02:46.752214 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.752397 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 136 remove.
2023-04-25 09:02:46.752739 DEBUG BF_PORT port_mgr_port_remove:106:0:136:1(direction)
2023-04-25 09:02:46.752758 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:136:1(direction)
2023-04-25 09:02:46.752963 INFO  BF_DVM Dev 0 port 136 removed sts Success (0)
2023-04-25 09:02:46.752983 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=89h
2023-04-25 09:02:46.752996 INFO  BF_DVM Dev 0 port 137 removed sts Object not found (6)
2023-04-25 09:02:46.753008 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ah
2023-04-25 09:02:46.753019 INFO  BF_DVM Dev 0 port 138 removed sts Object not found (6)
2023-04-25 09:02:46.753031 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8bh
2023-04-25 09:02:46.753042 INFO  BF_DVM Dev 0 port 139 removed sts Object not found (6)
2023-04-25 09:02:46.753055 INFO  BF_TM Set dev:0 port:144 admin_state:0
2023-04-25 09:02:46.753067 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 09:02:46.753091 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:02:46.753109 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:02:46.753122 DEBUG BF_PORT port_mgr_port_enable:149:0:144:0(enb)
2023-04-25 09:02:46.753146 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:0(enb)
2023-04-25 09:02:46.753159 DEBUG BF_PORT PRT :0:144:-: Disable
2023-04-25 09:02:46.753172 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.753256 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 09:02:46.753276 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 09:02:46.768632 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 3/0 (144) : DOWN
2023-04-25 09:02:46.768678 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 3/0 (144) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.772294 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 09:02:46.772408 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:02:46.772448 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:02:46.772462 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 09:02:46.772488 DEBUG BF_PORT port_mgr_port_remove:106:0:144:0(direction)
2023-04-25 09:02:46.772502 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:144:0(direction)
2023-04-25 09:02:46.773031 INFO  BF_TM Remove dev:0 port:144 direction:0
2023-04-25 09:02:46.773205 INFO  BF_TM Remove dev:0 port:144 direction:1
2023-04-25 09:02:46.773222 INFO  BF_TM Delete dev:0 port:144
2023-04-25 09:02:46.773245 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:02:46.773257 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:02:46.773285 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.773460 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 144 remove.
2023-04-25 09:02:46.773815 DEBUG BF_PORT port_mgr_port_remove:106:0:144:1(direction)
2023-04-25 09:02:46.773846 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:144:1(direction)
2023-04-25 09:02:46.774053 INFO  BF_DVM Dev 0 port 144 removed sts Success (0)
2023-04-25 09:02:46.774090 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=91h
2023-04-25 09:02:46.774115 INFO  BF_DVM Dev 0 port 145 removed sts Object not found (6)
2023-04-25 09:02:46.774153 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=92h
2023-04-25 09:02:46.774164 INFO  BF_DVM Dev 0 port 146 removed sts Object not found (6)
2023-04-25 09:02:46.774176 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=93h
2023-04-25 09:02:46.774187 INFO  BF_DVM Dev 0 port 147 removed sts Object not found (6)
2023-04-25 09:02:46.774200 INFO  BF_TM Set dev:0 port:152 admin_state:0
2023-04-25 09:02:46.774212 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 09:02:46.774235 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:02:46.774253 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:02:46.774265 DEBUG BF_PORT port_mgr_port_enable:149:0:152:0(enb)
2023-04-25 09:02:46.774277 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:0(enb)
2023-04-25 09:02:46.774290 DEBUG BF_PORT PRT :0:152:-: Disable
2023-04-25 09:02:46.774302 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.774385 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 09:02:46.774405 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 09:02:46.789746 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 4/0 (152) : DOWN
2023-04-25 09:02:46.789793 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 4/0 (152) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.793276 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 09:02:46.793342 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:02:46.793358 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:02:46.793371 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 09:02:46.793397 DEBUG BF_PORT port_mgr_port_remove:106:0:152:0(direction)
2023-04-25 09:02:46.793410 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:152:0(direction)
2023-04-25 09:02:46.793988 INFO  BF_TM Remove dev:0 port:152 direction:0
2023-04-25 09:02:46.794187 INFO  BF_TM Remove dev:0 port:152 direction:1
2023-04-25 09:02:46.794216 INFO  BF_TM Delete dev:0 port:152
2023-04-25 09:02:46.794254 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:02:46.794280 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:02:46.794325 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.794515 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 152 remove.
2023-04-25 09:02:46.794876 DEBUG BF_PORT port_mgr_port_remove:106:0:152:1(direction)
2023-04-25 09:02:46.794893 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:152:1(direction)
2023-04-25 09:02:46.795075 INFO  BF_DVM Dev 0 port 152 removed sts Success (0)
2023-04-25 09:02:46.795095 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=99h
2023-04-25 09:02:46.795108 INFO  BF_DVM Dev 0 port 153 removed sts Object not found (6)
2023-04-25 09:02:46.795120 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ah
2023-04-25 09:02:46.795131 INFO  BF_DVM Dev 0 port 154 removed sts Object not found (6)
2023-04-25 09:02:46.795143 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9bh
2023-04-25 09:02:46.795154 INFO  BF_DVM Dev 0 port 155 removed sts Object not found (6)
2023-04-25 09:02:46.795167 INFO  BF_TM Set dev:0 port:160 admin_state:0
2023-04-25 09:02:46.795180 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 09:02:46.795202 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:02:46.795215 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:02:46.795226 DEBUG BF_PORT port_mgr_port_enable:149:0:160:0(enb)
2023-04-25 09:02:46.795239 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:0(enb)
2023-04-25 09:02:46.795251 DEBUG BF_PORT PRT :0:160:-: Disable
2023-04-25 09:02:46.795263 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.795346 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 09:02:46.795366 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 09:02:46.810694 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 5/0 (160) : DOWN
2023-04-25 09:02:46.810743 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 5/0 (160) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.814301 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 09:02:46.814388 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:02:46.814414 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:02:46.814453 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 09:02:46.814479 DEBUG BF_PORT port_mgr_port_remove:106:0:160:0(direction)
2023-04-25 09:02:46.814495 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:160:0(direction)
2023-04-25 09:02:46.815059 INFO  BF_TM Remove dev:0 port:160 direction:0
2023-04-25 09:02:46.815268 INFO  BF_TM Remove dev:0 port:160 direction:1
2023-04-25 09:02:46.815295 INFO  BF_TM Delete dev:0 port:160
2023-04-25 09:02:46.815319 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:02:46.815332 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:02:46.815359 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.815534 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 160 remove.
2023-04-25 09:02:46.815880 DEBUG BF_PORT port_mgr_port_remove:106:0:160:1(direction)
2023-04-25 09:02:46.815913 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:160:1(direction)
2023-04-25 09:02:46.816120 INFO  BF_DVM Dev 0 port 160 removed sts Success (0)
2023-04-25 09:02:46.816157 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a1h
2023-04-25 09:02:46.816187 INFO  BF_DVM Dev 0 port 161 removed sts Object not found (6)
2023-04-25 09:02:46.816210 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a2h
2023-04-25 09:02:46.816232 INFO  BF_DVM Dev 0 port 162 removed sts Object not found (6)
2023-04-25 09:02:46.816254 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a3h
2023-04-25 09:02:46.816275 INFO  BF_DVM Dev 0 port 163 removed sts Object not found (6)
2023-04-25 09:02:46.816309 INFO  BF_TM Set dev:0 port:168 admin_state:0
2023-04-25 09:02:46.816321 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 09:02:46.816343 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:02:46.816356 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:02:46.816367 DEBUG BF_PORT port_mgr_port_enable:149:0:168:0(enb)
2023-04-25 09:02:46.816379 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:0(enb)
2023-04-25 09:02:46.816401 DEBUG BF_PORT PRT :0:168:-: Disable
2023-04-25 09:02:46.816415 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.816498 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 09:02:46.816519 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 09:02:46.831834 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 6/0 (168) : DOWN
2023-04-25 09:02:46.831885 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 6/0 (168) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.835304 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 09:02:46.835404 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:02:46.835419 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:02:46.835432 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 09:02:46.835457 DEBUG BF_PORT port_mgr_port_remove:106:0:168:0(direction)
2023-04-25 09:02:46.835470 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:168:0(direction)
2023-04-25 09:02:46.835998 INFO  BF_TM Remove dev:0 port:168 direction:0
2023-04-25 09:02:46.836172 INFO  BF_TM Remove dev:0 port:168 direction:1
2023-04-25 09:02:46.836188 INFO  BF_TM Delete dev:0 port:168
2023-04-25 09:02:46.836211 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:02:46.836223 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:02:46.836250 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.836398 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 168 remove.
2023-04-25 09:02:46.836739 DEBUG BF_PORT port_mgr_port_remove:106:0:168:1(direction)
2023-04-25 09:02:46.836758 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:168:1(direction)
2023-04-25 09:02:46.836951 INFO  BF_DVM Dev 0 port 168 removed sts Success (0)
2023-04-25 09:02:46.836973 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a9h
2023-04-25 09:02:46.836986 INFO  BF_DVM Dev 0 port 169 removed sts Object not found (6)
2023-04-25 09:02:46.836998 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aah
2023-04-25 09:02:46.837009 INFO  BF_DVM Dev 0 port 170 removed sts Object not found (6)
2023-04-25 09:02:46.837021 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=abh
2023-04-25 09:02:46.837032 INFO  BF_DVM Dev 0 port 171 removed sts Object not found (6)
2023-04-25 09:02:46.837045 INFO  BF_TM Set dev:0 port:176 admin_state:0
2023-04-25 09:02:46.837057 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 09:02:46.837081 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:02:46.837094 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:02:46.837105 DEBUG BF_PORT port_mgr_port_enable:149:0:176:0(enb)
2023-04-25 09:02:46.837117 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:0(enb)
2023-04-25 09:02:46.837129 DEBUG BF_PORT PRT :0:176:-: Disable
2023-04-25 09:02:46.837142 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.837225 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 09:02:46.837245 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 09:02:46.852582 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 7/0 (176) : DOWN
2023-04-25 09:02:46.852633 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 7/0 (176) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.855305 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 09:02:46.855389 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:02:46.855404 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:02:46.855418 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 09:02:46.855443 DEBUG BF_PORT port_mgr_port_remove:106:0:176:0(direction)
2023-04-25 09:02:46.855463 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:176:0(direction)
2023-04-25 09:02:46.855976 INFO  BF_TM Remove dev:0 port:176 direction:0
2023-04-25 09:02:46.856149 INFO  BF_TM Remove dev:0 port:176 direction:1
2023-04-25 09:02:46.856165 INFO  BF_TM Delete dev:0 port:176
2023-04-25 09:02:46.856188 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:02:46.856200 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:02:46.856228 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.856398 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 176 remove.
2023-04-25 09:02:46.856757 DEBUG BF_PORT port_mgr_port_remove:106:0:176:1(direction)
2023-04-25 09:02:46.856790 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:176:1(direction)
2023-04-25 09:02:46.856996 INFO  BF_DVM Dev 0 port 176 removed sts Success (0)
2023-04-25 09:02:46.857032 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b1h
2023-04-25 09:02:46.857062 INFO  BF_DVM Dev 0 port 177 removed sts Object not found (6)
2023-04-25 09:02:46.857097 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b2h
2023-04-25 09:02:46.857108 INFO  BF_DVM Dev 0 port 178 removed sts Object not found (6)
2023-04-25 09:02:46.857120 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b3h
2023-04-25 09:02:46.857131 INFO  BF_DVM Dev 0 port 179 removed sts Object not found (6)
2023-04-25 09:02:46.857159 INFO  BF_TM Set dev:0 port:184 admin_state:0
2023-04-25 09:02:46.857172 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 09:02:46.857196 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:02:46.857212 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:02:46.857224 DEBUG BF_PORT port_mgr_port_enable:149:0:184:0(enb)
2023-04-25 09:02:46.857237 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:0(enb)
2023-04-25 09:02:46.857250 DEBUG BF_PORT PRT :0:184:-: Disable
2023-04-25 09:02:46.857262 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.857345 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 09:02:46.857364 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 09:02:46.872712 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 8/0 (184) : DOWN
2023-04-25 09:02:46.872765 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 8/0 (184) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.876261 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 09:02:46.876363 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:02:46.876378 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:02:46.876408 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 09:02:46.876437 DEBUG BF_PORT port_mgr_port_remove:106:0:184:0(direction)
2023-04-25 09:02:46.876450 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:184:0(direction)
2023-04-25 09:02:46.876947 INFO  BF_TM Remove dev:0 port:184 direction:0
2023-04-25 09:02:46.877121 INFO  BF_TM Remove dev:0 port:184 direction:1
2023-04-25 09:02:46.877138 INFO  BF_TM Delete dev:0 port:184
2023-04-25 09:02:46.877160 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:02:46.877173 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:02:46.877200 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.877377 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 184 remove.
2023-04-25 09:02:46.877715 DEBUG BF_PORT port_mgr_port_remove:106:0:184:1(direction)
2023-04-25 09:02:46.877733 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:184:1(direction)
2023-04-25 09:02:46.877914 INFO  BF_DVM Dev 0 port 184 removed sts Success (0)
2023-04-25 09:02:46.877934 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b9h
2023-04-25 09:02:46.877947 INFO  BF_DVM Dev 0 port 185 removed sts Object not found (6)
2023-04-25 09:02:46.877959 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bah
2023-04-25 09:02:46.877971 INFO  BF_DVM Dev 0 port 186 removed sts Object not found (6)
2023-04-25 09:02:46.877982 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bbh
2023-04-25 09:02:46.877993 INFO  BF_DVM Dev 0 port 187 removed sts Object not found (6)
2023-04-25 09:02:46.878006 INFO  BF_TM Set dev:0 port:60 admin_state:0
2023-04-25 09:02:46.878019 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 60
2023-04-25 09:02:46.878043 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:02:46.878056 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:02:46.878068 DEBUG BF_PORT port_mgr_port_enable:149:0:60:0(enb)
2023-04-25 09:02:46.878080 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:0(enb)
2023-04-25 09:02:46.878092 DEBUG BF_PORT PRT :0: 60:-: Disable
2023-04-25 09:02:46.878120 DEBUG BF_PORT PRT :0: 60:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.878204 DEBUG BF_PORT PRT :0: 60:-: Disable MAC Rx
2023-04-25 09:02:46.878224 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = false
2023-04-25 09:02:46.894793 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 9/0 (60) : DOWN
2023-04-25 09:02:46.894848 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 9/0 (60) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.898266 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 60
2023-04-25 09:02:46.898321 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:02:46.898336 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:02:46.898348 DEBUG BF_PORT MAC: DIS: 0:31:0 : Disable channel
2023-04-25 09:02:46.898374 DEBUG BF_PORT port_mgr_port_remove:106:0:60:0(direction)
2023-04-25 09:02:46.898391 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:60:0(direction)
2023-04-25 09:02:46.898896 INFO  BF_TM Remove dev:0 port:60 direction:0
2023-04-25 09:02:46.899091 INFO  BF_TM Remove dev:0 port:60 direction:1
2023-04-25 09:02:46.899121 INFO  BF_TM Delete dev:0 port:60
2023-04-25 09:02:46.899161 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:02:46.899189 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:02:46.899237 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.899430 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 60 remove.
2023-04-25 09:02:46.899769 DEBUG BF_PORT port_mgr_port_remove:106:0:60:1(direction)
2023-04-25 09:02:46.899787 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:60:1(direction)
2023-04-25 09:02:46.899984 INFO  BF_DVM Dev 0 port 60 removed sts Success (0)
2023-04-25 09:02:46.900003 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3dh
2023-04-25 09:02:46.900016 INFO  BF_DVM Dev 0 port 61 removed sts Object not found (6)
2023-04-25 09:02:46.900028 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3eh
2023-04-25 09:02:46.900039 INFO  BF_DVM Dev 0 port 62 removed sts Object not found (6)
2023-04-25 09:02:46.900051 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3fh
2023-04-25 09:02:46.900062 INFO  BF_DVM Dev 0 port 63 removed sts Object not found (6)
2023-04-25 09:02:46.900075 INFO  BF_TM Set dev:0 port:52 admin_state:0
2023-04-25 09:02:46.900087 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 52
2023-04-25 09:02:46.900109 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:02:46.900121 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:02:46.900132 DEBUG BF_PORT port_mgr_port_enable:149:0:52:0(enb)
2023-04-25 09:02:46.900144 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:0(enb)
2023-04-25 09:02:46.900156 DEBUG BF_PORT PRT :0: 52:-: Disable
2023-04-25 09:02:46.900168 DEBUG BF_PORT PRT :0: 52:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.900252 DEBUG BF_PORT PRT :0: 52:-: Disable MAC Rx
2023-04-25 09:02:46.900271 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = false
2023-04-25 09:02:46.916855 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 10/0 (52) : DOWN
2023-04-25 09:02:46.916912 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 10/0 (52) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.920292 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 52
2023-04-25 09:02:46.920345 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:02:46.920376 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:02:46.920407 DEBUG BF_PORT MAC: DIS: 0:29:0 : Disable channel
2023-04-25 09:02:46.920435 DEBUG BF_PORT port_mgr_port_remove:106:0:52:0(direction)
2023-04-25 09:02:46.920449 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:52:0(direction)
2023-04-25 09:02:46.920947 INFO  BF_TM Remove dev:0 port:52 direction:0
2023-04-25 09:02:46.921121 INFO  BF_TM Remove dev:0 port:52 direction:1
2023-04-25 09:02:46.921138 INFO  BF_TM Delete dev:0 port:52
2023-04-25 09:02:46.921161 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:02:46.921173 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:02:46.921198 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.921375 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 52 remove.
2023-04-25 09:02:46.921728 DEBUG BF_PORT port_mgr_port_remove:106:0:52:1(direction)
2023-04-25 09:02:46.921745 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:52:1(direction)
2023-04-25 09:02:46.921925 INFO  BF_DVM Dev 0 port 52 removed sts Success (0)
2023-04-25 09:02:46.921945 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=35h
2023-04-25 09:02:46.921958 INFO  BF_DVM Dev 0 port 53 removed sts Object not found (6)
2023-04-25 09:02:46.921970 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=36h
2023-04-25 09:02:46.921981 INFO  BF_DVM Dev 0 port 54 removed sts Object not found (6)
2023-04-25 09:02:46.921992 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=37h
2023-04-25 09:02:46.922003 INFO  BF_DVM Dev 0 port 55 removed sts Object not found (6)
2023-04-25 09:02:46.922016 INFO  BF_TM Set dev:0 port:44 admin_state:0
2023-04-25 09:02:46.922028 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 44
2023-04-25 09:02:46.922052 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:02:46.922067 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:02:46.922079 DEBUG BF_PORT port_mgr_port_enable:149:0:44:0(enb)
2023-04-25 09:02:46.922091 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:0(enb)
2023-04-25 09:02:46.922104 DEBUG BF_PORT PRT :0: 44:-: Disable
2023-04-25 09:02:46.922116 DEBUG BF_PORT PRT :0: 44:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.922199 DEBUG BF_PORT PRT :0: 44:-: Disable MAC Rx
2023-04-25 09:02:46.922218 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = false
2023-04-25 09:02:46.938789 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 11/0 (44) : DOWN
2023-04-25 09:02:46.938850 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 11/0 (44) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.942312 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 44
2023-04-25 09:02:46.942367 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:02:46.942383 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:02:46.942396 DEBUG BF_PORT MAC: DIS: 0:27:0 : Disable channel
2023-04-25 09:02:46.942421 DEBUG BF_PORT port_mgr_port_remove:106:0:44:0(direction)
2023-04-25 09:02:46.942434 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:44:0(direction)
2023-04-25 09:02:46.942995 INFO  BF_TM Remove dev:0 port:44 direction:0
2023-04-25 09:02:46.943194 INFO  BF_TM Remove dev:0 port:44 direction:1
2023-04-25 09:02:46.943215 INFO  BF_TM Delete dev:0 port:44
2023-04-25 09:02:46.943239 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:02:46.943262 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:02:46.943288 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.943465 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 44 remove.
2023-04-25 09:02:46.943819 DEBUG BF_PORT port_mgr_port_remove:106:0:44:1(direction)
2023-04-25 09:02:46.943852 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:44:1(direction)
2023-04-25 09:02:46.944058 INFO  BF_DVM Dev 0 port 44 removed sts Success (0)
2023-04-25 09:02:46.944108 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2dh
2023-04-25 09:02:46.944123 INFO  BF_DVM Dev 0 port 45 removed sts Object not found (6)
2023-04-25 09:02:46.944136 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2eh
2023-04-25 09:02:46.944147 INFO  BF_DVM Dev 0 port 46 removed sts Object not found (6)
2023-04-25 09:02:46.944158 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2fh
2023-04-25 09:02:46.944170 INFO  BF_DVM Dev 0 port 47 removed sts Object not found (6)
2023-04-25 09:02:46.944183 INFO  BF_TM Set dev:0 port:36 admin_state:0
2023-04-25 09:02:46.944195 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 36
2023-04-25 09:02:46.944217 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:02:46.944229 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:02:46.944241 DEBUG BF_PORT port_mgr_port_enable:149:0:36:0(enb)
2023-04-25 09:02:46.944253 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:0(enb)
2023-04-25 09:02:46.944264 DEBUG BF_PORT PRT :0: 36:-: Disable
2023-04-25 09:02:46.944277 DEBUG BF_PORT PRT :0: 36:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.944359 DEBUG BF_PORT PRT :0: 36:-: Disable MAC Rx
2023-04-25 09:02:46.944379 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = false
2023-04-25 09:02:46.960962 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 12/0 (36) : DOWN
2023-04-25 09:02:46.961025 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 12/0 (36) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.964310 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 36
2023-04-25 09:02:46.964411 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:02:46.964446 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:02:46.964480 DEBUG BF_PORT MAC: DIS: 0:25:0 : Disable channel
2023-04-25 09:02:46.964505 DEBUG BF_PORT port_mgr_port_remove:106:0:36:0(direction)
2023-04-25 09:02:46.964522 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:36:0(direction)
2023-04-25 09:02:46.965034 INFO  BF_TM Remove dev:0 port:36 direction:0
2023-04-25 09:02:46.965222 INFO  BF_TM Remove dev:0 port:36 direction:1
2023-04-25 09:02:46.965238 INFO  BF_TM Delete dev:0 port:36
2023-04-25 09:02:46.965260 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:02:46.965273 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:02:46.965297 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.965474 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 36 remove.
2023-04-25 09:02:46.965812 DEBUG BF_PORT port_mgr_port_remove:106:0:36:1(direction)
2023-04-25 09:02:46.965830 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:36:1(direction)
2023-04-25 09:02:46.966010 INFO  BF_DVM Dev 0 port 36 removed sts Success (0)
2023-04-25 09:02:46.966031 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=25h
2023-04-25 09:02:46.966055 INFO  BF_DVM Dev 0 port 37 removed sts Object not found (6)
2023-04-25 09:02:46.966067 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=26h
2023-04-25 09:02:46.966078 INFO  BF_DVM Dev 0 port 38 removed sts Object not found (6)
2023-04-25 09:02:46.966089 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=27h
2023-04-25 09:02:46.966101 INFO  BF_DVM Dev 0 port 39 removed sts Object not found (6)
2023-04-25 09:02:46.966113 INFO  BF_TM Set dev:0 port:28 admin_state:0
2023-04-25 09:02:46.966126 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2023-04-25 09:02:46.966151 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:02:46.966169 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:02:46.966181 DEBUG BF_PORT port_mgr_port_enable:149:0:28:0(enb)
2023-04-25 09:02:46.966194 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:0(enb)
2023-04-25 09:02:46.966206 DEBUG BF_PORT PRT :0: 28:-: Disable
2023-04-25 09:02:46.966218 DEBUG BF_PORT PRT :0: 28:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.966302 DEBUG BF_PORT PRT :0: 28:-: Disable MAC Rx
2023-04-25 09:02:46.966321 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = false
2023-04-25 09:02:46.982885 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 13/0 (28) : DOWN
2023-04-25 09:02:46.982948 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 13/0 (28) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:46.986289 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2023-04-25 09:02:46.986390 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:02:46.986406 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:02:46.986418 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2023-04-25 09:02:46.986443 DEBUG BF_PORT port_mgr_port_remove:106:0:28:0(direction)
2023-04-25 09:02:46.986462 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:28:0(direction)
2023-04-25 09:02:46.986977 INFO  BF_TM Remove dev:0 port:28 direction:0
2023-04-25 09:02:46.987151 INFO  BF_TM Remove dev:0 port:28 direction:1
2023-04-25 09:02:46.987166 INFO  BF_TM Delete dev:0 port:28
2023-04-25 09:02:46.987188 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:02:46.987200 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:02:46.987225 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:46.987401 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 28 remove.
2023-04-25 09:02:46.987739 DEBUG BF_PORT port_mgr_port_remove:106:0:28:1(direction)
2023-04-25 09:02:46.987757 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:28:1(direction)
2023-04-25 09:02:46.987937 INFO  BF_DVM Dev 0 port 28 removed sts Success (0)
2023-04-25 09:02:46.987958 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1dh
2023-04-25 09:02:46.987971 INFO  BF_DVM Dev 0 port 29 removed sts Object not found (6)
2023-04-25 09:02:46.987983 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1eh
2023-04-25 09:02:46.987995 INFO  BF_DVM Dev 0 port 30 removed sts Object not found (6)
2023-04-25 09:02:46.988006 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1fh
2023-04-25 09:02:46.988017 INFO  BF_DVM Dev 0 port 31 removed sts Object not found (6)
2023-04-25 09:02:46.988030 INFO  BF_TM Set dev:0 port:20 admin_state:0
2023-04-25 09:02:46.988042 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2023-04-25 09:02:46.988064 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:02:46.988090 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:02:46.988103 DEBUG BF_PORT port_mgr_port_enable:149:0:20:0(enb)
2023-04-25 09:02:46.988115 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:0(enb)
2023-04-25 09:02:46.988128 DEBUG BF_PORT PRT :0: 20:-: Disable
2023-04-25 09:02:46.988140 DEBUG BF_PORT PRT :0: 20:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:46.988223 DEBUG BF_PORT PRT :0: 20:-: Disable MAC Rx
2023-04-25 09:02:46.988242 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = false
2023-04-25 09:02:47.004822 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 14/0 (20) : DOWN
2023-04-25 09:02:47.004891 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 14/0 (20) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.030294 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2023-04-25 09:02:47.030391 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:02:47.030423 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:02:47.030448 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2023-04-25 09:02:47.030494 DEBUG BF_PORT port_mgr_port_remove:106:0:20:0(direction)
2023-04-25 09:02:47.030523 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:20:0(direction)
2023-04-25 09:02:47.031059 INFO  BF_TM Remove dev:0 port:20 direction:0
2023-04-25 09:02:47.031251 INFO  BF_TM Remove dev:0 port:20 direction:1
2023-04-25 09:02:47.031280 INFO  BF_TM Delete dev:0 port:20
2023-04-25 09:02:47.031320 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:02:47.031348 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:02:47.031397 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.031596 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 20 remove.
2023-04-25 09:02:47.031963 DEBUG BF_PORT port_mgr_port_remove:106:0:20:1(direction)
2023-04-25 09:02:47.031995 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:20:1(direction)
2023-04-25 09:02:47.032200 INFO  BF_DVM Dev 0 port 20 removed sts Success (0)
2023-04-25 09:02:47.032237 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=15h
2023-04-25 09:02:47.032267 INFO  BF_DVM Dev 0 port 21 removed sts Object not found (6)
2023-04-25 09:02:47.032290 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=16h
2023-04-25 09:02:47.032312 INFO  BF_DVM Dev 0 port 22 removed sts Object not found (6)
2023-04-25 09:02:47.032359 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=17h
2023-04-25 09:02:47.032407 INFO  BF_DVM Dev 0 port 23 removed sts Object not found (6)
2023-04-25 09:02:47.032445 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-25 09:02:47.032476 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:02:47.032523 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:02:47.032551 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:02:47.032574 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-25 09:02:47.032598 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-25 09:02:47.032621 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-25 09:02:47.032645 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.032756 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 09:02:47.032791 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:02:47.049819 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:02:47.049905 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.053295 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:02:47.053347 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:02:47.053361 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:02:47.053372 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:02:47.053413 DEBUG BF_PORT port_mgr_port_remove:106:0:12:0(direction)
2023-04-25 09:02:47.053424 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:0(direction)
2023-04-25 09:02:47.053923 INFO  BF_TM Remove dev:0 port:12 direction:0
2023-04-25 09:02:47.054120 INFO  BF_TM Remove dev:0 port:12 direction:1
2023-04-25 09:02:47.054150 INFO  BF_TM Delete dev:0 port:12
2023-04-25 09:02:47.054191 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:02:47.054219 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:02:47.054266 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.054459 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 12 remove.
2023-04-25 09:02:47.054791 DEBUG BF_PORT port_mgr_port_remove:106:0:12:1(direction)
2023-04-25 09:02:47.054808 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:1(direction)
2023-04-25 09:02:47.055001 INFO  BF_DVM Dev 0 port 12 removed sts Success (0)
2023-04-25 09:02:47.055022 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=dh
2023-04-25 09:02:47.055035 INFO  BF_DVM Dev 0 port 13 removed sts Object not found (6)
2023-04-25 09:02:47.055047 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=eh
2023-04-25 09:02:47.055058 INFO  BF_DVM Dev 0 port 14 removed sts Object not found (6)
2023-04-25 09:02:47.055069 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=fh
2023-04-25 09:02:47.055081 INFO  BF_DVM Dev 0 port 15 removed sts Object not found (6)
2023-04-25 09:02:47.055094 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-25 09:02:47.055106 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:02:47.055128 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:02:47.055140 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:02:47.055152 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-25 09:02:47.055164 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-25 09:02:47.055176 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-25 09:02:47.055189 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.055272 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 09:02:47.055292 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:02:47.071939 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:02:47.072010 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.075276 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:02:47.075335 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:02:47.075349 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:02:47.075360 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:02:47.075382 DEBUG BF_PORT port_mgr_port_remove:106:0:4:0(direction)
2023-04-25 09:02:47.075408 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:0(direction)
2023-04-25 09:02:47.075923 INFO  BF_TM Remove dev:0 port:4 direction:0
2023-04-25 09:02:47.076124 INFO  BF_TM Remove dev:0 port:4 direction:1
2023-04-25 09:02:47.076139 INFO  BF_TM Delete dev:0 port:4
2023-04-25 09:02:47.076159 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:02:47.076170 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:02:47.076191 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.076366 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 4 remove.
2023-04-25 09:02:47.076699 DEBUG BF_PORT port_mgr_port_remove:106:0:4:1(direction)
2023-04-25 09:02:47.076717 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:1(direction)
2023-04-25 09:02:47.076894 INFO  BF_DVM Dev 0 port 4 removed sts Success (0)
2023-04-25 09:02:47.076912 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=5h
2023-04-25 09:02:47.076923 INFO  BF_DVM Dev 0 port 5 removed sts Object not found (6)
2023-04-25 09:02:47.076933 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=6h
2023-04-25 09:02:47.076943 INFO  BF_DVM Dev 0 port 6 removed sts Object not found (6)
2023-04-25 09:02:47.076953 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=7h
2023-04-25 09:02:47.076962 INFO  BF_DVM Dev 0 port 7 removed sts Object not found (6)
2023-04-25 09:02:47.076972 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=0h
2023-04-25 09:02:47.076982 INFO  BF_DVM Dev 0 port 0 removed sts Object not found (6)
2023-04-25 09:02:47.076992 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1h
2023-04-25 09:02:47.077002 INFO  BF_DVM Dev 0 port 1 removed sts Object not found (6)
2023-04-25 09:02:47.077012 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2h
2023-04-25 09:02:47.077021 INFO  BF_DVM Dev 0 port 2 removed sts Object not found (6)
2023-04-25 09:02:47.077031 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3h
2023-04-25 09:02:47.077056 INFO  BF_DVM Dev 0 port 3 removed sts Object not found (6)
2023-04-25 09:02:47.077090 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8h
2023-04-25 09:02:47.077099 INFO  BF_DVM Dev 0 port 8 removed sts Object not found (6)
2023-04-25 09:02:47.077109 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9h
2023-04-25 09:02:47.077117 INFO  BF_DVM Dev 0 port 9 removed sts Object not found (6)
2023-04-25 09:02:47.077127 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ah
2023-04-25 09:02:47.077148 INFO  BF_DVM Dev 0 port 10 removed sts Object not found (6)
2023-04-25 09:02:47.077158 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bh
2023-04-25 09:02:47.077167 INFO  BF_DVM Dev 0 port 11 removed sts Object not found (6)
2023-04-25 09:02:47.077177 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=10h
2023-04-25 09:02:47.077187 INFO  BF_DVM Dev 0 port 16 removed sts Object not found (6)
2023-04-25 09:02:47.077196 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=11h
2023-04-25 09:02:47.077206 INFO  BF_DVM Dev 0 port 17 removed sts Object not found (6)
2023-04-25 09:02:47.077215 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=12h
2023-04-25 09:02:47.077225 INFO  BF_DVM Dev 0 port 18 removed sts Object not found (6)
2023-04-25 09:02:47.077235 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=13h
2023-04-25 09:02:47.077251 INFO  BF_DVM Dev 0 port 19 removed sts Object not found (6)
2023-04-25 09:02:47.077262 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=18h
2023-04-25 09:02:47.077271 INFO  BF_DVM Dev 0 port 24 removed sts Object not found (6)
2023-04-25 09:02:47.077281 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=19h
2023-04-25 09:02:47.077291 INFO  BF_DVM Dev 0 port 25 removed sts Object not found (6)
2023-04-25 09:02:47.077300 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ah
2023-04-25 09:02:47.077309 INFO  BF_DVM Dev 0 port 26 removed sts Object not found (6)
2023-04-25 09:02:47.077320 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1bh
2023-04-25 09:02:47.077329 INFO  BF_DVM Dev 0 port 27 removed sts Object not found (6)
2023-04-25 09:02:47.077339 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=20h
2023-04-25 09:02:47.077349 INFO  BF_DVM Dev 0 port 32 removed sts Object not found (6)
2023-04-25 09:02:47.077359 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=21h
2023-04-25 09:02:47.077368 INFO  BF_DVM Dev 0 port 33 removed sts Object not found (6)
2023-04-25 09:02:47.077378 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=22h
2023-04-25 09:02:47.077387 INFO  BF_DVM Dev 0 port 34 removed sts Object not found (6)
2023-04-25 09:02:47.077397 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=23h
2023-04-25 09:02:47.077406 INFO  BF_DVM Dev 0 port 35 removed sts Object not found (6)
2023-04-25 09:02:47.077416 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=28h
2023-04-25 09:02:47.077426 INFO  BF_DVM Dev 0 port 40 removed sts Object not found (6)
2023-04-25 09:02:47.077436 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=29h
2023-04-25 09:02:47.077463 INFO  BF_DVM Dev 0 port 41 removed sts Object not found (6)
2023-04-25 09:02:47.077473 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ah
2023-04-25 09:02:47.077483 INFO  BF_DVM Dev 0 port 42 removed sts Object not found (6)
2023-04-25 09:02:47.077492 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2bh
2023-04-25 09:02:47.077501 INFO  BF_DVM Dev 0 port 43 removed sts Object not found (6)
2023-04-25 09:02:47.077511 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=30h
2023-04-25 09:02:47.077532 INFO  BF_DVM Dev 0 port 48 removed sts Object not found (6)
2023-04-25 09:02:47.077542 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=31h
2023-04-25 09:02:47.077552 INFO  BF_DVM Dev 0 port 49 removed sts Object not found (6)
2023-04-25 09:02:47.077561 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=32h
2023-04-25 09:02:47.077571 INFO  BF_DVM Dev 0 port 50 removed sts Object not found (6)
2023-04-25 09:02:47.077580 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=33h
2023-04-25 09:02:47.077590 INFO  BF_DVM Dev 0 port 51 removed sts Object not found (6)
2023-04-25 09:02:47.077600 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=38h
2023-04-25 09:02:47.077609 INFO  BF_DVM Dev 0 port 56 removed sts Object not found (6)
2023-04-25 09:02:47.077619 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=39h
2023-04-25 09:02:47.077628 INFO  BF_DVM Dev 0 port 57 removed sts Object not found (6)
2023-04-25 09:02:47.077638 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ah
2023-04-25 09:02:47.077652 INFO  BF_DVM Dev 0 port 58 removed sts Object not found (6)
2023-04-25 09:02:47.077662 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3bh
2023-04-25 09:02:47.077672 INFO  BF_DVM Dev 0 port 59 removed sts Object not found (6)
2023-04-25 09:02:47.077683 INFO  BF_TM Set dev:0 port:188 admin_state:0
2023-04-25 09:02:47.077694 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 09:02:47.077715 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:02:47.077725 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:02:47.077735 DEBUG BF_PORT port_mgr_port_enable:149:0:188:0(enb)
2023-04-25 09:02:47.077745 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:0(enb)
2023-04-25 09:02:47.077757 DEBUG BF_PORT PRT :0:188:-: Disable
2023-04-25 09:02:47.077767 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.077860 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 09:02:47.077876 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 09:02:47.093235 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 25/0 (188) : DOWN
2023-04-25 09:02:47.093344 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 25/0 (188) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.096295 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 09:02:47.096413 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:02:47.096462 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:02:47.096489 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 09:02:47.096536 DEBUG BF_PORT port_mgr_port_remove:106:0:188:0(direction)
2023-04-25 09:02:47.096579 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:188:0(direction)
2023-04-25 09:02:47.097085 INFO  BF_TM Remove dev:0 port:188 direction:0
2023-04-25 09:02:47.097281 INFO  BF_TM Remove dev:0 port:188 direction:1
2023-04-25 09:02:47.097310 INFO  BF_TM Delete dev:0 port:188
2023-04-25 09:02:47.097359 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:02:47.097373 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:02:47.097393 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.097579 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 188 remove.
2023-04-25 09:02:47.097923 DEBUG BF_PORT port_mgr_port_remove:106:0:188:1(direction)
2023-04-25 09:02:47.097950 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:188:1(direction)
2023-04-25 09:02:47.098129 INFO  BF_DVM Dev 0 port 188 removed sts Success (0)
2023-04-25 09:02:47.098146 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bdh
2023-04-25 09:02:47.098157 INFO  BF_DVM Dev 0 port 189 removed sts Object not found (6)
2023-04-25 09:02:47.098167 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=beh
2023-04-25 09:02:47.098195 INFO  BF_DVM Dev 0 port 190 removed sts Object not found (6)
2023-04-25 09:02:47.098205 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bfh
2023-04-25 09:02:47.098215 INFO  BF_DVM Dev 0 port 191 removed sts Object not found (6)
2023-04-25 09:02:47.098226 INFO  BF_TM Set dev:0 port:180 admin_state:0
2023-04-25 09:02:47.098236 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 09:02:47.098255 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:02:47.098278 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:02:47.098289 DEBUG BF_PORT port_mgr_port_enable:149:0:180:0(enb)
2023-04-25 09:02:47.098300 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:0(enb)
2023-04-25 09:02:47.098310 DEBUG BF_PORT PRT :0:180:-: Disable
2023-04-25 09:02:47.098321 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.098402 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 09:02:47.098419 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 09:02:47.113901 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 26/0 (180) : DOWN
2023-04-25 09:02:47.113990 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 26/0 (180) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.117292 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 09:02:47.117389 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:02:47.117428 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:02:47.117439 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 09:02:47.117462 DEBUG BF_PORT port_mgr_port_remove:106:0:180:0(direction)
2023-04-25 09:02:47.117473 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:180:0(direction)
2023-04-25 09:02:47.117974 INFO  BF_TM Remove dev:0 port:180 direction:0
2023-04-25 09:02:47.118156 INFO  BF_TM Remove dev:0 port:180 direction:1
2023-04-25 09:02:47.118170 INFO  BF_TM Delete dev:0 port:180
2023-04-25 09:02:47.118189 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:02:47.118200 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:02:47.118222 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.118406 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 180 remove.
2023-04-25 09:02:47.118775 DEBUG BF_PORT port_mgr_port_remove:106:0:180:1(direction)
2023-04-25 09:02:47.118802 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:180:1(direction)
2023-04-25 09:02:47.118977 INFO  BF_DVM Dev 0 port 180 removed sts Success (0)
2023-04-25 09:02:47.118995 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b5h
2023-04-25 09:02:47.119007 INFO  BF_DVM Dev 0 port 181 removed sts Object not found (6)
2023-04-25 09:02:47.119017 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b6h
2023-04-25 09:02:47.119026 INFO  BF_DVM Dev 0 port 182 removed sts Object not found (6)
2023-04-25 09:02:47.119036 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b7h
2023-04-25 09:02:47.119046 INFO  BF_DVM Dev 0 port 183 removed sts Object not found (6)
2023-04-25 09:02:47.119057 INFO  BF_TM Set dev:0 port:172 admin_state:0
2023-04-25 09:02:47.119068 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 09:02:47.119088 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:02:47.119099 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:02:47.119109 DEBUG BF_PORT port_mgr_port_enable:149:0:172:0(enb)
2023-04-25 09:02:47.119119 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:0(enb)
2023-04-25 09:02:47.119130 DEBUG BF_PORT PRT :0:172:-: Disable
2023-04-25 09:02:47.119141 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.119221 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 09:02:47.119238 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 09:02:47.134725 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 27/0 (172) : DOWN
2023-04-25 09:02:47.134814 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 27/0 (172) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.138292 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 09:02:47.138389 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:02:47.138422 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:02:47.138447 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 09:02:47.138493 DEBUG BF_PORT port_mgr_port_remove:106:0:172:0(direction)
2023-04-25 09:02:47.138522 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:172:0(direction)
2023-04-25 09:02:47.139033 INFO  BF_TM Remove dev:0 port:172 direction:0
2023-04-25 09:02:47.139205 INFO  BF_TM Remove dev:0 port:172 direction:1
2023-04-25 09:02:47.139234 INFO  BF_TM Delete dev:0 port:172
2023-04-25 09:02:47.139254 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:02:47.139265 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:02:47.139287 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.139463 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 172 remove.
2023-04-25 09:02:47.139795 DEBUG BF_PORT port_mgr_port_remove:106:0:172:1(direction)
2023-04-25 09:02:47.139812 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:172:1(direction)
2023-04-25 09:02:47.139990 INFO  BF_DVM Dev 0 port 172 removed sts Success (0)
2023-04-25 09:02:47.140009 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=adh
2023-04-25 09:02:47.140021 INFO  BF_DVM Dev 0 port 173 removed sts Object not found (6)
2023-04-25 09:02:47.140031 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aeh
2023-04-25 09:02:47.140041 INFO  BF_DVM Dev 0 port 174 removed sts Object not found (6)
2023-04-25 09:02:47.140051 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=afh
2023-04-25 09:02:47.140061 INFO  BF_DVM Dev 0 port 175 removed sts Object not found (6)
2023-04-25 09:02:47.140072 INFO  BF_TM Set dev:0 port:164 admin_state:0
2023-04-25 09:02:47.140084 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 09:02:47.140103 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:02:47.140120 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:02:47.140130 DEBUG BF_PORT port_mgr_port_enable:149:0:164:0(enb)
2023-04-25 09:02:47.140141 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:0(enb)
2023-04-25 09:02:47.140152 DEBUG BF_PORT PRT :0:164:-: Disable
2023-04-25 09:02:47.140163 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.140244 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 09:02:47.140261 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 09:02:47.155587 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 28/0 (164) : DOWN
2023-04-25 09:02:47.155666 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 28/0 (164) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.159307 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 09:02:47.159412 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:02:47.159425 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:02:47.159436 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 09:02:47.159470 DEBUG BF_PORT port_mgr_port_remove:106:0:164:0(direction)
2023-04-25 09:02:47.159494 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:164:0(direction)
2023-04-25 09:02:47.159991 INFO  BF_TM Remove dev:0 port:164 direction:0
2023-04-25 09:02:47.160164 INFO  BF_TM Remove dev:0 port:164 direction:1
2023-04-25 09:02:47.160177 INFO  BF_TM Delete dev:0 port:164
2023-04-25 09:02:47.160208 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:02:47.160222 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:02:47.160244 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.160392 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 164 remove.
2023-04-25 09:02:47.160727 DEBUG BF_PORT port_mgr_port_remove:106:0:164:1(direction)
2023-04-25 09:02:47.160744 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:164:1(direction)
2023-04-25 09:02:47.160920 INFO  BF_DVM Dev 0 port 164 removed sts Success (0)
2023-04-25 09:02:47.160939 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a5h
2023-04-25 09:02:47.160950 INFO  BF_DVM Dev 0 port 165 removed sts Object not found (6)
2023-04-25 09:02:47.160960 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a6h
2023-04-25 09:02:47.160969 INFO  BF_DVM Dev 0 port 166 removed sts Object not found (6)
2023-04-25 09:02:47.160979 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a7h
2023-04-25 09:02:47.160988 INFO  BF_DVM Dev 0 port 167 removed sts Object not found (6)
2023-04-25 09:02:47.161000 INFO  BF_TM Set dev:0 port:148 admin_state:0
2023-04-25 09:02:47.161010 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 09:02:47.161031 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:02:47.161046 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:02:47.161056 DEBUG BF_PORT port_mgr_port_enable:149:0:148:0(enb)
2023-04-25 09:02:47.161067 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:0(enb)
2023-04-25 09:02:47.161078 DEBUG BF_PORT PRT :0:148:-: Disable
2023-04-25 09:02:47.161088 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.161168 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 09:02:47.161186 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 09:02:47.176680 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 29/0 (148) : DOWN
2023-04-25 09:02:47.176792 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 29/0 (148) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.180292 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 09:02:47.180409 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:02:47.180456 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:02:47.180494 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 09:02:47.180517 DEBUG BF_PORT port_mgr_port_remove:106:0:148:0(direction)
2023-04-25 09:02:47.180529 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:148:0(direction)
2023-04-25 09:02:47.181019 INFO  BF_TM Remove dev:0 port:148 direction:0
2023-04-25 09:02:47.181190 INFO  BF_TM Remove dev:0 port:148 direction:1
2023-04-25 09:02:47.181204 INFO  BF_TM Delete dev:0 port:148
2023-04-25 09:02:47.181224 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:02:47.181235 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:02:47.181257 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.181441 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 148 remove.
2023-04-25 09:02:47.181776 DEBUG BF_PORT port_mgr_port_remove:106:0:148:1(direction)
2023-04-25 09:02:47.181792 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:148:1(direction)
2023-04-25 09:02:47.181978 INFO  BF_DVM Dev 0 port 148 removed sts Success (0)
2023-04-25 09:02:47.181995 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=95h
2023-04-25 09:02:47.182005 INFO  BF_DVM Dev 0 port 149 removed sts Object not found (6)
2023-04-25 09:02:47.182015 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=96h
2023-04-25 09:02:47.182024 INFO  BF_DVM Dev 0 port 150 removed sts Object not found (6)
2023-04-25 09:02:47.182034 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=97h
2023-04-25 09:02:47.182055 INFO  BF_DVM Dev 0 port 151 removed sts Object not found (6)
2023-04-25 09:02:47.182067 INFO  BF_TM Set dev:0 port:156 admin_state:0
2023-04-25 09:02:47.182077 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 09:02:47.182096 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:02:47.182106 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:02:47.182116 DEBUG BF_PORT port_mgr_port_enable:149:0:156:0(enb)
2023-04-25 09:02:47.182126 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:0(enb)
2023-04-25 09:02:47.182137 DEBUG BF_PORT PRT :0:156:-: Disable
2023-04-25 09:02:47.182147 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.182227 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 09:02:47.182244 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 09:02:47.197750 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 30/0 (156) : DOWN
2023-04-25 09:02:47.197846 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 30/0 (156) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.201292 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 09:02:47.201389 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:02:47.201422 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:02:47.201447 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 09:02:47.201493 DEBUG BF_PORT port_mgr_port_remove:106:0:156:0(direction)
2023-04-25 09:02:47.201522 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:156:0(direction)
2023-04-25 09:02:47.202046 INFO  BF_TM Remove dev:0 port:156 direction:0
2023-04-25 09:02:47.202234 INFO  BF_TM Remove dev:0 port:156 direction:1
2023-04-25 09:02:47.202263 INFO  BF_TM Delete dev:0 port:156
2023-04-25 09:02:47.202303 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:02:47.202331 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:02:47.202378 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.202579 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 156 remove.
2023-04-25 09:02:47.202940 DEBUG BF_PORT port_mgr_port_remove:106:0:156:1(direction)
2023-04-25 09:02:47.202956 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:156:1(direction)
2023-04-25 09:02:47.203132 INFO  BF_DVM Dev 0 port 156 removed sts Success (0)
2023-04-25 09:02:47.203162 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9dh
2023-04-25 09:02:47.203173 INFO  BF_DVM Dev 0 port 157 removed sts Object not found (6)
2023-04-25 09:02:47.203182 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9eh
2023-04-25 09:02:47.203192 INFO  BF_DVM Dev 0 port 158 removed sts Object not found (6)
2023-04-25 09:02:47.203210 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9fh
2023-04-25 09:02:47.203220 INFO  BF_DVM Dev 0 port 159 removed sts Object not found (6)
2023-04-25 09:02:47.203243 INFO  BF_TM Set dev:0 port:132 admin_state:0
2023-04-25 09:02:47.203254 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 09:02:47.203272 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:02:47.203283 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:02:47.203293 DEBUG BF_PORT port_mgr_port_enable:149:0:132:0(enb)
2023-04-25 09:02:47.203303 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:0(enb)
2023-04-25 09:02:47.203313 DEBUG BF_PORT PRT :0:132:-: Disable
2023-04-25 09:02:47.203325 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.203405 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 09:02:47.203422 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 09:02:47.218837 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 31/0 (132) : DOWN
2023-04-25 09:02:47.218922 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 31/0 (132) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.222293 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 09:02:47.222389 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:02:47.222422 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:02:47.222447 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 09:02:47.222493 DEBUG BF_PORT port_mgr_port_remove:106:0:132:0(direction)
2023-04-25 09:02:47.222541 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:132:0(direction)
2023-04-25 09:02:47.223035 INFO  BF_TM Remove dev:0 port:132 direction:0
2023-04-25 09:02:47.223208 INFO  BF_TM Remove dev:0 port:132 direction:1
2023-04-25 09:02:47.223223 INFO  BF_TM Delete dev:0 port:132
2023-04-25 09:02:47.223244 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:02:47.223255 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:02:47.223277 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.223449 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 132 remove.
2023-04-25 09:02:47.223790 DEBUG BF_PORT port_mgr_port_remove:106:0:132:1(direction)
2023-04-25 09:02:47.223805 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:132:1(direction)
2023-04-25 09:02:47.223984 INFO  BF_DVM Dev 0 port 132 removed sts Success (0)
2023-04-25 09:02:47.224003 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=85h
2023-04-25 09:02:47.224014 INFO  BF_DVM Dev 0 port 133 removed sts Object not found (6)
2023-04-25 09:02:47.224025 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=86h
2023-04-25 09:02:47.224035 INFO  BF_DVM Dev 0 port 134 removed sts Object not found (6)
2023-04-25 09:02:47.224045 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=87h
2023-04-25 09:02:47.224055 INFO  BF_DVM Dev 0 port 135 removed sts Object not found (6)
2023-04-25 09:02:47.224067 INFO  BF_TM Set dev:0 port:140 admin_state:0
2023-04-25 09:02:47.224078 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 09:02:47.224097 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:02:47.224108 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:02:47.224129 DEBUG BF_PORT port_mgr_port_enable:149:0:140:0(enb)
2023-04-25 09:02:47.224141 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:0(enb)
2023-04-25 09:02:47.224152 DEBUG BF_PORT PRT :0:140:-: Disable
2023-04-25 09:02:47.224163 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:02:47.224244 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 09:02:47.224262 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 09:02:47.239656 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 32/0 (140) : DOWN
2023-04-25 09:02:47.239742 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 32/0 (140) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:02:47.243261 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 09:02:47.243309 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:02:47.243323 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:02:47.243334 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 09:02:47.243357 DEBUG BF_PORT port_mgr_port_remove:106:0:140:0(direction)
2023-04-25 09:02:47.243375 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:140:0(direction)
2023-04-25 09:02:47.243901 INFO  BF_TM Remove dev:0 port:140 direction:0
2023-04-25 09:02:47.244089 INFO  BF_TM Remove dev:0 port:140 direction:1
2023-04-25 09:02:47.244103 INFO  BF_TM Delete dev:0 port:140
2023-04-25 09:02:47.244123 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:02:47.244134 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:02:47.244155 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:02:47.244334 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 140 remove.
2023-04-25 09:02:47.244664 DEBUG BF_PORT port_mgr_port_remove:106:0:140:1(direction)
2023-04-25 09:02:47.244683 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:140:1(direction)
2023-04-25 09:02:47.244860 INFO  BF_DVM Dev 0 port 140 removed sts Success (0)
2023-04-25 09:02:47.244878 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8dh
2023-04-25 09:02:47.244889 INFO  BF_DVM Dev 0 port 141 removed sts Object not found (6)
2023-04-25 09:02:47.244900 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8eh
2023-04-25 09:02:47.244909 INFO  BF_DVM Dev 0 port 142 removed sts Object not found (6)
2023-04-25 09:02:47.244919 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8fh
2023-04-25 09:02:47.244928 INFO  BF_DVM Dev 0 port 143 removed sts Object not found (6)
2023-04-25 09:02:47.244938 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=40h
2023-04-25 09:02:47.244947 INFO  BF_DVM Dev 0 port 64 removed sts Object not found (6)
2023-04-25 09:02:47.244957 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=41h
2023-04-25 09:02:47.244978 INFO  BF_DVM Dev 0 port 65 removed sts Object not found (6)
2023-04-25 09:02:47.244988 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=42h
2023-04-25 09:02:47.244997 INFO  BF_DVM Dev 0 port 66 removed sts Object not found (6)
2023-04-25 09:02:47.245007 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=43h
2023-04-25 09:02:47.245016 INFO  BF_DVM Dev 0 port 67 removed sts Object not found (6)
2023-04-25 09:02:47.245211 DEBUG BF_TM TM: tm_stop_cached_counters_timer:767 counter TIMER_STOP running dev 0 timer state 3
2023-04-25 09:02:47.245239 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac14b000
2023-04-25 09:02:47.245256 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac14d000
2023-04-25 09:02:47.245287 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac14c000
2023-04-25 09:02:47.245298 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac14e000
2023-04-25 09:02:47.245307 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac14f000
2023-04-25 09:02:47.245317 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac150000
2023-04-25 09:02:47.245326 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac151000
2023-04-25 09:02:47.245335 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac152000
2023-04-25 09:02:47.245345 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7f6dac153000
2023-04-25 09:02:47.245973 INFO  BF_MC mc_mgr_rmv_device: Device 0 remove.
2023-04-25 09:02:47.247409 DEBUG BF_PORT port_mgr_dev_remove:99:0
2023-04-25 09:02:47.247438 DEBUG BF_PORT port_mgr_tof1_dev_remove:194:0
2023-04-25 09:03:25.134648 DEBUG BF_SWITCHD bf_switchd: system services initialized
2023-04-25 09:03:25.134745 DEBUG BF_SWITCHD bf_switchd: loading conf_file /home/cirlab/bf-sde-9.11.2/install/share/p4/targets/tofino/ascon_16.conf...
2023-04-25 09:03:25.134805 DEBUG BF_SWITCHD bf_switchd: processing device configuration...
2023-04-25 09:03:25.134905 DEBUG BF_SWITCHD Configuration for dev_id 0
2023-04-25 09:03:25.134944 DEBUG BF_SWITCHD   Family        : tofino
2023-04-25 09:03:25.134973 DEBUG BF_SWITCHD   pci_sysfs_str : /sys/devices/pci0000:00/0000:00:03.0/0000:05:00.0
2023-04-25 09:03:25.135006 DEBUG BF_SWITCHD   pci_int_mode  : 0
2023-04-25 09:03:25.135041 DEBUG BF_SWITCHD   sds_fw_path   : share/tofino_sds_fw/avago/firmware
2023-04-25 09:03:25.135073 DEBUG BF_SWITCHD bf_switchd: processing P4 configuration...
2023-04-25 09:03:25.135157 DEBUG BF_SWITCHD P4 profile for dev_id 0
2023-04-25 09:03:25.135193 DEBUG BF_SWITCHD num P4 programs 1
2023-04-25 09:03:25.135226 DEBUG BF_SWITCHD   p4_name: ascon_16
2023-04-25 09:03:25.135305 DEBUG BF_SWITCHD   p4_pipeline_name: pipe
2023-04-25 09:03:25.135348 DEBUG BF_SWITCHD     libpd: 
2023-04-25 09:03:25.135381 DEBUG BF_SWITCHD     libpdthrift: 
2023-04-25 09:03:25.135415 DEBUG BF_SWITCHD     context: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/ascon_16/pipe/context.json
2023-04-25 09:03:25.135448 DEBUG BF_SWITCHD     config: /home/cirlab/bf-sde-9.11.2/install/share/tofinopd/ascon_16/pipe/tofino.bin
2023-04-25 09:03:25.135489 DEBUG BF_SWITCHD   Pipes in scope [
2023-04-25 09:03:25.135545 DEBUG BF_SWITCHD 0 
2023-04-25 09:03:25.135599 DEBUG BF_SWITCHD 1 
2023-04-25 09:03:25.135647 DEBUG BF_SWITCHD 2 
2023-04-25 09:03:25.135694 DEBUG BF_SWITCHD 3 
2023-04-25 09:03:25.135740 DEBUG BF_SWITCHD ]
2023-04-25 09:03:25.135786 DEBUG BF_SWITCHD   diag: 
2023-04-25 09:03:25.135835 DEBUG BF_SWITCHD   accton diag: 
2023-04-25 09:03:25.135877 DEBUG BF_SWITCHD   Agent[0]: /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so
2023-04-25 09:03:25.154173 DEBUG BF_SWITCHD bf_switchd: library /home/cirlab/bf-sde-9.11.2/install/lib/libpltfm_mgr.so loaded
2023-04-25 09:03:25.155485 DEBUG BF_SWITCHD bf_switchd: agent[0] initialized
2023-04-25 09:03:25.155558 DEBUG BF_PLTFM Platform-mgr started 

2023-04-25 09:03:25.156122 DEBUG BF_PLTFM cdc_ethernet port is enx020000000002

2023-04-25 09:03:25.824224 DEBUG BF_PLTFM EEPROM DATA FROM BMC 
 {
	"Information":	{
		"Location on Fabric":	"Montara",
		"Product Sub-Version":	"3",
		"Facebook PCB Part Number":	"035-000003-02",
		"CRC8":	"0xd1",
		"System Assembly Part Number":	"015-000003-02",
		"Product Serial Number":	"AH49038267",
		"System Manufacturing Date":	"12-13-17",
		"Local MAC":	"A8:2B:B5:EE:6E:08",
		"Assembled At":	"Joytech",
		"ODM PCBA Serial Number":	"AH49037286",
		"Product Asset Tag":	"000000001",
		"Product Name":	"Montara",
		"ODM PCBA Part Number":	"NP3ZZ7632023A",
		"Product Production State":	"1",
		"Product Part Number":	"20-000003",
		"PCB Manufacturer":	"ISU",
		"System Manufacturer":	"Joytech",
		"Extended MAC Address Size":	"140",
		"Facebook PCBA Part Number":	"025-000003-02",
		"Version":	"1",
		"Extended MAC Base":	"A8:2B:B5:EE:6E:00",
		"Product Version":	"1"
	},
	"Resources":	[],
	"Actions":	[]
}
2023-04-25 09:03:25.824337 DEBUG BF_PLTFM Assembled at: Joytech 

2023-04-25 09:03:25.824370 DEBUG BF_PLTFM CRC8: 209 

2023-04-25 09:03:25.824420 DEBUG BF_PLTFM Extended MAC Address Size: 140 

2023-04-25 09:03:25.824447 DEBUG BF_PLTFM Extended MAC Base a8:2b:b5:ee:6e:0

2023-04-25 09:03:25.824471 DEBUG BF_PLTFM BFN PCB Part Number 035-000003-02 

2023-04-25 09:03:25.824492 DEBUG BF_PLTFM BFN PCBA Part Number 025-000003-02 

2023-04-25 09:03:25.824515 DEBUG BF_PLTFM Local MAC a8:2b:b5:ee:6e:8

2023-04-25 09:03:25.824539 DEBUG BF_PLTFM Location on Fabric: Montara

2023-04-25 09:03:25.824560 DEBUG BF_PLTFM ODM PCBA Part Number NP3ZZ7632023A 

2023-04-25 09:03:25.824581 DEBUG BF_PLTFM ODM PCBA Serial Number AH49037286 

2023-04-25 09:03:25.824603 DEBUG BF_PLTFM PCB Manufacturer: ISU

2023-04-25 09:03:25.824624 DEBUG BF_PLTFM Product Asset Tag: 000000001

2023-04-25 09:03:25.824646 DEBUG BF_PLTFM Product Name: Montara 

2023-04-25 09:03:25.824668 DEBUG BF_PLTFM Product Number: 20-000003 

2023-04-25 09:03:25.824690 DEBUG BF_PLTFM Product Production State: 1 

2023-04-25 09:03:25.824711 DEBUG BF_PLTFM Product Serial Number: AH49038267 

2023-04-25 09:03:25.824732 DEBUG BF_PLTFM Product Sub-Version: 3 

2023-04-25 09:03:25.824754 DEBUG BF_PLTFM Product Version: 1 

2023-04-25 09:03:25.824779 DEBUG BF_PLTFM EEPROM SUCCESS: Board type : 006234

2023-04-25 09:03:25.824801 DEBUG BF_PLTFM System Assembly Part Number: 015-000003-02 

2023-04-25 09:03:25.824823 DEBUG BF_PLTFM System Manufacturer: Joytech 

2023-04-25 09:03:25.824843 DEBUG BF_PLTFM System Manufacturing Date: 12-13-17 

2023-04-25 09:03:25.824865 DEBUG BF_PLTFM Version: 1 

2023-04-25 09:03:25.834478 DEBUG BF_PLTFM USB Initialized at bf_pltfm_cp2112_open:930

2023-04-25 09:03:25.834563 DEBUG BF_PLTFM No Devices found are 8

2023-04-25 09:03:25.834598 DEBUG BF_PLTFM USB devices found at bf_pltfm_cp2112_open:943

2023-04-25 09:03:25.834659 DEBUG BF_PLTFM USB handle found at bf_pltfm_cp2112_open:958

2023-04-25 09:03:25.834688 DEBUG BF_PLTFM The USB dev is 0x5581950fb680

2023-04-25 09:03:25.834710 DEBUG BF_PLTFM The USB dev handle is 0x5581953c0000

2023-04-25 09:03:25.834736 DEBUG BF_PLTFM Kernel driver auto detach set at bf_pltfm_cp2112_open:980

2023-04-25 09:03:25.834809 DEBUG BF_PLTFM Interface Claimed at bf_pltfm_cp2112_open:992

2023-04-25 09:03:25.835094 DEBUG BF_PLTFM Sm bus initialized bf_pltfm_cp2112_open:1005

2023-04-25 09:03:25.887222 DEBUG BF_PLTFM Error waiting for interrupt response with error code Operation timed out at usb_intr_transfer_in;351

2023-04-25 09:03:25.887319 DEBUG BF_PLTFM Number of bytes transferred are 0

2023-04-25 09:03:25.887360 DEBUG BF_PLTFM Ongoing transfers flushed at bf_pltfm_cp2112_open:1010

2023-04-25 09:03:25.890729 DEBUG BF_PLTFM Outstanding transfers cancelled bf_pltfm_cp2112_open:1015

2023-04-25 09:03:25.890802 DEBUG BF_PLTFM Upper and Lower Devices Differentiated bf_pltfm_cp2112_open:1026

2023-04-25 09:03:26.049918 DEBUG BF_PLTFM pltfm_mgr: health monitor initialized

2023-04-25 09:03:26.050497 DEBUG BF_PLTFM num of QSFP ports=32
2023-04-25 09:03:26.050546 DEBUG BF_PLTFM QSFP: Assert RESETL on all QSFPs
2023-04-25 09:03:26.050577 DEBUG BF_PLTFM QSFP     1 : RESETL = true
2023-04-25 09:03:26.050604 DEBUG BF_PLTFM QSFP     1 : True
2023-04-25 09:03:26.059732 DEBUG BF_PLTFM QSFP     2 : RESETL = true
2023-04-25 09:03:26.059805 DEBUG BF_PLTFM QSFP     2 : True
2023-04-25 09:03:26.068695 DEBUG BF_PLTFM QSFP     3 : RESETL = true
2023-04-25 09:03:26.068768 DEBUG BF_PLTFM QSFP     3 : True
2023-04-25 09:03:26.077732 DEBUG BF_PLTFM QSFP     4 : RESETL = true
2023-04-25 09:03:26.077804 DEBUG BF_PLTFM QSFP     4 : True
2023-04-25 09:03:26.086732 DEBUG BF_PLTFM QSFP     5 : RESETL = true
2023-04-25 09:03:26.086805 DEBUG BF_PLTFM QSFP     5 : True
2023-04-25 09:03:26.095732 DEBUG BF_PLTFM QSFP     6 : RESETL = true
2023-04-25 09:03:26.095805 DEBUG BF_PLTFM QSFP     6 : True
2023-04-25 09:03:26.104695 DEBUG BF_PLTFM QSFP     7 : RESETL = true
2023-04-25 09:03:26.104768 DEBUG BF_PLTFM QSFP     7 : True
2023-04-25 09:03:26.113733 DEBUG BF_PLTFM QSFP     8 : RESETL = true
2023-04-25 09:03:26.113806 DEBUG BF_PLTFM QSFP     8 : True
2023-04-25 09:03:26.122733 DEBUG BF_PLTFM QSFP     9 : RESETL = true
2023-04-25 09:03:26.122805 DEBUG BF_PLTFM QSFP     9 : True
2023-04-25 09:03:26.131733 DEBUG BF_PLTFM QSFP    10 : RESETL = true
2023-04-25 09:03:26.131805 DEBUG BF_PLTFM QSFP    10 : True
2023-04-25 09:03:26.140696 DEBUG BF_PLTFM QSFP    11 : RESETL = true
2023-04-25 09:03:26.140769 DEBUG BF_PLTFM QSFP    11 : True
2023-04-25 09:03:26.149734 DEBUG BF_PLTFM QSFP    12 : RESETL = true
2023-04-25 09:03:26.149807 DEBUG BF_PLTFM QSFP    12 : True
2023-04-25 09:03:26.158734 DEBUG BF_PLTFM QSFP    13 : RESETL = true
2023-04-25 09:03:26.158807 DEBUG BF_PLTFM QSFP    13 : True
2023-04-25 09:03:26.167733 DEBUG BF_PLTFM QSFP    14 : RESETL = true
2023-04-25 09:03:26.167805 DEBUG BF_PLTFM QSFP    14 : True
2023-04-25 09:03:26.176697 DEBUG BF_PLTFM QSFP    15 : RESETL = true
2023-04-25 09:03:26.176769 DEBUG BF_PLTFM QSFP    15 : True
2023-04-25 09:03:26.185734 DEBUG BF_PLTFM QSFP    16 : RESETL = true
2023-04-25 09:03:26.185806 DEBUG BF_PLTFM QSFP    16 : True
2023-04-25 09:03:26.194734 DEBUG BF_PLTFM QSFP    17 : RESETL = true
2023-04-25 09:03:26.194807 DEBUG BF_PLTFM QSFP    17 : True
2023-04-25 09:03:26.203735 DEBUG BF_PLTFM QSFP    18 : RESETL = true
2023-04-25 09:03:26.203807 DEBUG BF_PLTFM QSFP    18 : True
2023-04-25 09:03:26.212697 DEBUG BF_PLTFM QSFP    19 : RESETL = true
2023-04-25 09:03:26.212770 DEBUG BF_PLTFM QSFP    19 : True
2023-04-25 09:03:26.221735 DEBUG BF_PLTFM QSFP    20 : RESETL = true
2023-04-25 09:03:26.221807 DEBUG BF_PLTFM QSFP    20 : True
2023-04-25 09:03:26.230734 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-04-25 09:03:26.230807 DEBUG BF_PLTFM QSFP    21 : True
2023-04-25 09:03:26.239735 DEBUG BF_PLTFM QSFP    22 : RESETL = true
2023-04-25 09:03:26.239807 DEBUG BF_PLTFM QSFP    22 : True
2023-04-25 09:03:26.248697 DEBUG BF_PLTFM QSFP    23 : RESETL = true
2023-04-25 09:03:26.248770 DEBUG BF_PLTFM QSFP    23 : True
2023-04-25 09:03:26.257734 DEBUG BF_PLTFM QSFP    24 : RESETL = true
2023-04-25 09:03:26.257806 DEBUG BF_PLTFM QSFP    24 : True
2023-04-25 09:03:26.266735 DEBUG BF_PLTFM QSFP    25 : RESETL = true
2023-04-25 09:03:26.266808 DEBUG BF_PLTFM QSFP    25 : True
2023-04-25 09:03:26.275736 DEBUG BF_PLTFM QSFP    26 : RESETL = true
2023-04-25 09:03:26.275808 DEBUG BF_PLTFM QSFP    26 : True
2023-04-25 09:03:26.284698 DEBUG BF_PLTFM QSFP    27 : RESETL = true
2023-04-25 09:03:26.284770 DEBUG BF_PLTFM QSFP    27 : True
2023-04-25 09:03:26.293736 DEBUG BF_PLTFM QSFP    28 : RESETL = true
2023-04-25 09:03:26.293808 DEBUG BF_PLTFM QSFP    28 : True
2023-04-25 09:03:26.302735 DEBUG BF_PLTFM QSFP    29 : RESETL = true
2023-04-25 09:03:26.302807 DEBUG BF_PLTFM QSFP    29 : True
2023-04-25 09:03:26.311735 DEBUG BF_PLTFM QSFP    30 : RESETL = true
2023-04-25 09:03:26.311808 DEBUG BF_PLTFM QSFP    30 : True
2023-04-25 09:03:26.320699 DEBUG BF_PLTFM QSFP    31 : RESETL = true
2023-04-25 09:03:26.320771 DEBUG BF_PLTFM QSFP    31 : True
2023-04-25 09:03:26.329736 DEBUG BF_PLTFM QSFP    32 : RESETL = true
2023-04-25 09:03:26.329809 DEBUG BF_PLTFM QSFP    32 : True
2023-04-25 09:03:26.339829 DEBUG BF_PLTFM QSFP: Assert LPMODE and De-assert RESETL on all QSFPs
2023-04-25 09:03:26.339899 DEBUG BF_PLTFM QSFP     1 : LPMODE = true
2023-04-25 09:03:26.360738 DEBUG BF_PLTFM QSFP     1 : RESETL = false
2023-04-25 09:03:26.360811 DEBUG BF_PLTFM QSFP     1 : False
2023-04-25 09:03:26.369735 DEBUG BF_PLTFM QSFP     2 : LPMODE = true
2023-04-25 09:03:26.390737 DEBUG BF_PLTFM QSFP     2 : RESETL = false
2023-04-25 09:03:26.390810 DEBUG BF_PLTFM QSFP     2 : False
2023-04-25 09:03:26.399736 DEBUG BF_PLTFM QSFP     3 : LPMODE = true
2023-04-25 09:03:26.420698 DEBUG BF_PLTFM QSFP     3 : RESETL = false
2023-04-25 09:03:26.420772 DEBUG BF_PLTFM QSFP     3 : False
2023-04-25 09:03:26.429736 DEBUG BF_PLTFM QSFP     4 : LPMODE = true
2023-04-25 09:03:26.450739 DEBUG BF_PLTFM QSFP     4 : RESETL = false
2023-04-25 09:03:26.450811 DEBUG BF_PLTFM QSFP     4 : False
2023-04-25 09:03:26.459737 DEBUG BF_PLTFM QSFP     5 : LPMODE = true
2023-04-25 09:03:26.480740 DEBUG BF_PLTFM QSFP     5 : RESETL = false
2023-04-25 09:03:26.480812 DEBUG BF_PLTFM QSFP     5 : False
2023-04-25 09:03:26.489737 DEBUG BF_PLTFM QSFP     6 : LPMODE = true
2023-04-25 09:03:26.510736 DEBUG BF_PLTFM QSFP     6 : RESETL = false
2023-04-25 09:03:26.510808 DEBUG BF_PLTFM QSFP     6 : False
2023-04-25 09:03:26.519737 DEBUG BF_PLTFM QSFP     7 : LPMODE = true
2023-04-25 09:03:26.540699 DEBUG BF_PLTFM QSFP     7 : RESETL = false
2023-04-25 09:03:26.540772 DEBUG BF_PLTFM QSFP     7 : False
2023-04-25 09:03:26.549736 DEBUG BF_PLTFM QSFP     8 : LPMODE = true
2023-04-25 09:03:26.570738 DEBUG BF_PLTFM QSFP     8 : RESETL = false
2023-04-25 09:03:26.570811 DEBUG BF_PLTFM QSFP     8 : False
2023-04-25 09:03:26.579738 DEBUG BF_PLTFM QSFP     9 : LPMODE = true
2023-04-25 09:03:26.600702 DEBUG BF_PLTFM QSFP     9 : RESETL = false
2023-04-25 09:03:26.600774 DEBUG BF_PLTFM QSFP     9 : False
2023-04-25 09:03:26.609738 DEBUG BF_PLTFM QSFP    10 : LPMODE = true
2023-04-25 09:03:26.630738 DEBUG BF_PLTFM QSFP    10 : RESETL = false
2023-04-25 09:03:26.630810 DEBUG BF_PLTFM QSFP    10 : False
2023-04-25 09:03:26.639740 DEBUG BF_PLTFM QSFP    11 : LPMODE = true
2023-04-25 09:03:26.660702 DEBUG BF_PLTFM QSFP    11 : RESETL = false
2023-04-25 09:03:26.660774 DEBUG BF_PLTFM QSFP    11 : False
2023-04-25 09:03:26.669739 DEBUG BF_PLTFM QSFP    12 : LPMODE = true
2023-04-25 09:03:26.690739 DEBUG BF_PLTFM QSFP    12 : RESETL = false
2023-04-25 09:03:26.690812 DEBUG BF_PLTFM QSFP    12 : False
2023-04-25 09:03:26.699741 DEBUG BF_PLTFM QSFP    13 : LPMODE = true
2023-04-25 09:03:26.720695 DEBUG BF_PLTFM QSFP    13 : RESETL = false
2023-04-25 09:03:26.720768 DEBUG BF_PLTFM QSFP    13 : False
2023-04-25 09:03:26.729739 DEBUG BF_PLTFM QSFP    14 : LPMODE = true
2023-04-25 09:03:26.750740 DEBUG BF_PLTFM QSFP    14 : RESETL = false
2023-04-25 09:03:26.750812 DEBUG BF_PLTFM QSFP    14 : False
2023-04-25 09:03:26.759740 DEBUG BF_PLTFM QSFP    15 : LPMODE = true
2023-04-25 09:03:26.780700 DEBUG BF_PLTFM QSFP    15 : RESETL = false
2023-04-25 09:03:26.780772 DEBUG BF_PLTFM QSFP    15 : False
2023-04-25 09:03:26.789741 DEBUG BF_PLTFM QSFP    16 : LPMODE = true
2023-04-25 09:03:26.810739 DEBUG BF_PLTFM QSFP    16 : RESETL = false
2023-04-25 09:03:26.810812 DEBUG BF_PLTFM QSFP    16 : False
2023-04-25 09:03:26.819740 DEBUG BF_PLTFM QSFP    17 : LPMODE = true
2023-04-25 09:03:26.840708 DEBUG BF_PLTFM QSFP    17 : RESETL = false
2023-04-25 09:03:26.840781 DEBUG BF_PLTFM QSFP    17 : False
2023-04-25 09:03:26.849740 DEBUG BF_PLTFM QSFP    18 : LPMODE = true
2023-04-25 09:03:26.870742 DEBUG BF_PLTFM QSFP    18 : RESETL = false
2023-04-25 09:03:26.870814 DEBUG BF_PLTFM QSFP    18 : False
2023-04-25 09:03:26.879742 DEBUG BF_PLTFM QSFP    19 : LPMODE = true
2023-04-25 09:03:26.900704 DEBUG BF_PLTFM QSFP    19 : RESETL = false
2023-04-25 09:03:26.900776 DEBUG BF_PLTFM QSFP    19 : False
2023-04-25 09:03:26.909742 DEBUG BF_PLTFM QSFP    20 : LPMODE = true
2023-04-25 09:03:26.930742 DEBUG BF_PLTFM QSFP    20 : RESETL = false
2023-04-25 09:03:26.930814 DEBUG BF_PLTFM QSFP    20 : False
2023-04-25 09:03:26.939741 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-04-25 09:03:26.960705 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-04-25 09:03:26.960778 DEBUG BF_PLTFM QSFP    21 : False
2023-04-25 09:03:26.969742 DEBUG BF_PLTFM QSFP    22 : LPMODE = true
2023-04-25 09:03:26.990744 DEBUG BF_PLTFM QSFP    22 : RESETL = false
2023-04-25 09:03:26.990816 DEBUG BF_PLTFM QSFP    22 : False
2023-04-25 09:03:26.999744 DEBUG BF_PLTFM QSFP    23 : LPMODE = true
2023-04-25 09:03:27.020704 DEBUG BF_PLTFM QSFP    23 : RESETL = false
2023-04-25 09:03:27.020784 DEBUG BF_PLTFM QSFP    23 : False
2023-04-25 09:03:27.029743 DEBUG BF_PLTFM QSFP    24 : LPMODE = true
2023-04-25 09:03:27.050742 DEBUG BF_PLTFM QSFP    24 : RESETL = false
2023-04-25 09:03:27.050835 DEBUG BF_PLTFM QSFP    24 : False
2023-04-25 09:03:27.059743 DEBUG BF_PLTFM QSFP    25 : LPMODE = true
2023-04-25 09:03:27.080703 DEBUG BF_PLTFM QSFP    25 : RESETL = false
2023-04-25 09:03:27.080776 DEBUG BF_PLTFM QSFP    25 : False
2023-04-25 09:03:27.089742 DEBUG BF_PLTFM QSFP    26 : LPMODE = true
2023-04-25 09:03:27.110745 DEBUG BF_PLTFM QSFP    26 : RESETL = false
2023-04-25 09:03:27.110817 DEBUG BF_PLTFM QSFP    26 : False
2023-04-25 09:03:27.119744 DEBUG BF_PLTFM QSFP    27 : LPMODE = true
2023-04-25 09:03:27.140709 DEBUG BF_PLTFM QSFP    27 : RESETL = false
2023-04-25 09:03:27.140783 DEBUG BF_PLTFM QSFP    27 : False
2023-04-25 09:03:27.149745 DEBUG BF_PLTFM QSFP    28 : LPMODE = true
2023-04-25 09:03:27.170744 DEBUG BF_PLTFM QSFP    28 : RESETL = false
2023-04-25 09:03:27.170816 DEBUG BF_PLTFM QSFP    28 : False
2023-04-25 09:03:27.179745 DEBUG BF_PLTFM QSFP    29 : LPMODE = true
2023-04-25 09:03:27.200707 DEBUG BF_PLTFM QSFP    29 : RESETL = false
2023-04-25 09:03:27.200780 DEBUG BF_PLTFM QSFP    29 : False
2023-04-25 09:03:27.209745 DEBUG BF_PLTFM QSFP    30 : LPMODE = true
2023-04-25 09:03:27.230746 DEBUG BF_PLTFM QSFP    30 : RESETL = false
2023-04-25 09:03:27.230819 DEBUG BF_PLTFM QSFP    30 : False
2023-04-25 09:03:27.239745 DEBUG BF_PLTFM QSFP    31 : LPMODE = true
2023-04-25 09:03:27.260708 DEBUG BF_PLTFM QSFP    31 : RESETL = false
2023-04-25 09:03:27.260781 DEBUG BF_PLTFM QSFP    31 : False
2023-04-25 09:03:27.269746 DEBUG BF_PLTFM QSFP    32 : LPMODE = true
2023-04-25 09:03:27.290745 DEBUG BF_PLTFM QSFP    32 : RESETL = false
2023-04-25 09:03:27.290817 DEBUG BF_PLTFM QSFP    32 : False
2023-04-25 09:03:27.299744 DEBUG BF_PLTFM QSFP: Wait 2 sec (t_reset) for QSFPs to initialize..
2023-04-25 09:03:29.300266 DEBUG BF_SWITCHD Device 0: Operational mode set to ASIC
2023-04-25 09:03:29.300369 DEBUG BF_SWITCHD Initialized the device types using platforms infra API
2023-04-25 09:03:29.300426 DEBUG BF_SWITCHD ASIC detected at PCI /sys/class/bf/bf0/device
2023-04-25 09:03:29.300540 DEBUG BF_SWITCHD ASIC pci device id is 16 (0x0010)
2023-04-25 09:03:29.300630 DEBUG BF_DVM BF-SDE vesion: 9.11.2
2023-04-25 09:03:29.316780 INFO  BF_PM pm_fsm_queues_init:256 pm_fsm_queues_init:256 Initializing all FSM queues
2023-04-25 09:03:29.316883 INFO  BF_PM pm_fsm_queues_init:262 pm_fsm_queues_init:262 Initializing all FSM queues done
2023-04-25 09:03:29.317036 INFO  BF_TM TM: Registered for device and port discovery
2023-04-25 09:03:29.319443 DEBUG BF_SWITCHD bf_switchd: drivers initialized
2023-04-25 09:03:29.344725 INFO  BF_DVM bf_pktmgr_device_add dev id 0, is_sw_model 0
2023-04-25 09:03:29.345241 DEBUG BF_LLD  Efuse settings dev 0 subdev 0
2023-04-25 09:03:29.345263 DEBUG BF_LLD                0 : resubmit_disable
2023-04-25 09:03:29.345277 DEBUG BF_LLD                0 : mau_tcam_reduction
2023-04-25 09:03:29.345289 DEBUG BF_LLD                0 : mau_sram_reduction
2023-04-25 09:03:29.345301 DEBUG BF_LLD                0 : packet_generator_disable
2023-04-25 09:03:29.345313 DEBUG BF_LLD                5 : pipe_disable
2023-04-25 09:03:29.345333 DEBUG BF_LLD                0 : mau_stage_disable
2023-04-25 09:03:29.345345 DEBUG BF_LLD 0000000000000000 : port_disable (hi)
2023-04-25 09:03:29.345362 DEBUG BF_LLD 5555555555555555 : port_disable (lo)
2023-04-25 09:03:29.345375 DEBUG BF_LLD 0000000600000000 : tm_memory_disable
2023-04-25 09:03:29.345387 DEBUG BF_LLD                0 : port_speed_reduction
2023-04-25 09:03:29.345405 DEBUG BF_LLD                0 : cpu_port_speed_reduction
2023-04-25 09:03:29.345418 DEBUG BF_LLD                0 : pcie_lane_reduction
2023-04-25 09:03:29.345434 DEBUG BF_LLD                0 : baresync_disable
2023-04-25 09:03:29.345447 DEBUG BF_LLD                0 : frequency_reduction
2023-04-25 09:03:29.345459 DEBUG BF_LLD                0 : frequency_check_disable
2023-04-25 09:03:29.345470 DEBUG BF_LLD                0 : versioning
2023-04-25 09:03:29.345484 DEBUG BF_LLD                8 : chip_part_number
2023-04-25 09:03:29.345498 DEBUG BF_LLD                1 : part_revision_number
2023-04-25 09:03:29.345538 DEBUG BF_LLD                0 : package_id
2023-04-25 09:03:29.345554 DEBUG BF_LLD 303040316ed35b05 : chip_id
2023-04-25 09:03:29.345573 DEBUG BF_LLD              a7c : pmro_and_skew
2023-04-25 09:03:29.345586 DEBUG BF_LLD                1 : voltage_scaling
2023-04-25 09:03:29.345603 DEBUG BF_LLD                0 : die-config
2023-04-25 09:03:29.345616 DEBUG BF_LLD                0 : constant0
2023-04-25 09:03:29.345632 DEBUG BF_LLD                0 : constant1
2023-04-25 09:03:29.345645 DEBUG BF_LLD                0 : serdes disable even
2023-04-25 09:03:29.345662 DEBUG BF_LLD                0 : serdes disable odd
2023-04-25 09:03:29.345681 DEBUG BF_LLD Wafer-id: P6Y740-W1-X6-Y6
2023-04-25 09:03:29.345702 DEBUG BF_LLD dev 0 subdev 0: SPI idcode: 20171102 (rc=0)
2023-04-25 09:03:29.345726 DEBUG BF_LLD TCU: 0 : Memory repair already done <bfdddddd>
2023-04-25 09:03:29.346061 DEBUG BF_LLD EFUSE: Set core clk to 1.22GHz, dev=0, PLL ctrl0 value=0xcd44cbfe
2023-04-25 09:03:29.458072 DEBUG BF_LLD Core PLL has not locked even after 100 ms; PLL Lock chip 0 dbg_rst 1dc
2023-04-25 09:03:29.458166 DEBUG BF_LLD [Unreset] Done after 1 polls
2023-04-25 09:03:29.478160 INFO  BF_DVM bf_device_add dev id 0, is_sw_model 0
2023-04-25 09:03:29.478239 DEBUG BF_PORT port_mgr_dev_add:57:0:0(warm_init_mode)
2023-04-25 09:03:29.478269 DEBUG BF_PORT port_mgr_tof1_dev_add:75:0
2023-04-25 09:03:29.478305 INFO  BF_PORT set chip part revision number, dev 0, part rev 1
2023-04-25 09:03:29.478372 DEBUG BF_PORT 0:-:-: sbus master fw: 101d_2001
2023-04-25 09:03:29.478393 DEBUG BF_PORT 0:-:-: PCIe serdes fw: 1066_2147
2023-04-25 09:03:29.478412 DEBUG BF_PORT 0:-:-:      serdes fw: 1091_244d
2023-04-25 09:03:29.478453 INFO  BF_PORT port_mgr_mac_block_init: core clock speed in ns = 0.819672
2023-04-25 09:03:29.481492 DEBUG BF_PORT SDS: SBMs disabled. No FW upload
2023-04-25 09:03:29.481626 DEBUG BF_PORT SDS: SBus CLK divider set to 5 (x32 mode)
2023-04-25 09:03:29.481654 DEBUG BF_PORT SDS: 0:0:3: Set ignore bcast
2023-04-25 09:03:29.481682 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-04-25 09:03:29.481761 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=write
2023-04-25 09:03:29.481831 DEBUG BF_PORT SDS: 0:0:5: Set ignore bcast
2023-04-25 09:03:29.481850 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-04-25 09:03:29.481926 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=write
2023-04-25 09:03:29.481995 DEBUG BF_PORT SDS: 0:0:7: Set ignore bcast
2023-04-25 09:03:29.482014 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-04-25 09:03:29.482090 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=write
2023-04-25 09:03:29.482158 DEBUG BF_PORT SDS: 0:0:9: Set ignore bcast
2023-04-25 09:03:29.482177 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-04-25 09:03:29.482252 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=write
2023-04-25 09:03:29.489255 DEBUG BF_PORT SDS: 0:0:255: FW load: broadcast
2023-04-25 09:03:29.489278 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-04-25 09:03:29.489296 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-04-25 09:03:29.491486 DEBUG BF_PORT 0:0:1 : PCIe access : addr=1h : reg=ffh : cmd=Read
2023-04-25 09:03:29.491566 DEBUG BF_PORT 0:0:2 : PCIe access : addr=2h : reg=ffh : cmd=Read
2023-04-25 09:03:29.491641 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=ffh : cmd=Read
2023-04-25 09:03:29.491718 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=0h : cmd=Read
2023-04-25 09:03:29.491738 DEBUG BF_PORT 0:0:3 : Errant PCIe access : addr=3h : reg=1h : cmd=write
2023-04-25 09:03:29.491760 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-04-25 09:03:29.491840 DEBUG BF_PORT 0:0:4 : PCIe access : addr=4h : reg=ffh : cmd=Read
2023-04-25 09:03:29.491914 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=ffh : cmd=Read
2023-04-25 09:03:29.492003 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=0h : cmd=Read
2023-04-25 09:03:29.492023 DEBUG BF_PORT 0:0:5 : Errant PCIe access : addr=5h : reg=1h : cmd=write
2023-04-25 09:03:29.492045 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-04-25 09:03:29.492125 DEBUG BF_PORT 0:0:6 : PCIe access : addr=6h : reg=ffh : cmd=Read
2023-04-25 09:03:29.492199 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=ffh : cmd=Read
2023-04-25 09:03:29.492272 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=0h : cmd=Read
2023-04-25 09:03:29.492291 DEBUG BF_PORT 0:0:7 : Errant PCIe access : addr=7h : reg=1h : cmd=write
2023-04-25 09:03:29.492313 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-04-25 09:03:29.492400 DEBUG BF_PORT 0:0:8 : PCIe access : addr=8h : reg=ffh : cmd=Read
2023-04-25 09:03:29.492477 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=ffh : cmd=Read
2023-04-25 09:03:29.492551 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=0h : cmd=Read
2023-04-25 09:03:29.492570 DEBUG BF_PORT 0:0:9 : Errant PCIe access : addr=9h : reg=1h : cmd=write
2023-04-25 09:03:29.492591 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-04-25 09:03:29.492670 DEBUG BF_PORT 0:0:10 : PCIe access : addr=ah : reg=ffh : cmd=Read
2023-04-25 09:03:29.997100 DEBUG BF_PORT 0:0:3 : PCIe access : addr=3h : reg=fdh : cmd=Read
2023-04-25 09:03:29.997195 DEBUG BF_PORT 0:0:5 : PCIe access : addr=5h : reg=fdh : cmd=Read
2023-04-25 09:03:29.998357 DEBUG BF_PORT 0:0:7 : PCIe access : addr=7h : reg=fdh : cmd=Read
2023-04-25 09:03:29.998433 DEBUG BF_PORT 0:0:9 : PCIe access : addr=9h : reg=fdh : cmd=Read
2023-04-25 09:03:30.499107 DEBUG BF_PORT SDS: 0:1:255: FW load: broadcast
2023-04-25 09:03:30.499144 DEBUG BF_PORT SDS:         : FW path: /home/cirlab/bf-sde-9.11.2/install/share/tofino_sds_fw/avago/firmware/serdes.0x1091_244D.rom
2023-04-25 09:03:30.499171 DEBUG BF_PORT SDS:         : FW ver : 1091
2023-04-25 09:03:33.443281 INFO  BF_MC Allocated RDM addresses 0x200 - 0x303
2023-04-25 09:03:33.443363 INFO  BF_MC Write LAG node at addr 0x200 with id 255 and next node 0x201 0x0000_00000000ff00201c
2023-04-25 09:03:33.443377 INFO  BF_MC Write LAG node at addr 0x201 with id 255 and next node 0x202 0x00ff_00202c00ff00201c
2023-04-25 09:03:33.443387 INFO  BF_MC Write LAG node at addr 0x202 with id 255 and next node 0x203 0x0000_00000000ff00203c
2023-04-25 09:03:33.443396 INFO  BF_MC Write LAG node at addr 0x203 with id 255 and next node 0x204 0x00ff_00204c00ff00203c
2023-04-25 09:03:33.443406 INFO  BF_MC Write LAG node at addr 0x204 with id 255 and next node 0x205 0x0000_00000000ff00205c
2023-04-25 09:03:33.443415 INFO  BF_MC Write LAG node at addr 0x205 with id 255 and next node 0x206 0x00ff_00206c00ff00205c
2023-04-25 09:03:33.443425 INFO  BF_MC Write LAG node at addr 0x206 with id 255 and next node 0x207 0x0000_00000000ff00207c
2023-04-25 09:03:33.443434 INFO  BF_MC Write LAG node at addr 0x207 with id 255 and next node 0x208 0x00ff_00208c00ff00207c
2023-04-25 09:03:33.443444 INFO  BF_MC Write LAG node at addr 0x208 with id 255 and next node 0x209 0x0000_00000000ff00209c
2023-04-25 09:03:33.443468 INFO  BF_MC Write LAG node at addr 0x209 with id 255 and next node 0x20a 0x00ff_0020ac00ff00209c
2023-04-25 09:03:33.443477 INFO  BF_MC Write LAG node at addr 0x20a with id 255 and next node 0x20b 0x0000_00000000ff0020bc
2023-04-25 09:03:33.443486 INFO  BF_MC Write LAG node at addr 0x20b with id 255 and next node 0x20c 0x00ff_0020cc00ff0020bc
2023-04-25 09:03:33.443513 INFO  BF_MC Write LAG node at addr 0x20c with id 255 and next node 0x20d 0x0000_00000000ff0020dc
2023-04-25 09:03:33.443528 INFO  BF_MC Write LAG node at addr 0x20d with id 255 and next node 0x20e 0x00ff_0020ec00ff0020dc
2023-04-25 09:03:33.443538 INFO  BF_MC Write LAG node at addr 0x20e with id 255 and next node 0x20f 0x0000_00000000ff0020fc
2023-04-25 09:03:33.443547 INFO  BF_MC Write LAG node at addr 0x20f with id 255 and next node 0x210 0x00ff_00210c00ff0020fc
2023-04-25 09:03:33.443557 INFO  BF_MC Write LAG node at addr 0x210 with id 255 and next node 0x211 0x0000_00000000ff00211c
2023-04-25 09:03:33.443580 INFO  BF_MC Write LAG node at addr 0x211 with id 255 and next node 0x212 0x00ff_00212c00ff00211c
2023-04-25 09:03:33.443590 INFO  BF_MC Write LAG node at addr 0x212 with id 255 and next node 0x213 0x0000_00000000ff00213c
2023-04-25 09:03:33.443599 INFO  BF_MC Write LAG node at addr 0x213 with id 255 and next node 0x214 0x00ff_00214c00ff00213c
2023-04-25 09:03:33.443609 INFO  BF_MC Write LAG node at addr 0x214 with id 255 and next node 0x215 0x0000_00000000ff00215c
2023-04-25 09:03:33.443618 INFO  BF_MC Write LAG node at addr 0x215 with id 255 and next node 0x216 0x00ff_00216c00ff00215c
2023-04-25 09:03:33.443628 INFO  BF_MC Write LAG node at addr 0x216 with id 255 and next node 0x217 0x0000_00000000ff00217c
2023-04-25 09:03:33.443637 INFO  BF_MC Write LAG node at addr 0x217 with id 255 and next node 0x218 0x00ff_00218c00ff00217c
2023-04-25 09:03:33.443647 INFO  BF_MC Write LAG node at addr 0x218 with id 255 and next node 0x219 0x0000_00000000ff00219c
2023-04-25 09:03:33.443656 INFO  BF_MC Write LAG node at addr 0x219 with id 255 and next node 0x21a 0x00ff_0021ac00ff00219c
2023-04-25 09:03:33.443665 INFO  BF_MC Write LAG node at addr 0x21a with id 255 and next node 0x21b 0x0000_00000000ff0021bc
2023-04-25 09:03:33.443675 INFO  BF_MC Write LAG node at addr 0x21b with id 255 and next node 0x21c 0x00ff_0021cc00ff0021bc
2023-04-25 09:03:33.443684 INFO  BF_MC Write LAG node at addr 0x21c with id 255 and next node 0x21d 0x0000_00000000ff0021dc
2023-04-25 09:03:33.443693 INFO  BF_MC Write LAG node at addr 0x21d with id 255 and next node 0x21e 0x00ff_0021ec00ff0021dc
2023-04-25 09:03:33.443703 INFO  BF_MC Write LAG node at addr 0x21e with id 255 and next node 0x21f 0x0000_00000000ff0021fc
2023-04-25 09:03:33.443713 INFO  BF_MC Write LAG node at addr 0x21f with id 255 and next node 0x220 0x00ff_00220c00ff0021fc
2023-04-25 09:03:33.443723 INFO  BF_MC Write LAG node at addr 0x220 with id 255 and next node 0x221 0x0000_00000000ff00221c
2023-04-25 09:03:33.443732 INFO  BF_MC Write LAG node at addr 0x221 with id 255 and next node 0x222 0x00ff_00222c00ff00221c
2023-04-25 09:03:33.443741 INFO  BF_MC Write LAG node at addr 0x222 with id 255 and next node 0x223 0x0000_00000000ff00223c
2023-04-25 09:03:33.443751 INFO  BF_MC Write LAG node at addr 0x223 with id 255 and next node 0x224 0x00ff_00224c00ff00223c
2023-04-25 09:03:33.443760 INFO  BF_MC Write LAG node at addr 0x224 with id 255 and next node 0x225 0x0000_00000000ff00225c
2023-04-25 09:03:33.443770 INFO  BF_MC Write LAG node at addr 0x225 with id 255 and next node 0x226 0x00ff_00226c00ff00225c
2023-04-25 09:03:33.443779 INFO  BF_MC Write LAG node at addr 0x226 with id 255 and next node 0x227 0x0000_00000000ff00227c
2023-04-25 09:03:33.443789 INFO  BF_MC Write LAG node at addr 0x227 with id 255 and next node 0x228 0x00ff_00228c00ff00227c
2023-04-25 09:03:33.443798 INFO  BF_MC Write LAG node at addr 0x228 with id 255 and next node 0x229 0x0000_00000000ff00229c
2023-04-25 09:03:33.443808 INFO  BF_MC Write LAG node at addr 0x229 with id 255 and next node 0x22a 0x00ff_0022ac00ff00229c
2023-04-25 09:03:33.443817 INFO  BF_MC Write LAG node at addr 0x22a with id 255 and next node 0x22b 0x0000_00000000ff0022bc
2023-04-25 09:03:33.443826 INFO  BF_MC Write LAG node at addr 0x22b with id 255 and next node 0x22c 0x00ff_0022cc00ff0022bc
2023-04-25 09:03:33.443836 INFO  BF_MC Write LAG node at addr 0x22c with id 255 and next node 0x22d 0x0000_00000000ff0022dc
2023-04-25 09:03:33.443845 INFO  BF_MC Write LAG node at addr 0x22d with id 255 and next node 0x22e 0x00ff_0022ec00ff0022dc
2023-04-25 09:03:33.443854 INFO  BF_MC Write LAG node at addr 0x22e with id 255 and next node 0x22f 0x0000_00000000ff0022fc
2023-04-25 09:03:33.443864 INFO  BF_MC Write LAG node at addr 0x22f with id 255 and next node 0x230 0x00ff_00230c00ff0022fc
2023-04-25 09:03:33.443877 INFO  BF_MC Write LAG node at addr 0x230 with id 255 and next node 0x231 0x0000_00000000ff00231c
2023-04-25 09:03:33.443890 INFO  BF_MC Write LAG node at addr 0x231 with id 255 and next node 0x232 0x00ff_00232c00ff00231c
2023-04-25 09:03:33.443904 INFO  BF_MC Write LAG node at addr 0x232 with id 255 and next node 0x233 0x0000_00000000ff00233c
2023-04-25 09:03:33.443914 INFO  BF_MC Write LAG node at addr 0x233 with id 255 and next node 0x234 0x00ff_00234c00ff00233c
2023-04-25 09:03:33.443924 INFO  BF_MC Write LAG node at addr 0x234 with id 255 and next node 0x235 0x0000_00000000ff00235c
2023-04-25 09:03:33.443933 INFO  BF_MC Write LAG node at addr 0x235 with id 255 and next node 0x236 0x00ff_00236c00ff00235c
2023-04-25 09:03:33.443943 INFO  BF_MC Write LAG node at addr 0x236 with id 255 and next node 0x237 0x0000_00000000ff00237c
2023-04-25 09:03:33.443952 INFO  BF_MC Write LAG node at addr 0x237 with id 255 and next node 0x238 0x00ff_00238c00ff00237c
2023-04-25 09:03:33.443962 INFO  BF_MC Write LAG node at addr 0x238 with id 255 and next node 0x239 0x0000_00000000ff00239c
2023-04-25 09:03:33.443973 INFO  BF_MC Write LAG node at addr 0x239 with id 255 and next node 0x23a 0x00ff_0023ac00ff00239c
2023-04-25 09:03:33.443982 INFO  BF_MC Write LAG node at addr 0x23a with id 255 and next node 0x23b 0x0000_00000000ff0023bc
2023-04-25 09:03:33.443992 INFO  BF_MC Write LAG node at addr 0x23b with id 255 and next node 0x23c 0x00ff_0023cc00ff0023bc
2023-04-25 09:03:33.444002 INFO  BF_MC Write LAG node at addr 0x23c with id 255 and next node 0x23d 0x0000_00000000ff0023dc
2023-04-25 09:03:33.444011 INFO  BF_MC Write LAG node at addr 0x23d with id 255 and next node 0x23e 0x00ff_0023ec00ff0023dc
2023-04-25 09:03:33.444020 INFO  BF_MC Write LAG node at addr 0x23e with id 255 and next node 0x23f 0x0000_00000000ff0023fc
2023-04-25 09:03:33.444030 INFO  BF_MC Write LAG node at addr 0x23f with id 255 and next node 0x240 0x00ff_00240c00ff0023fc
2023-04-25 09:03:33.444040 INFO  BF_MC Write LAG node at addr 0x240 with id 255 and next node 0x241 0x0000_00000000ff00241c
2023-04-25 09:03:33.444050 INFO  BF_MC Write LAG node at addr 0x241 with id 255 and next node 0x242 0x00ff_00242c00ff00241c
2023-04-25 09:03:33.444059 INFO  BF_MC Write LAG node at addr 0x242 with id 255 and next node 0x243 0x0000_00000000ff00243c
2023-04-25 09:03:33.444069 INFO  BF_MC Write LAG node at addr 0x243 with id 255 and next node 0x244 0x00ff_00244c00ff00243c
2023-04-25 09:03:33.444078 INFO  BF_MC Write LAG node at addr 0x244 with id 255 and next node 0x245 0x0000_00000000ff00245c
2023-04-25 09:03:33.444088 INFO  BF_MC Write LAG node at addr 0x245 with id 255 and next node 0x246 0x00ff_00246c00ff00245c
2023-04-25 09:03:33.444098 INFO  BF_MC Write LAG node at addr 0x246 with id 255 and next node 0x247 0x0000_00000000ff00247c
2023-04-25 09:03:33.444107 INFO  BF_MC Write LAG node at addr 0x247 with id 255 and next node 0x248 0x00ff_00248c00ff00247c
2023-04-25 09:03:33.444117 INFO  BF_MC Write LAG node at addr 0x248 with id 255 and next node 0x249 0x0000_00000000ff00249c
2023-04-25 09:03:33.444126 INFO  BF_MC Write LAG node at addr 0x249 with id 255 and next node 0x24a 0x00ff_0024ac00ff00249c
2023-04-25 09:03:33.444136 INFO  BF_MC Write LAG node at addr 0x24a with id 255 and next node 0x24b 0x0000_00000000ff0024bc
2023-04-25 09:03:33.444145 INFO  BF_MC Write LAG node at addr 0x24b with id 255 and next node 0x24c 0x00ff_0024cc00ff0024bc
2023-04-25 09:03:33.444155 INFO  BF_MC Write LAG node at addr 0x24c with id 255 and next node 0x24d 0x0000_00000000ff0024dc
2023-04-25 09:03:33.444164 INFO  BF_MC Write LAG node at addr 0x24d with id 255 and next node 0x24e 0x00ff_0024ec00ff0024dc
2023-04-25 09:03:33.444174 INFO  BF_MC Write LAG node at addr 0x24e with id 255 and next node 0x24f 0x0000_00000000ff0024fc
2023-04-25 09:03:33.444184 INFO  BF_MC Write LAG node at addr 0x24f with id 255 and next node 0x250 0x00ff_00250c00ff0024fc
2023-04-25 09:03:33.444193 INFO  BF_MC Write LAG node at addr 0x250 with id 255 and next node 0x251 0x0000_00000000ff00251c
2023-04-25 09:03:33.444202 INFO  BF_MC Write LAG node at addr 0x251 with id 255 and next node 0x252 0x00ff_00252c00ff00251c
2023-04-25 09:03:33.444228 INFO  BF_MC Write LAG node at addr 0x252 with id 255 and next node 0x253 0x0000_00000000ff00253c
2023-04-25 09:03:33.444256 INFO  BF_MC Write LAG node at addr 0x253 with id 255 and next node 0x254 0x00ff_00254c00ff00253c
2023-04-25 09:03:33.444268 INFO  BF_MC Write LAG node at addr 0x254 with id 255 and next node 0x255 0x0000_00000000ff00255c
2023-04-25 09:03:33.444277 INFO  BF_MC Write LAG node at addr 0x255 with id 255 and next node 0x256 0x00ff_00256c00ff00255c
2023-04-25 09:03:33.444287 INFO  BF_MC Write LAG node at addr 0x256 with id 255 and next node 0x257 0x0000_00000000ff00257c
2023-04-25 09:03:33.444297 INFO  BF_MC Write LAG node at addr 0x257 with id 255 and next node 0x258 0x00ff_00258c00ff00257c
2023-04-25 09:03:33.444307 INFO  BF_MC Write LAG node at addr 0x258 with id 255 and next node 0x259 0x0000_00000000ff00259c
2023-04-25 09:03:33.444317 INFO  BF_MC Write LAG node at addr 0x259 with id 255 and next node 0x25a 0x00ff_0025ac00ff00259c
2023-04-25 09:03:33.444326 INFO  BF_MC Write LAG node at addr 0x25a with id 255 and next node 0x25b 0x0000_00000000ff0025bc
2023-04-25 09:03:33.444336 INFO  BF_MC Write LAG node at addr 0x25b with id 255 and next node 0x25c 0x00ff_0025cc00ff0025bc
2023-04-25 09:03:33.444346 INFO  BF_MC Write LAG node at addr 0x25c with id 255 and next node 0x25d 0x0000_00000000ff0025dc
2023-04-25 09:03:33.444356 INFO  BF_MC Write LAG node at addr 0x25d with id 255 and next node 0x25e 0x00ff_0025ec00ff0025dc
2023-04-25 09:03:33.444366 INFO  BF_MC Write LAG node at addr 0x25e with id 255 and next node 0x25f 0x0000_00000000ff0025fc
2023-04-25 09:03:33.444376 INFO  BF_MC Write LAG node at addr 0x25f with id 255 and next node 0x260 0x00ff_00260c00ff0025fc
2023-04-25 09:03:33.444401 INFO  BF_MC Write LAG node at addr 0x260 with id 255 and next node 0x261 0x0000_00000000ff00261c
2023-04-25 09:03:33.444414 INFO  BF_MC Write LAG node at addr 0x261 with id 255 and next node 0x262 0x00ff_00262c00ff00261c
2023-04-25 09:03:33.444425 INFO  BF_MC Write LAG node at addr 0x262 with id 255 and next node 0x263 0x0000_00000000ff00263c
2023-04-25 09:03:33.444435 INFO  BF_MC Write LAG node at addr 0x263 with id 255 and next node 0x264 0x00ff_00264c00ff00263c
2023-04-25 09:03:33.444444 INFO  BF_MC Write LAG node at addr 0x264 with id 255 and next node 0x265 0x0000_00000000ff00265c
2023-04-25 09:03:33.444454 INFO  BF_MC Write LAG node at addr 0x265 with id 255 and next node 0x266 0x00ff_00266c00ff00265c
2023-04-25 09:03:33.444464 INFO  BF_MC Write LAG node at addr 0x266 with id 255 and next node 0x267 0x0000_00000000ff00267c
2023-04-25 09:03:33.444475 INFO  BF_MC Write LAG node at addr 0x267 with id 255 and next node 0x268 0x00ff_00268c00ff00267c
2023-04-25 09:03:33.444485 INFO  BF_MC Write LAG node at addr 0x268 with id 255 and next node 0x269 0x0000_00000000ff00269c
2023-04-25 09:03:33.444495 INFO  BF_MC Write LAG node at addr 0x269 with id 255 and next node 0x26a 0x00ff_0026ac00ff00269c
2023-04-25 09:03:33.444505 INFO  BF_MC Write LAG node at addr 0x26a with id 255 and next node 0x26b 0x0000_00000000ff0026bc
2023-04-25 09:03:33.444515 INFO  BF_MC Write LAG node at addr 0x26b with id 255 and next node 0x26c 0x00ff_0026cc00ff0026bc
2023-04-25 09:03:33.444525 INFO  BF_MC Write LAG node at addr 0x26c with id 255 and next node 0x26d 0x0000_00000000ff0026dc
2023-04-25 09:03:33.444534 INFO  BF_MC Write LAG node at addr 0x26d with id 255 and next node 0x26e 0x00ff_0026ec00ff0026dc
2023-04-25 09:03:33.444545 INFO  BF_MC Write LAG node at addr 0x26e with id 255 and next node 0x26f 0x0000_00000000ff0026fc
2023-04-25 09:03:33.444555 INFO  BF_MC Write LAG node at addr 0x26f with id 255 and next node 0x270 0x00ff_00270c00ff0026fc
2023-04-25 09:03:33.444564 INFO  BF_MC Write LAG node at addr 0x270 with id 255 and next node 0x271 0x0000_00000000ff00271c
2023-04-25 09:03:33.444574 INFO  BF_MC Write LAG node at addr 0x271 with id 255 and next node 0x272 0x00ff_00272c00ff00271c
2023-04-25 09:03:33.444585 INFO  BF_MC Write LAG node at addr 0x272 with id 255 and next node 0x273 0x0000_00000000ff00273c
2023-04-25 09:03:33.444599 INFO  BF_MC Write LAG node at addr 0x273 with id 255 and next node 0x274 0x00ff_00274c00ff00273c
2023-04-25 09:03:33.444616 INFO  BF_MC Write LAG node at addr 0x274 with id 255 and next node 0x275 0x0000_00000000ff00275c
2023-04-25 09:03:33.444626 INFO  BF_MC Write LAG node at addr 0x275 with id 255 and next node 0x276 0x00ff_00276c00ff00275c
2023-04-25 09:03:33.444636 INFO  BF_MC Write LAG node at addr 0x276 with id 255 and next node 0x277 0x0000_00000000ff00277c
2023-04-25 09:03:33.444646 INFO  BF_MC Write LAG node at addr 0x277 with id 255 and next node 0x278 0x00ff_00278c00ff00277c
2023-04-25 09:03:33.444656 INFO  BF_MC Write LAG node at addr 0x278 with id 255 and next node 0x279 0x0000_00000000ff00279c
2023-04-25 09:03:33.444666 INFO  BF_MC Write LAG node at addr 0x279 with id 255 and next node 0x27a 0x00ff_0027ac00ff00279c
2023-04-25 09:03:33.444675 INFO  BF_MC Write LAG node at addr 0x27a with id 255 and next node 0x27b 0x0000_00000000ff0027bc
2023-04-25 09:03:33.444700 INFO  BF_MC Write LAG node at addr 0x27b with id 255 and next node 0x27c 0x00ff_0027cc00ff0027bc
2023-04-25 09:03:33.444710 INFO  BF_MC Write LAG node at addr 0x27c with id 255 and next node 0x27d 0x0000_00000000ff0027dc
2023-04-25 09:03:33.444719 INFO  BF_MC Write LAG node at addr 0x27d with id 255 and next node 0x27e 0x00ff_0027ec00ff0027dc
2023-04-25 09:03:33.444729 INFO  BF_MC Write LAG node at addr 0x27e with id 255 and next node 0x27f 0x0000_00000000ff0027fc
2023-04-25 09:03:33.444738 INFO  BF_MC Write LAG node at addr 0x27f with id 255 and next node 0x280 0x00ff_00280c00ff0027fc
2023-04-25 09:03:33.444748 INFO  BF_MC Write LAG node at addr 0x280 with id 255 and next node 0x281 0x0000_00000000ff00281c
2023-04-25 09:03:33.444758 INFO  BF_MC Write LAG node at addr 0x281 with id 255 and next node 0x282 0x00ff_00282c00ff00281c
2023-04-25 09:03:33.444767 INFO  BF_MC Write LAG node at addr 0x282 with id 255 and next node 0x283 0x0000_00000000ff00283c
2023-04-25 09:03:33.444777 INFO  BF_MC Write LAG node at addr 0x283 with id 255 and next node 0x284 0x00ff_00284c00ff00283c
2023-04-25 09:03:33.444786 INFO  BF_MC Write LAG node at addr 0x284 with id 255 and next node 0x285 0x0000_00000000ff00285c
2023-04-25 09:03:33.444796 INFO  BF_MC Write LAG node at addr 0x285 with id 255 and next node 0x286 0x00ff_00286c00ff00285c
2023-04-25 09:03:33.444806 INFO  BF_MC Write LAG node at addr 0x286 with id 255 and next node 0x287 0x0000_00000000ff00287c
2023-04-25 09:03:33.444815 INFO  BF_MC Write LAG node at addr 0x287 with id 255 and next node 0x288 0x00ff_00288c00ff00287c
2023-04-25 09:03:33.444825 INFO  BF_MC Write LAG node at addr 0x288 with id 255 and next node 0x289 0x0000_00000000ff00289c
2023-04-25 09:03:33.444834 INFO  BF_MC Write LAG node at addr 0x289 with id 255 and next node 0x28a 0x00ff_0028ac00ff00289c
2023-04-25 09:03:33.444844 INFO  BF_MC Write LAG node at addr 0x28a with id 255 and next node 0x28b 0x0000_00000000ff0028bc
2023-04-25 09:03:33.444853 INFO  BF_MC Write LAG node at addr 0x28b with id 255 and next node 0x28c 0x00ff_0028cc00ff0028bc
2023-04-25 09:03:33.444863 INFO  BF_MC Write LAG node at addr 0x28c with id 255 and next node 0x28d 0x0000_00000000ff0028dc
2023-04-25 09:03:33.444872 INFO  BF_MC Write LAG node at addr 0x28d with id 255 and next node 0x28e 0x00ff_0028ec00ff0028dc
2023-04-25 09:03:33.444882 INFO  BF_MC Write LAG node at addr 0x28e with id 255 and next node 0x28f 0x0000_00000000ff0028fc
2023-04-25 09:03:33.444892 INFO  BF_MC Write LAG node at addr 0x28f with id 255 and next node 0x290 0x00ff_00290c00ff0028fc
2023-04-25 09:03:33.444901 INFO  BF_MC Write LAG node at addr 0x290 with id 255 and next node 0x291 0x0000_00000000ff00291c
2023-04-25 09:03:33.444911 INFO  BF_MC Write LAG node at addr 0x291 with id 255 and next node 0x292 0x00ff_00292c00ff00291c
2023-04-25 09:03:33.444920 INFO  BF_MC Write LAG node at addr 0x292 with id 255 and next node 0x293 0x0000_00000000ff00293c
2023-04-25 09:03:33.444929 INFO  BF_MC Write LAG node at addr 0x293 with id 255 and next node 0x294 0x00ff_00294c00ff00293c
2023-04-25 09:03:33.444939 INFO  BF_MC Write LAG node at addr 0x294 with id 255 and next node 0x295 0x0000_00000000ff00295c
2023-04-25 09:03:33.444956 INFO  BF_MC Write LAG node at addr 0x295 with id 255 and next node 0x296 0x00ff_00296c00ff00295c
2023-04-25 09:03:33.444968 INFO  BF_MC Write LAG node at addr 0x296 with id 255 and next node 0x297 0x0000_00000000ff00297c
2023-04-25 09:03:33.444978 INFO  BF_MC Write LAG node at addr 0x297 with id 255 and next node 0x298 0x00ff_00298c00ff00297c
2023-04-25 09:03:33.444988 INFO  BF_MC Write LAG node at addr 0x298 with id 255 and next node 0x299 0x0000_00000000ff00299c
2023-04-25 09:03:33.444997 INFO  BF_MC Write LAG node at addr 0x299 with id 255 and next node 0x29a 0x00ff_0029ac00ff00299c
2023-04-25 09:03:33.445007 INFO  BF_MC Write LAG node at addr 0x29a with id 255 and next node 0x29b 0x0000_00000000ff0029bc
2023-04-25 09:03:33.445016 INFO  BF_MC Write LAG node at addr 0x29b with id 255 and next node 0x29c 0x00ff_0029cc00ff0029bc
2023-04-25 09:03:33.445026 INFO  BF_MC Write LAG node at addr 0x29c with id 255 and next node 0x29d 0x0000_00000000ff0029dc
2023-04-25 09:03:33.445035 INFO  BF_MC Write LAG node at addr 0x29d with id 255 and next node 0x29e 0x00ff_0029ec00ff0029dc
2023-04-25 09:03:33.445044 INFO  BF_MC Write LAG node at addr 0x29e with id 255 and next node 0x29f 0x0000_00000000ff0029fc
2023-04-25 09:03:33.445054 INFO  BF_MC Write LAG node at addr 0x29f with id 255 and next node 0x2a0 0x00ff_002a0c00ff0029fc
2023-04-25 09:03:33.445065 INFO  BF_MC Write LAG node at addr 0x2a0 with id 255 and next node 0x2a1 0x0000_00000000ff002a1c
2023-04-25 09:03:33.445074 INFO  BF_MC Write LAG node at addr 0x2a1 with id 255 and next node 0x2a2 0x00ff_002a2c00ff002a1c
2023-04-25 09:03:33.445084 INFO  BF_MC Write LAG node at addr 0x2a2 with id 255 and next node 0x2a3 0x0000_00000000ff002a3c
2023-04-25 09:03:33.445093 INFO  BF_MC Write LAG node at addr 0x2a3 with id 255 and next node 0x2a4 0x00ff_002a4c00ff002a3c
2023-04-25 09:03:33.445103 INFO  BF_MC Write LAG node at addr 0x2a4 with id 255 and next node 0x2a5 0x0000_00000000ff002a5c
2023-04-25 09:03:33.445112 INFO  BF_MC Write LAG node at addr 0x2a5 with id 255 and next node 0x2a6 0x00ff_002a6c00ff002a5c
2023-04-25 09:03:33.445122 INFO  BF_MC Write LAG node at addr 0x2a6 with id 255 and next node 0x2a7 0x0000_00000000ff002a7c
2023-04-25 09:03:33.445131 INFO  BF_MC Write LAG node at addr 0x2a7 with id 255 and next node 0x2a8 0x00ff_002a8c00ff002a7c
2023-04-25 09:03:33.445141 INFO  BF_MC Write LAG node at addr 0x2a8 with id 255 and next node 0x2a9 0x0000_00000000ff002a9c
2023-04-25 09:03:33.445151 INFO  BF_MC Write LAG node at addr 0x2a9 with id 255 and next node 0x2aa 0x00ff_002aac00ff002a9c
2023-04-25 09:03:33.445161 INFO  BF_MC Write LAG node at addr 0x2aa with id 255 and next node 0x2ab 0x0000_00000000ff002abc
2023-04-25 09:03:33.445170 INFO  BF_MC Write LAG node at addr 0x2ab with id 255 and next node 0x2ac 0x00ff_002acc00ff002abc
2023-04-25 09:03:33.445180 INFO  BF_MC Write LAG node at addr 0x2ac with id 255 and next node 0x2ad 0x0000_00000000ff002adc
2023-04-25 09:03:33.445189 INFO  BF_MC Write LAG node at addr 0x2ad with id 255 and next node 0x2ae 0x00ff_002aec00ff002adc
2023-04-25 09:03:33.445199 INFO  BF_MC Write LAG node at addr 0x2ae with id 255 and next node 0x2af 0x0000_00000000ff002afc
2023-04-25 09:03:33.445208 INFO  BF_MC Write LAG node at addr 0x2af with id 255 and next node 0x2b0 0x00ff_002b0c00ff002afc
2023-04-25 09:03:33.445217 INFO  BF_MC Write LAG node at addr 0x2b0 with id 255 and next node 0x2b1 0x0000_00000000ff002b1c
2023-04-25 09:03:33.445227 INFO  BF_MC Write LAG node at addr 0x2b1 with id 255 and next node 0x2b2 0x00ff_002b2c00ff002b1c
2023-04-25 09:03:33.445236 INFO  BF_MC Write LAG node at addr 0x2b2 with id 255 and next node 0x2b3 0x0000_00000000ff002b3c
2023-04-25 09:03:33.445246 INFO  BF_MC Write LAG node at addr 0x2b3 with id 255 and next node 0x2b4 0x00ff_002b4c00ff002b3c
2023-04-25 09:03:33.445255 INFO  BF_MC Write LAG node at addr 0x2b4 with id 255 and next node 0x2b5 0x0000_00000000ff002b5c
2023-04-25 09:03:33.445264 INFO  BF_MC Write LAG node at addr 0x2b5 with id 255 and next node 0x2b6 0x00ff_002b6c00ff002b5c
2023-04-25 09:03:33.445278 INFO  BF_MC Write LAG node at addr 0x2b6 with id 255 and next node 0x2b7 0x0000_00000000ff002b7c
2023-04-25 09:03:33.445288 INFO  BF_MC Write LAG node at addr 0x2b7 with id 255 and next node 0x2b8 0x00ff_002b8c00ff002b7c
2023-04-25 09:03:33.445298 INFO  BF_MC Write LAG node at addr 0x2b8 with id 255 and next node 0x2b9 0x0000_00000000ff002b9c
2023-04-25 09:03:33.445309 INFO  BF_MC Write LAG node at addr 0x2b9 with id 255 and next node 0x2ba 0x00ff_002bac00ff002b9c
2023-04-25 09:03:33.445323 INFO  BF_MC Write LAG node at addr 0x2ba with id 255 and next node 0x2bb 0x0000_00000000ff002bbc
2023-04-25 09:03:33.445350 INFO  BF_MC Write LAG node at addr 0x2bb with id 255 and next node 0x2bc 0x00ff_002bcc00ff002bbc
2023-04-25 09:03:33.445360 INFO  BF_MC Write LAG node at addr 0x2bc with id 255 and next node 0x2bd 0x0000_00000000ff002bdc
2023-04-25 09:03:33.445370 INFO  BF_MC Write LAG node at addr 0x2bd with id 255 and next node 0x2be 0x00ff_002bec00ff002bdc
2023-04-25 09:03:33.445380 INFO  BF_MC Write LAG node at addr 0x2be with id 255 and next node 0x2bf 0x0000_00000000ff002bfc
2023-04-25 09:03:33.445390 INFO  BF_MC Write LAG node at addr 0x2bf with id 255 and next node 0x2c0 0x00ff_002c0c00ff002bfc
2023-04-25 09:03:33.445400 INFO  BF_MC Write LAG node at addr 0x2c0 with id 255 and next node 0x2c1 0x0000_00000000ff002c1c
2023-04-25 09:03:33.445410 INFO  BF_MC Write LAG node at addr 0x2c1 with id 255 and next node 0x2c2 0x00ff_002c2c00ff002c1c
2023-04-25 09:03:33.445420 INFO  BF_MC Write LAG node at addr 0x2c2 with id 255 and next node 0x2c3 0x0000_00000000ff002c3c
2023-04-25 09:03:33.445430 INFO  BF_MC Write LAG node at addr 0x2c3 with id 255 and next node 0x2c4 0x00ff_002c4c00ff002c3c
2023-04-25 09:03:33.445440 INFO  BF_MC Write LAG node at addr 0x2c4 with id 255 and next node 0x2c5 0x0000_00000000ff002c5c
2023-04-25 09:03:33.445450 INFO  BF_MC Write LAG node at addr 0x2c5 with id 255 and next node 0x2c6 0x00ff_002c6c00ff002c5c
2023-04-25 09:03:33.445459 INFO  BF_MC Write LAG node at addr 0x2c6 with id 255 and next node 0x2c7 0x0000_00000000ff002c7c
2023-04-25 09:03:33.445469 INFO  BF_MC Write LAG node at addr 0x2c7 with id 255 and next node 0x2c8 0x00ff_002c8c00ff002c7c
2023-04-25 09:03:33.445479 INFO  BF_MC Write LAG node at addr 0x2c8 with id 255 and next node 0x2c9 0x0000_00000000ff002c9c
2023-04-25 09:03:33.445489 INFO  BF_MC Write LAG node at addr 0x2c9 with id 255 and next node 0x2ca 0x00ff_002cac00ff002c9c
2023-04-25 09:03:33.445499 INFO  BF_MC Write LAG node at addr 0x2ca with id 255 and next node 0x2cb 0x0000_00000000ff002cbc
2023-04-25 09:03:33.445509 INFO  BF_MC Write LAG node at addr 0x2cb with id 255 and next node 0x2cc 0x00ff_002ccc00ff002cbc
2023-04-25 09:03:33.445520 INFO  BF_MC Write LAG node at addr 0x2cc with id 255 and next node 0x2cd 0x0000_00000000ff002cdc
2023-04-25 09:03:33.445530 INFO  BF_MC Write LAG node at addr 0x2cd with id 255 and next node 0x2ce 0x00ff_002cec00ff002cdc
2023-04-25 09:03:33.445539 INFO  BF_MC Write LAG node at addr 0x2ce with id 255 and next node 0x2cf 0x0000_00000000ff002cfc
2023-04-25 09:03:33.445550 INFO  BF_MC Write LAG node at addr 0x2cf with id 255 and next node 0x2d0 0x00ff_002d0c00ff002cfc
2023-04-25 09:03:33.445560 INFO  BF_MC Write LAG node at addr 0x2d0 with id 255 and next node 0x2d1 0x0000_00000000ff002d1c
2023-04-25 09:03:33.445569 INFO  BF_MC Write LAG node at addr 0x2d1 with id 255 and next node 0x2d2 0x00ff_002d2c00ff002d1c
2023-04-25 09:03:33.445579 INFO  BF_MC Write LAG node at addr 0x2d2 with id 255 and next node 0x2d3 0x0000_00000000ff002d3c
2023-04-25 09:03:33.445590 INFO  BF_MC Write LAG node at addr 0x2d3 with id 255 and next node 0x2d4 0x00ff_002d4c00ff002d3c
2023-04-25 09:03:33.445600 INFO  BF_MC Write LAG node at addr 0x2d4 with id 255 and next node 0x2d5 0x0000_00000000ff002d5c
2023-04-25 09:03:33.445609 INFO  BF_MC Write LAG node at addr 0x2d5 with id 255 and next node 0x2d6 0x00ff_002d6c00ff002d5c
2023-04-25 09:03:33.445619 INFO  BF_MC Write LAG node at addr 0x2d6 with id 255 and next node 0x2d7 0x0000_00000000ff002d7c
2023-04-25 09:03:33.445634 INFO  BF_MC Write LAG node at addr 0x2d7 with id 255 and next node 0x2d8 0x00ff_002d8c00ff002d7c
2023-04-25 09:03:33.445643 INFO  BF_MC Write LAG node at addr 0x2d8 with id 255 and next node 0x2d9 0x0000_00000000ff002d9c
2023-04-25 09:03:33.445653 INFO  BF_MC Write LAG node at addr 0x2d9 with id 255 and next node 0x2da 0x00ff_002dac00ff002d9c
2023-04-25 09:03:33.445664 INFO  BF_MC Write LAG node at addr 0x2da with id 255 and next node 0x2db 0x0000_00000000ff002dbc
2023-04-25 09:03:33.445680 INFO  BF_MC Write LAG node at addr 0x2db with id 255 and next node 0x2dc 0x00ff_002dcc00ff002dbc
2023-04-25 09:03:33.445712 INFO  BF_MC Write LAG node at addr 0x2dc with id 255 and next node 0x2dd 0x0000_00000000ff002ddc
2023-04-25 09:03:33.445721 INFO  BF_MC Write LAG node at addr 0x2dd with id 255 and next node 0x2de 0x00ff_002dec00ff002ddc
2023-04-25 09:03:33.445731 INFO  BF_MC Write LAG node at addr 0x2de with id 255 and next node 0x2df 0x0000_00000000ff002dfc
2023-04-25 09:03:33.445740 INFO  BF_MC Write LAG node at addr 0x2df with id 255 and next node 0x2e0 0x00ff_002e0c00ff002dfc
2023-04-25 09:03:33.445750 INFO  BF_MC Write LAG node at addr 0x2e0 with id 255 and next node 0x2e1 0x0000_00000000ff002e1c
2023-04-25 09:03:33.445759 INFO  BF_MC Write LAG node at addr 0x2e1 with id 255 and next node 0x2e2 0x00ff_002e2c00ff002e1c
2023-04-25 09:03:33.445769 INFO  BF_MC Write LAG node at addr 0x2e2 with id 255 and next node 0x2e3 0x0000_00000000ff002e3c
2023-04-25 09:03:33.445779 INFO  BF_MC Write LAG node at addr 0x2e3 with id 255 and next node 0x2e4 0x00ff_002e4c00ff002e3c
2023-04-25 09:03:33.445788 INFO  BF_MC Write LAG node at addr 0x2e4 with id 255 and next node 0x2e5 0x0000_00000000ff002e5c
2023-04-25 09:03:33.445797 INFO  BF_MC Write LAG node at addr 0x2e5 with id 255 and next node 0x2e6 0x00ff_002e6c00ff002e5c
2023-04-25 09:03:33.445807 INFO  BF_MC Write LAG node at addr 0x2e6 with id 255 and next node 0x2e7 0x0000_00000000ff002e7c
2023-04-25 09:03:33.445816 INFO  BF_MC Write LAG node at addr 0x2e7 with id 255 and next node 0x2e8 0x00ff_002e8c00ff002e7c
2023-04-25 09:03:33.445825 INFO  BF_MC Write LAG node at addr 0x2e8 with id 255 and next node 0x2e9 0x0000_00000000ff002e9c
2023-04-25 09:03:33.445835 INFO  BF_MC Write LAG node at addr 0x2e9 with id 255 and next node 0x2ea 0x00ff_002eac00ff002e9c
2023-04-25 09:03:33.445844 INFO  BF_MC Write LAG node at addr 0x2ea with id 255 and next node 0x2eb 0x0000_00000000ff002ebc
2023-04-25 09:03:33.445854 INFO  BF_MC Write LAG node at addr 0x2eb with id 255 and next node 0x2ec 0x00ff_002ecc00ff002ebc
2023-04-25 09:03:33.445863 INFO  BF_MC Write LAG node at addr 0x2ec with id 255 and next node 0x2ed 0x0000_00000000ff002edc
2023-04-25 09:03:33.445873 INFO  BF_MC Write LAG node at addr 0x2ed with id 255 and next node 0x2ee 0x00ff_002eec00ff002edc
2023-04-25 09:03:33.445882 INFO  BF_MC Write LAG node at addr 0x2ee with id 255 and next node 0x2ef 0x0000_00000000ff002efc
2023-04-25 09:03:33.445891 INFO  BF_MC Write LAG node at addr 0x2ef with id 255 and next node 0x2f0 0x00ff_002f0c00ff002efc
2023-04-25 09:03:33.445900 INFO  BF_MC Write LAG node at addr 0x2f0 with id 255 and next node 0x2f1 0x0000_00000000ff002f1c
2023-04-25 09:03:33.445910 INFO  BF_MC Write LAG node at addr 0x2f1 with id 255 and next node 0x2f2 0x00ff_002f2c00ff002f1c
2023-04-25 09:03:33.445919 INFO  BF_MC Write LAG node at addr 0x2f2 with id 255 and next node 0x2f3 0x0000_00000000ff002f3c
2023-04-25 09:03:33.445929 INFO  BF_MC Write LAG node at addr 0x2f3 with id 255 and next node 0x2f4 0x00ff_002f4c00ff002f3c
2023-04-25 09:03:33.445938 INFO  BF_MC Write LAG node at addr 0x2f4 with id 255 and next node 0x2f5 0x0000_00000000ff002f5c
2023-04-25 09:03:33.445947 INFO  BF_MC Write LAG node at addr 0x2f5 with id 255 and next node 0x2f6 0x00ff_002f6c00ff002f5c
2023-04-25 09:03:33.445957 INFO  BF_MC Write LAG node at addr 0x2f6 with id 255 and next node 0x2f7 0x0000_00000000ff002f7c
2023-04-25 09:03:33.445967 INFO  BF_MC Write LAG node at addr 0x2f7 with id 255 and next node 0x2f8 0x00ff_002f8c00ff002f7c
2023-04-25 09:03:33.445980 INFO  BF_MC Write LAG node at addr 0x2f8 with id 255 and next node 0x2f9 0x0000_00000000ff002f9c
2023-04-25 09:03:33.445990 INFO  BF_MC Write LAG node at addr 0x2f9 with id 255 and next node 0x2fa 0x00ff_002fac00ff002f9c
2023-04-25 09:03:33.446000 INFO  BF_MC Write LAG node at addr 0x2fa with id 255 and next node 0x2fb 0x0000_00000000ff002fbc
2023-04-25 09:03:33.446009 INFO  BF_MC Write LAG node at addr 0x2fb with id 255 and next node 0x2fc 0x00ff_002fcc00ff002fbc
2023-04-25 09:03:33.446018 INFO  BF_MC Write LAG node at addr 0x2fc with id 255 and next node 0x2fd 0x0000_00000000ff002fdc
2023-04-25 09:03:33.446032 INFO  BF_MC Write LAG node at addr 0x2fd with id 255 and next node 0x2fe 0x00ff_002fec00ff002fdc
2023-04-25 09:03:33.446043 INFO  BF_MC Write LAG node at addr 0x2fe with id 255 and next node 0x2ff 0x0000_00000000ff002ffc
2023-04-25 09:03:33.446054 INFO  BF_MC Write LAG node at addr 0x2ff with id 255 and next node 0x300 0x00ff_00300c00ff002ffc
2023-04-25 09:03:33.446063 INFO  BF_MC Write LAG node at addr 0x300 with id 255 and next node 0x301 0x0000_00000000ff00301c
2023-04-25 09:03:33.446073 INFO  BF_MC Write LAG node at addr 0x301 with id 255 and next node 0x302 0x00ff_00302c00ff00301c
2023-04-25 09:03:33.446082 INFO  BF_MC Write LAG node at addr 0x302 with id 255 and next node 0x303 0x0000_00000000ff00303c
2023-04-25 09:03:33.446091 INFO  BF_MC Write LAG node at addr 0x303 with id 255 and next node 0 0x00ff_00000c00ff00303c
2023-04-25 09:03:33.446104 INFO  BF_MC Allocated RDM addresses 0x11e0 - 0x11ff
2023-04-25 09:03:33.446116 INFO  BF_MC Write L1End node at addr 0x11e0, rid 0, l2 0x301
2023-04-25 09:03:33.446126 INFO  BF_MC Write L1End node at addr 0x11e1, rid 0, l2 0x300
2023-04-25 09:03:33.446136 INFO  BF_MC Write L1End node at addr 0x11e2, rid 0, l2 0x2ff
2023-04-25 09:03:33.446145 INFO  BF_MC Write L1End node at addr 0x11e3, rid 0, l2 0x2fe
2023-04-25 09:03:33.446154 INFO  BF_MC Write L1End node at addr 0x11e4, rid 0, l2 0x2fd
2023-04-25 09:03:33.446163 INFO  BF_MC Write L1End node at addr 0x11e5, rid 0, l2 0x2fc
2023-04-25 09:03:33.446172 INFO  BF_MC Write L1End node at addr 0x11e6, rid 0, l2 0x2fb
2023-04-25 09:03:33.446181 INFO  BF_MC Write L1End node at addr 0x11e7, rid 0, l2 0x2fa
2023-04-25 09:03:33.446190 INFO  BF_MC Write L1End node at addr 0x11e8, rid 0, l2 0x2f8
2023-04-25 09:03:33.446200 INFO  BF_MC Write L1End node at addr 0x11e9, rid 0, l2 0x2f6
2023-04-25 09:03:33.446209 INFO  BF_MC Write L1End node at addr 0x11ea, rid 0, l2 0x2f4
2023-04-25 09:03:33.446218 INFO  BF_MC Write L1End node at addr 0x11eb, rid 0, l2 0x2f2
2023-04-25 09:03:33.446227 INFO  BF_MC Write L1End node at addr 0x11ec, rid 0, l2 0x2f0
2023-04-25 09:03:33.446236 INFO  BF_MC Write L1End node at addr 0x11ed, rid 0, l2 0x2ee
2023-04-25 09:03:33.446245 INFO  BF_MC Write L1End node at addr 0x11ee, rid 0, l2 0x2ec
2023-04-25 09:03:33.446255 INFO  BF_MC Write L1End node at addr 0x11ef, rid 0, l2 0x2ea
2023-04-25 09:03:33.446264 INFO  BF_MC Write L1End node at addr 0x11f0, rid 0, l2 0x2e8
2023-04-25 09:03:33.446273 INFO  BF_MC Write L1End node at addr 0x11f1, rid 0, l2 0x2e6
2023-04-25 09:03:33.446282 INFO  BF_MC Write L1End node at addr 0x11f2, rid 0, l2 0x2e4
2023-04-25 09:03:33.446291 INFO  BF_MC Write L1End node at addr 0x11f3, rid 0, l2 0x2e0
2023-04-25 09:03:33.446300 INFO  BF_MC Write L1End node at addr 0x11f4, rid 0, l2 0x2dc
2023-04-25 09:03:33.446309 INFO  BF_MC Write L1End node at addr 0x11f5, rid 0, l2 0x2d8
2023-04-25 09:03:33.446318 INFO  BF_MC Write L1End node at addr 0x11f6, rid 0, l2 0x2d4
2023-04-25 09:03:33.446327 INFO  BF_MC Write L1End node at addr 0x11f7, rid 0, l2 0x2cc
2023-04-25 09:03:33.446336 INFO  BF_MC Write L1End node at addr 0x11f8, rid 0, l2 0x2c4
2023-04-25 09:03:33.446345 INFO  BF_MC Write L1End node at addr 0x11f9, rid 0, l2 0x2bc
2023-04-25 09:03:33.446354 INFO  BF_MC Write L1End node at addr 0x11fa, rid 0, l2 0x2a0
2023-04-25 09:03:33.446363 INFO  BF_MC Write L1End node at addr 0x11fb, rid 0, l2 0x287
2023-04-25 09:03:33.446377 INFO  BF_MC Write L1End node at addr 0x11fc, rid 0, l2 0x26e
2023-04-25 09:03:33.446391 INFO  BF_MC Write L1End node at addr 0x11fd, rid 0, l2 0x255
2023-04-25 09:03:33.446402 INFO  BF_MC Write L1End node at addr 0x11fe, rid 0, l2 0x23c
2023-04-25 09:03:33.446411 INFO  BF_MC Write L1End node at addr 0x11ff, rid 0, l2 0x200
2023-04-25 09:03:33.446422 INFO  BF_MC Allocated RDM addresses 0x2000 - 0x2103
2023-04-25 09:03:33.446432 INFO  BF_MC Write LAG node at addr 0x2000 with id 255 and next node 0x2001 0x0000_00000000ff02001c
2023-04-25 09:03:33.446441 INFO  BF_MC Write LAG node at addr 0x2001 with id 255 and next node 0x2002 0x00ff_02002c00ff02001c
2023-04-25 09:03:33.446468 INFO  BF_MC Write LAG node at addr 0x2002 with id 255 and next node 0x2003 0x0000_00000000ff02003c
2023-04-25 09:03:33.446478 INFO  BF_MC Write LAG node at addr 0x2003 with id 255 and next node 0x2004 0x00ff_02004c00ff02003c
2023-04-25 09:03:33.446488 INFO  BF_MC Write LAG node at addr 0x2004 with id 255 and next node 0x2005 0x0000_00000000ff02005c
2023-04-25 09:03:33.446497 INFO  BF_MC Write LAG node at addr 0x2005 with id 255 and next node 0x2006 0x00ff_02006c00ff02005c
2023-04-25 09:03:33.446507 INFO  BF_MC Write LAG node at addr 0x2006 with id 255 and next node 0x2007 0x0000_00000000ff02007c
2023-04-25 09:03:33.446517 INFO  BF_MC Write LAG node at addr 0x2007 with id 255 and next node 0x2008 0x00ff_02008c00ff02007c
2023-04-25 09:03:33.446527 INFO  BF_MC Write LAG node at addr 0x2008 with id 255 and next node 0x2009 0x0000_00000000ff02009c
2023-04-25 09:03:33.446537 INFO  BF_MC Write LAG node at addr 0x2009 with id 255 and next node 0x200a 0x00ff_0200ac00ff02009c
2023-04-25 09:03:33.446547 INFO  BF_MC Write LAG node at addr 0x200a with id 255 and next node 0x200b 0x0000_00000000ff0200bc
2023-04-25 09:03:33.446558 INFO  BF_MC Write LAG node at addr 0x200b with id 255 and next node 0x200c 0x00ff_0200cc00ff0200bc
2023-04-25 09:03:33.446568 INFO  BF_MC Write LAG node at addr 0x200c with id 255 and next node 0x200d 0x0000_00000000ff0200dc
2023-04-25 09:03:33.446579 INFO  BF_MC Write LAG node at addr 0x200d with id 255 and next node 0x200e 0x00ff_0200ec00ff0200dc
2023-04-25 09:03:33.446588 INFO  BF_MC Write LAG node at addr 0x200e with id 255 and next node 0x200f 0x0000_00000000ff0200fc
2023-04-25 09:03:33.446598 INFO  BF_MC Write LAG node at addr 0x200f with id 255 and next node 0x2010 0x00ff_02010c00ff0200fc
2023-04-25 09:03:33.446608 INFO  BF_MC Write LAG node at addr 0x2010 with id 255 and next node 0x2011 0x0000_00000000ff02011c
2023-04-25 09:03:33.446619 INFO  BF_MC Write LAG node at addr 0x2011 with id 255 and next node 0x2012 0x00ff_02012c00ff02011c
2023-04-25 09:03:33.446628 INFO  BF_MC Write LAG node at addr 0x2012 with id 255 and next node 0x2013 0x0000_00000000ff02013c
2023-04-25 09:03:33.446638 INFO  BF_MC Write LAG node at addr 0x2013 with id 255 and next node 0x2014 0x00ff_02014c00ff02013c
2023-04-25 09:03:33.446648 INFO  BF_MC Write LAG node at addr 0x2014 with id 255 and next node 0x2015 0x0000_00000000ff02015c
2023-04-25 09:03:33.446659 INFO  BF_MC Write LAG node at addr 0x2015 with id 255 and next node 0x2016 0x00ff_02016c00ff02015c
2023-04-25 09:03:33.446668 INFO  BF_MC Write LAG node at addr 0x2016 with id 255 and next node 0x2017 0x0000_00000000ff02017c
2023-04-25 09:03:33.446678 INFO  BF_MC Write LAG node at addr 0x2017 with id 255 and next node 0x2018 0x00ff_02018c00ff02017c
2023-04-25 09:03:33.446688 INFO  BF_MC Write LAG node at addr 0x2018 with id 255 and next node 0x2019 0x0000_00000000ff02019c
2023-04-25 09:03:33.446698 INFO  BF_MC Write LAG node at addr 0x2019 with id 255 and next node 0x201a 0x00ff_0201ac00ff02019c
2023-04-25 09:03:33.446707 INFO  BF_MC Write LAG node at addr 0x201a with id 255 and next node 0x201b 0x0000_00000000ff0201bc
2023-04-25 09:03:33.446717 INFO  BF_MC Write LAG node at addr 0x201b with id 255 and next node 0x201c 0x00ff_0201cc00ff0201bc
2023-04-25 09:03:33.446727 INFO  BF_MC Write LAG node at addr 0x201c with id 255 and next node 0x201d 0x0000_00000000ff0201dc
2023-04-25 09:03:33.446737 INFO  BF_MC Write LAG node at addr 0x201d with id 255 and next node 0x201e 0x00ff_0201ec00ff0201dc
2023-04-25 09:03:33.446758 INFO  BF_MC Write LAG node at addr 0x201e with id 255 and next node 0x201f 0x0000_00000000ff0201fc
2023-04-25 09:03:33.446769 INFO  BF_MC Write LAG node at addr 0x201f with id 255 and next node 0x2020 0x00ff_02020c00ff0201fc
2023-04-25 09:03:33.446778 INFO  BF_MC Write LAG node at addr 0x2020 with id 255 and next node 0x2021 0x0000_00000000ff02021c
2023-04-25 09:03:33.446788 INFO  BF_MC Write LAG node at addr 0x2021 with id 255 and next node 0x2022 0x00ff_02022c00ff02021c
2023-04-25 09:03:33.446799 INFO  BF_MC Write LAG node at addr 0x2022 with id 255 and next node 0x2023 0x0000_00000000ff02023c
2023-04-25 09:03:33.446830 INFO  BF_MC Write LAG node at addr 0x2023 with id 255 and next node 0x2024 0x00ff_02024c00ff02023c
2023-04-25 09:03:33.446839 INFO  BF_MC Write LAG node at addr 0x2024 with id 255 and next node 0x2025 0x0000_00000000ff02025c
2023-04-25 09:03:33.446849 INFO  BF_MC Write LAG node at addr 0x2025 with id 255 and next node 0x2026 0x00ff_02026c00ff02025c
2023-04-25 09:03:33.446859 INFO  BF_MC Write LAG node at addr 0x2026 with id 255 and next node 0x2027 0x0000_00000000ff02027c
2023-04-25 09:03:33.446868 INFO  BF_MC Write LAG node at addr 0x2027 with id 255 and next node 0x2028 0x00ff_02028c00ff02027c
2023-04-25 09:03:33.446878 INFO  BF_MC Write LAG node at addr 0x2028 with id 255 and next node 0x2029 0x0000_00000000ff02029c
2023-04-25 09:03:33.446888 INFO  BF_MC Write LAG node at addr 0x2029 with id 255 and next node 0x202a 0x00ff_0202ac00ff02029c
2023-04-25 09:03:33.446897 INFO  BF_MC Write LAG node at addr 0x202a with id 255 and next node 0x202b 0x0000_00000000ff0202bc
2023-04-25 09:03:33.446907 INFO  BF_MC Write LAG node at addr 0x202b with id 255 and next node 0x202c 0x00ff_0202cc00ff0202bc
2023-04-25 09:03:33.446916 INFO  BF_MC Write LAG node at addr 0x202c with id 255 and next node 0x202d 0x0000_00000000ff0202dc
2023-04-25 09:03:33.446926 INFO  BF_MC Write LAG node at addr 0x202d with id 255 and next node 0x202e 0x00ff_0202ec00ff0202dc
2023-04-25 09:03:33.446936 INFO  BF_MC Write LAG node at addr 0x202e with id 255 and next node 0x202f 0x0000_00000000ff0202fc
2023-04-25 09:03:33.446945 INFO  BF_MC Write LAG node at addr 0x202f with id 255 and next node 0x2030 0x00ff_02030c00ff0202fc
2023-04-25 09:03:33.446955 INFO  BF_MC Write LAG node at addr 0x2030 with id 255 and next node 0x2031 0x0000_00000000ff02031c
2023-04-25 09:03:33.446964 INFO  BF_MC Write LAG node at addr 0x2031 with id 255 and next node 0x2032 0x00ff_02032c00ff02031c
2023-04-25 09:03:33.446974 INFO  BF_MC Write LAG node at addr 0x2032 with id 255 and next node 0x2033 0x0000_00000000ff02033c
2023-04-25 09:03:33.446983 INFO  BF_MC Write LAG node at addr 0x2033 with id 255 and next node 0x2034 0x00ff_02034c00ff02033c
2023-04-25 09:03:33.446993 INFO  BF_MC Write LAG node at addr 0x2034 with id 255 and next node 0x2035 0x0000_00000000ff02035c
2023-04-25 09:03:33.447003 INFO  BF_MC Write LAG node at addr 0x2035 with id 255 and next node 0x2036 0x00ff_02036c00ff02035c
2023-04-25 09:03:33.447013 INFO  BF_MC Write LAG node at addr 0x2036 with id 255 and next node 0x2037 0x0000_00000000ff02037c
2023-04-25 09:03:33.447023 INFO  BF_MC Write LAG node at addr 0x2037 with id 255 and next node 0x2038 0x00ff_02038c00ff02037c
2023-04-25 09:03:33.447032 INFO  BF_MC Write LAG node at addr 0x2038 with id 255 and next node 0x2039 0x0000_00000000ff02039c
2023-04-25 09:03:33.447041 INFO  BF_MC Write LAG node at addr 0x2039 with id 255 and next node 0x203a 0x00ff_0203ac00ff02039c
2023-04-25 09:03:33.447051 INFO  BF_MC Write LAG node at addr 0x203a with id 255 and next node 0x203b 0x0000_00000000ff0203bc
2023-04-25 09:03:33.447060 INFO  BF_MC Write LAG node at addr 0x203b with id 255 and next node 0x203c 0x00ff_0203cc00ff0203bc
2023-04-25 09:03:33.447070 INFO  BF_MC Write LAG node at addr 0x203c with id 255 and next node 0x203d 0x0000_00000000ff0203dc
2023-04-25 09:03:33.447079 INFO  BF_MC Write LAG node at addr 0x203d with id 255 and next node 0x203e 0x00ff_0203ec00ff0203dc
2023-04-25 09:03:33.447093 INFO  BF_MC Write LAG node at addr 0x203e with id 255 and next node 0x203f 0x0000_00000000ff0203fc
2023-04-25 09:03:33.447105 INFO  BF_MC Write LAG node at addr 0x203f with id 255 and next node 0x2040 0x00ff_02040c00ff0203fc
2023-04-25 09:03:33.447118 INFO  BF_MC Write LAG node at addr 0x2040 with id 255 and next node 0x2041 0x0000_00000000ff02041c
2023-04-25 09:03:33.447129 INFO  BF_MC Write LAG node at addr 0x2041 with id 255 and next node 0x2042 0x00ff_02042c00ff02041c
2023-04-25 09:03:33.447138 INFO  BF_MC Write LAG node at addr 0x2042 with id 255 and next node 0x2043 0x0000_00000000ff02043c
2023-04-25 09:03:33.447148 INFO  BF_MC Write LAG node at addr 0x2043 with id 255 and next node 0x2044 0x00ff_02044c00ff02043c
2023-04-25 09:03:33.447157 INFO  BF_MC Write LAG node at addr 0x2044 with id 255 and next node 0x2045 0x0000_00000000ff02045c
2023-04-25 09:03:33.447166 INFO  BF_MC Write LAG node at addr 0x2045 with id 255 and next node 0x2046 0x00ff_02046c00ff02045c
2023-04-25 09:03:33.447176 INFO  BF_MC Write LAG node at addr 0x2046 with id 255 and next node 0x2047 0x0000_00000000ff02047c
2023-04-25 09:03:33.447185 INFO  BF_MC Write LAG node at addr 0x2047 with id 255 and next node 0x2048 0x00ff_02048c00ff02047c
2023-04-25 09:03:33.447195 INFO  BF_MC Write LAG node at addr 0x2048 with id 255 and next node 0x2049 0x0000_00000000ff02049c
2023-04-25 09:03:33.447204 INFO  BF_MC Write LAG node at addr 0x2049 with id 255 and next node 0x204a 0x00ff_0204ac00ff02049c
2023-04-25 09:03:33.447213 INFO  BF_MC Write LAG node at addr 0x204a with id 255 and next node 0x204b 0x0000_00000000ff0204bc
2023-04-25 09:03:33.447222 INFO  BF_MC Write LAG node at addr 0x204b with id 255 and next node 0x204c 0x00ff_0204cc00ff0204bc
2023-04-25 09:03:33.447232 INFO  BF_MC Write LAG node at addr 0x204c with id 255 and next node 0x204d 0x0000_00000000ff0204dc
2023-04-25 09:03:33.447241 INFO  BF_MC Write LAG node at addr 0x204d with id 255 and next node 0x204e 0x00ff_0204ec00ff0204dc
2023-04-25 09:03:33.447251 INFO  BF_MC Write LAG node at addr 0x204e with id 255 and next node 0x204f 0x0000_00000000ff0204fc
2023-04-25 09:03:33.447260 INFO  BF_MC Write LAG node at addr 0x204f with id 255 and next node 0x2050 0x00ff_02050c00ff0204fc
2023-04-25 09:03:33.447269 INFO  BF_MC Write LAG node at addr 0x2050 with id 255 and next node 0x2051 0x0000_00000000ff02051c
2023-04-25 09:03:33.447279 INFO  BF_MC Write LAG node at addr 0x2051 with id 255 and next node 0x2052 0x00ff_02052c00ff02051c
2023-04-25 09:03:33.447289 INFO  BF_MC Write LAG node at addr 0x2052 with id 255 and next node 0x2053 0x0000_00000000ff02053c
2023-04-25 09:03:33.447298 INFO  BF_MC Write LAG node at addr 0x2053 with id 255 and next node 0x2054 0x00ff_02054c00ff02053c
2023-04-25 09:03:33.447307 INFO  BF_MC Write LAG node at addr 0x2054 with id 255 and next node 0x2055 0x0000_00000000ff02055c
2023-04-25 09:03:33.447317 INFO  BF_MC Write LAG node at addr 0x2055 with id 255 and next node 0x2056 0x00ff_02056c00ff02055c
2023-04-25 09:03:33.447327 INFO  BF_MC Write LAG node at addr 0x2056 with id 255 and next node 0x2057 0x0000_00000000ff02057c
2023-04-25 09:03:33.447336 INFO  BF_MC Write LAG node at addr 0x2057 with id 255 and next node 0x2058 0x00ff_02058c00ff02057c
2023-04-25 09:03:33.447346 INFO  BF_MC Write LAG node at addr 0x2058 with id 255 and next node 0x2059 0x0000_00000000ff02059c
2023-04-25 09:03:33.447355 INFO  BF_MC Write LAG node at addr 0x2059 with id 255 and next node 0x205a 0x00ff_0205ac00ff02059c
2023-04-25 09:03:33.447364 INFO  BF_MC Write LAG node at addr 0x205a with id 255 and next node 0x205b 0x0000_00000000ff0205bc
2023-04-25 09:03:33.447374 INFO  BF_MC Write LAG node at addr 0x205b with id 255 and next node 0x205c 0x00ff_0205cc00ff0205bc
2023-04-25 09:03:33.447383 INFO  BF_MC Write LAG node at addr 0x205c with id 255 and next node 0x205d 0x0000_00000000ff0205dc
2023-04-25 09:03:33.447392 INFO  BF_MC Write LAG node at addr 0x205d with id 255 and next node 0x205e 0x00ff_0205ec00ff0205dc
2023-04-25 09:03:33.447401 INFO  BF_MC Write LAG node at addr 0x205e with id 255 and next node 0x205f 0x0000_00000000ff0205fc
2023-04-25 09:03:33.447418 INFO  BF_MC Write LAG node at addr 0x205f with id 255 and next node 0x2060 0x00ff_02060c00ff0205fc
2023-04-25 09:03:33.447427 INFO  BF_MC Write LAG node at addr 0x2060 with id 255 and next node 0x2061 0x0000_00000000ff02061c
2023-04-25 09:03:33.447437 INFO  BF_MC Write LAG node at addr 0x2061 with id 255 and next node 0x2062 0x00ff_02062c00ff02061c
2023-04-25 09:03:33.447446 INFO  BF_MC Write LAG node at addr 0x2062 with id 255 and next node 0x2063 0x0000_00000000ff02063c
2023-04-25 09:03:33.447457 INFO  BF_MC Write LAG node at addr 0x2063 with id 255 and next node 0x2064 0x00ff_02064c00ff02063c
2023-04-25 09:03:33.447472 INFO  BF_MC Write LAG node at addr 0x2064 with id 255 and next node 0x2065 0x0000_00000000ff02065c
2023-04-25 09:03:33.447481 INFO  BF_MC Write LAG node at addr 0x2065 with id 255 and next node 0x2066 0x00ff_02066c00ff02065c
2023-04-25 09:03:33.447491 INFO  BF_MC Write LAG node at addr 0x2066 with id 255 and next node 0x2067 0x0000_00000000ff02067c
2023-04-25 09:03:33.447501 INFO  BF_MC Write LAG node at addr 0x2067 with id 255 and next node 0x2068 0x00ff_02068c00ff02067c
2023-04-25 09:03:33.447510 INFO  BF_MC Write LAG node at addr 0x2068 with id 255 and next node 0x2069 0x0000_00000000ff02069c
2023-04-25 09:03:33.447520 INFO  BF_MC Write LAG node at addr 0x2069 with id 255 and next node 0x206a 0x00ff_0206ac00ff02069c
2023-04-25 09:03:33.447529 INFO  BF_MC Write LAG node at addr 0x206a with id 255 and next node 0x206b 0x0000_00000000ff0206bc
2023-04-25 09:03:33.447539 INFO  BF_MC Write LAG node at addr 0x206b with id 255 and next node 0x206c 0x00ff_0206cc00ff0206bc
2023-04-25 09:03:33.447548 INFO  BF_MC Write LAG node at addr 0x206c with id 255 and next node 0x206d 0x0000_00000000ff0206dc
2023-04-25 09:03:33.447557 INFO  BF_MC Write LAG node at addr 0x206d with id 255 and next node 0x206e 0x00ff_0206ec00ff0206dc
2023-04-25 09:03:33.447567 INFO  BF_MC Write LAG node at addr 0x206e with id 255 and next node 0x206f 0x0000_00000000ff0206fc
2023-04-25 09:03:33.447594 INFO  BF_MC Write LAG node at addr 0x206f with id 255 and next node 0x2070 0x00ff_02070c00ff0206fc
2023-04-25 09:03:33.447604 INFO  BF_MC Write LAG node at addr 0x2070 with id 255 and next node 0x2071 0x0000_00000000ff02071c
2023-04-25 09:03:33.447613 INFO  BF_MC Write LAG node at addr 0x2071 with id 255 and next node 0x2072 0x00ff_02072c00ff02071c
2023-04-25 09:03:33.447624 INFO  BF_MC Write LAG node at addr 0x2072 with id 255 and next node 0x2073 0x0000_00000000ff02073c
2023-04-25 09:03:33.447634 INFO  BF_MC Write LAG node at addr 0x2073 with id 255 and next node 0x2074 0x00ff_02074c00ff02073c
2023-04-25 09:03:33.447643 INFO  BF_MC Write LAG node at addr 0x2074 with id 255 and next node 0x2075 0x0000_00000000ff02075c
2023-04-25 09:03:33.447654 INFO  BF_MC Write LAG node at addr 0x2075 with id 255 and next node 0x2076 0x00ff_02076c00ff02075c
2023-04-25 09:03:33.447663 INFO  BF_MC Write LAG node at addr 0x2076 with id 255 and next node 0x2077 0x0000_00000000ff02077c
2023-04-25 09:03:33.447673 INFO  BF_MC Write LAG node at addr 0x2077 with id 255 and next node 0x2078 0x00ff_02078c00ff02077c
2023-04-25 09:03:33.447683 INFO  BF_MC Write LAG node at addr 0x2078 with id 255 and next node 0x2079 0x0000_00000000ff02079c
2023-04-25 09:03:33.447693 INFO  BF_MC Write LAG node at addr 0x2079 with id 255 and next node 0x207a 0x00ff_0207ac00ff02079c
2023-04-25 09:03:33.447703 INFO  BF_MC Write LAG node at addr 0x207a with id 255 and next node 0x207b 0x0000_00000000ff0207bc
2023-04-25 09:03:33.447713 INFO  BF_MC Write LAG node at addr 0x207b with id 255 and next node 0x207c 0x00ff_0207cc00ff0207bc
2023-04-25 09:03:33.447723 INFO  BF_MC Write LAG node at addr 0x207c with id 255 and next node 0x207d 0x0000_00000000ff0207dc
2023-04-25 09:03:33.447733 INFO  BF_MC Write LAG node at addr 0x207d with id 255 and next node 0x207e 0x00ff_0207ec00ff0207dc
2023-04-25 09:03:33.447743 INFO  BF_MC Write LAG node at addr 0x207e with id 255 and next node 0x207f 0x0000_00000000ff0207fc
2023-04-25 09:03:33.447757 INFO  BF_MC Write LAG node at addr 0x207f with id 255 and next node 0x2080 0x00ff_02080c00ff0207fc
2023-04-25 09:03:33.447767 INFO  BF_MC Write LAG node at addr 0x2080 with id 255 and next node 0x2081 0x0000_00000000ff02081c
2023-04-25 09:03:33.447776 INFO  BF_MC Write LAG node at addr 0x2081 with id 255 and next node 0x2082 0x00ff_02082c00ff02081c
2023-04-25 09:03:33.447786 INFO  BF_MC Write LAG node at addr 0x2082 with id 255 and next node 0x2083 0x0000_00000000ff02083c
2023-04-25 09:03:33.447796 INFO  BF_MC Write LAG node at addr 0x2083 with id 255 and next node 0x2084 0x00ff_02084c00ff02083c
2023-04-25 09:03:33.447806 INFO  BF_MC Write LAG node at addr 0x2084 with id 255 and next node 0x2085 0x0000_00000000ff02085c
2023-04-25 09:03:33.447817 INFO  BF_MC Write LAG node at addr 0x2085 with id 255 and next node 0x2086 0x00ff_02086c00ff02085c
2023-04-25 09:03:33.447832 INFO  BF_MC Write LAG node at addr 0x2086 with id 255 and next node 0x2087 0x0000_00000000ff02087c
2023-04-25 09:03:33.447842 INFO  BF_MC Write LAG node at addr 0x2087 with id 255 and next node 0x2088 0x00ff_02088c00ff02087c
2023-04-25 09:03:33.447852 INFO  BF_MC Write LAG node at addr 0x2088 with id 255 and next node 0x2089 0x0000_00000000ff02089c
2023-04-25 09:03:33.447862 INFO  BF_MC Write LAG node at addr 0x2089 with id 255 and next node 0x208a 0x00ff_0208ac00ff02089c
2023-04-25 09:03:33.447872 INFO  BF_MC Write LAG node at addr 0x208a with id 255 and next node 0x208b 0x0000_00000000ff0208bc
2023-04-25 09:03:33.447882 INFO  BF_MC Write LAG node at addr 0x208b with id 255 and next node 0x208c 0x00ff_0208cc00ff0208bc
2023-04-25 09:03:33.447892 INFO  BF_MC Write LAG node at addr 0x208c with id 255 and next node 0x208d 0x0000_00000000ff0208dc
2023-04-25 09:03:33.447902 INFO  BF_MC Write LAG node at addr 0x208d with id 255 and next node 0x208e 0x00ff_0208ec00ff0208dc
2023-04-25 09:03:33.447912 INFO  BF_MC Write LAG node at addr 0x208e with id 255 and next node 0x208f 0x0000_00000000ff0208fc
2023-04-25 09:03:33.447937 INFO  BF_MC Write LAG node at addr 0x208f with id 255 and next node 0x2090 0x00ff_02090c00ff0208fc
2023-04-25 09:03:33.447947 INFO  BF_MC Write LAG node at addr 0x2090 with id 255 and next node 0x2091 0x0000_00000000ff02091c
2023-04-25 09:03:33.447956 INFO  BF_MC Write LAG node at addr 0x2091 with id 255 and next node 0x2092 0x00ff_02092c00ff02091c
2023-04-25 09:03:33.447965 INFO  BF_MC Write LAG node at addr 0x2092 with id 255 and next node 0x2093 0x0000_00000000ff02093c
2023-04-25 09:03:33.447974 INFO  BF_MC Write LAG node at addr 0x2093 with id 255 and next node 0x2094 0x00ff_02094c00ff02093c
2023-04-25 09:03:33.447983 INFO  BF_MC Write LAG node at addr 0x2094 with id 255 and next node 0x2095 0x0000_00000000ff02095c
2023-04-25 09:03:33.447993 INFO  BF_MC Write LAG node at addr 0x2095 with id 255 and next node 0x2096 0x00ff_02096c00ff02095c
2023-04-25 09:03:33.448003 INFO  BF_MC Write LAG node at addr 0x2096 with id 255 and next node 0x2097 0x0000_00000000ff02097c
2023-04-25 09:03:33.448012 INFO  BF_MC Write LAG node at addr 0x2097 with id 255 and next node 0x2098 0x00ff_02098c00ff02097c
2023-04-25 09:03:33.448022 INFO  BF_MC Write LAG node at addr 0x2098 with id 255 and next node 0x2099 0x0000_00000000ff02099c
2023-04-25 09:03:33.448031 INFO  BF_MC Write LAG node at addr 0x2099 with id 255 and next node 0x209a 0x00ff_0209ac00ff02099c
2023-04-25 09:03:33.448041 INFO  BF_MC Write LAG node at addr 0x209a with id 255 and next node 0x209b 0x0000_00000000ff0209bc
2023-04-25 09:03:33.448050 INFO  BF_MC Write LAG node at addr 0x209b with id 255 and next node 0x209c 0x00ff_0209cc00ff0209bc
2023-04-25 09:03:33.448059 INFO  BF_MC Write LAG node at addr 0x209c with id 255 and next node 0x209d 0x0000_00000000ff0209dc
2023-04-25 09:03:33.448069 INFO  BF_MC Write LAG node at addr 0x209d with id 255 and next node 0x209e 0x00ff_0209ec00ff0209dc
2023-04-25 09:03:33.448078 INFO  BF_MC Write LAG node at addr 0x209e with id 255 and next node 0x209f 0x0000_00000000ff0209fc
2023-04-25 09:03:33.448088 INFO  BF_MC Write LAG node at addr 0x209f with id 255 and next node 0x20a0 0x00ff_020a0c00ff0209fc
2023-04-25 09:03:33.448102 INFO  BF_MC Write LAG node at addr 0x20a0 with id 255 and next node 0x20a1 0x0000_00000000ff020a1c
2023-04-25 09:03:33.448111 INFO  BF_MC Write LAG node at addr 0x20a1 with id 255 and next node 0x20a2 0x00ff_020a2c00ff020a1c
2023-04-25 09:03:33.448121 INFO  BF_MC Write LAG node at addr 0x20a2 with id 255 and next node 0x20a3 0x0000_00000000ff020a3c
2023-04-25 09:03:33.448130 INFO  BF_MC Write LAG node at addr 0x20a3 with id 255 and next node 0x20a4 0x00ff_020a4c00ff020a3c
2023-04-25 09:03:33.448139 INFO  BF_MC Write LAG node at addr 0x20a4 with id 255 and next node 0x20a5 0x0000_00000000ff020a5c
2023-04-25 09:03:33.448149 INFO  BF_MC Write LAG node at addr 0x20a5 with id 255 and next node 0x20a6 0x00ff_020a6c00ff020a5c
2023-04-25 09:03:33.448158 INFO  BF_MC Write LAG node at addr 0x20a6 with id 255 and next node 0x20a7 0x0000_00000000ff020a7c
2023-04-25 09:03:33.448168 INFO  BF_MC Write LAG node at addr 0x20a7 with id 255 and next node 0x20a8 0x00ff_020a8c00ff020a7c
2023-04-25 09:03:33.448180 INFO  BF_MC Write LAG node at addr 0x20a8 with id 255 and next node 0x20a9 0x0000_00000000ff020a9c
2023-04-25 09:03:33.448193 INFO  BF_MC Write LAG node at addr 0x20a9 with id 255 and next node 0x20aa 0x00ff_020aac00ff020a9c
2023-04-25 09:03:33.448203 INFO  BF_MC Write LAG node at addr 0x20aa with id 255 and next node 0x20ab 0x0000_00000000ff020abc
2023-04-25 09:03:33.448212 INFO  BF_MC Write LAG node at addr 0x20ab with id 255 and next node 0x20ac 0x00ff_020acc00ff020abc
2023-04-25 09:03:33.448221 INFO  BF_MC Write LAG node at addr 0x20ac with id 255 and next node 0x20ad 0x0000_00000000ff020adc
2023-04-25 09:03:33.448230 INFO  BF_MC Write LAG node at addr 0x20ad with id 255 and next node 0x20ae 0x00ff_020aec00ff020adc
2023-04-25 09:03:33.448240 INFO  BF_MC Write LAG node at addr 0x20ae with id 255 and next node 0x20af 0x0000_00000000ff020afc
2023-04-25 09:03:33.448249 INFO  BF_MC Write LAG node at addr 0x20af with id 255 and next node 0x20b0 0x00ff_020b0c00ff020afc
2023-04-25 09:03:33.448258 INFO  BF_MC Write LAG node at addr 0x20b0 with id 255 and next node 0x20b1 0x0000_00000000ff020b1c
2023-04-25 09:03:33.448268 INFO  BF_MC Write LAG node at addr 0x20b1 with id 255 and next node 0x20b2 0x00ff_020b2c00ff020b1c
2023-04-25 09:03:33.448277 INFO  BF_MC Write LAG node at addr 0x20b2 with id 255 and next node 0x20b3 0x0000_00000000ff020b3c
2023-04-25 09:03:33.448287 INFO  BF_MC Write LAG node at addr 0x20b3 with id 255 and next node 0x20b4 0x00ff_020b4c00ff020b3c
2023-04-25 09:03:33.448297 INFO  BF_MC Write LAG node at addr 0x20b4 with id 255 and next node 0x20b5 0x0000_00000000ff020b5c
2023-04-25 09:03:33.448306 INFO  BF_MC Write LAG node at addr 0x20b5 with id 255 and next node 0x20b6 0x00ff_020b6c00ff020b5c
2023-04-25 09:03:33.448315 INFO  BF_MC Write LAG node at addr 0x20b6 with id 255 and next node 0x20b7 0x0000_00000000ff020b7c
2023-04-25 09:03:33.448325 INFO  BF_MC Write LAG node at addr 0x20b7 with id 255 and next node 0x20b8 0x00ff_020b8c00ff020b7c
2023-04-25 09:03:33.448334 INFO  BF_MC Write LAG node at addr 0x20b8 with id 255 and next node 0x20b9 0x0000_00000000ff020b9c
2023-04-25 09:03:33.448343 INFO  BF_MC Write LAG node at addr 0x20b9 with id 255 and next node 0x20ba 0x00ff_020bac00ff020b9c
2023-04-25 09:03:33.448352 INFO  BF_MC Write LAG node at addr 0x20ba with id 255 and next node 0x20bb 0x0000_00000000ff020bbc
2023-04-25 09:03:33.448362 INFO  BF_MC Write LAG node at addr 0x20bb with id 255 and next node 0x20bc 0x00ff_020bcc00ff020bbc
2023-04-25 09:03:33.448371 INFO  BF_MC Write LAG node at addr 0x20bc with id 255 and next node 0x20bd 0x0000_00000000ff020bdc
2023-04-25 09:03:33.448381 INFO  BF_MC Write LAG node at addr 0x20bd with id 255 and next node 0x20be 0x00ff_020bec00ff020bdc
2023-04-25 09:03:33.448417 INFO  BF_MC Write LAG node at addr 0x20be with id 255 and next node 0x20bf 0x0000_00000000ff020bfc
2023-04-25 09:03:33.448428 INFO  BF_MC Write LAG node at addr 0x20bf with id 255 and next node 0x20c0 0x00ff_020c0c00ff020bfc
2023-04-25 09:03:33.448444 INFO  BF_MC Write LAG node at addr 0x20c0 with id 255 and next node 0x20c1 0x0000_00000000ff020c1c
2023-04-25 09:03:33.448454 INFO  BF_MC Write LAG node at addr 0x20c1 with id 255 and next node 0x20c2 0x00ff_020c2c00ff020c1c
2023-04-25 09:03:33.448464 INFO  BF_MC Write LAG node at addr 0x20c2 with id 255 and next node 0x20c3 0x0000_00000000ff020c3c
2023-04-25 09:03:33.448473 INFO  BF_MC Write LAG node at addr 0x20c3 with id 255 and next node 0x20c4 0x00ff_020c4c00ff020c3c
2023-04-25 09:03:33.448483 INFO  BF_MC Write LAG node at addr 0x20c4 with id 255 and next node 0x20c5 0x0000_00000000ff020c5c
2023-04-25 09:03:33.448493 INFO  BF_MC Write LAG node at addr 0x20c5 with id 255 and next node 0x20c6 0x00ff_020c6c00ff020c5c
2023-04-25 09:03:33.448503 INFO  BF_MC Write LAG node at addr 0x20c6 with id 255 and next node 0x20c7 0x0000_00000000ff020c7c
2023-04-25 09:03:33.448513 INFO  BF_MC Write LAG node at addr 0x20c7 with id 255 and next node 0x20c8 0x00ff_020c8c00ff020c7c
2023-04-25 09:03:33.448523 INFO  BF_MC Write LAG node at addr 0x20c8 with id 255 and next node 0x20c9 0x0000_00000000ff020c9c
2023-04-25 09:03:33.448534 INFO  BF_MC Write LAG node at addr 0x20c9 with id 255 and next node 0x20ca 0x00ff_020cac00ff020c9c
2023-04-25 09:03:33.448550 INFO  BF_MC Write LAG node at addr 0x20ca with id 255 and next node 0x20cb 0x0000_00000000ff020cbc
2023-04-25 09:03:33.448560 INFO  BF_MC Write LAG node at addr 0x20cb with id 255 and next node 0x20cc 0x00ff_020ccc00ff020cbc
2023-04-25 09:03:33.448570 INFO  BF_MC Write LAG node at addr 0x20cc with id 255 and next node 0x20cd 0x0000_00000000ff020cdc
2023-04-25 09:03:33.448581 INFO  BF_MC Write LAG node at addr 0x20cd with id 255 and next node 0x20ce 0x00ff_020cec00ff020cdc
2023-04-25 09:03:33.448590 INFO  BF_MC Write LAG node at addr 0x20ce with id 255 and next node 0x20cf 0x0000_00000000ff020cfc
2023-04-25 09:03:33.448601 INFO  BF_MC Write LAG node at addr 0x20cf with id 255 and next node 0x20d0 0x00ff_020d0c00ff020cfc
2023-04-25 09:03:33.448611 INFO  BF_MC Write LAG node at addr 0x20d0 with id 255 and next node 0x20d1 0x0000_00000000ff020d1c
2023-04-25 09:03:33.448621 INFO  BF_MC Write LAG node at addr 0x20d1 with id 255 and next node 0x20d2 0x00ff_020d2c00ff020d1c
2023-04-25 09:03:33.448631 INFO  BF_MC Write LAG node at addr 0x20d2 with id 255 and next node 0x20d3 0x0000_00000000ff020d3c
2023-04-25 09:03:33.448641 INFO  BF_MC Write LAG node at addr 0x20d3 with id 255 and next node 0x20d4 0x00ff_020d4c00ff020d3c
2023-04-25 09:03:33.448651 INFO  BF_MC Write LAG node at addr 0x20d4 with id 255 and next node 0x20d5 0x0000_00000000ff020d5c
2023-04-25 09:03:33.448661 INFO  BF_MC Write LAG node at addr 0x20d5 with id 255 and next node 0x20d6 0x00ff_020d6c00ff020d5c
2023-04-25 09:03:33.448671 INFO  BF_MC Write LAG node at addr 0x20d6 with id 255 and next node 0x20d7 0x0000_00000000ff020d7c
2023-04-25 09:03:33.448682 INFO  BF_MC Write LAG node at addr 0x20d7 with id 255 and next node 0x20d8 0x00ff_020d8c00ff020d7c
2023-04-25 09:03:33.448691 INFO  BF_MC Write LAG node at addr 0x20d8 with id 255 and next node 0x20d9 0x0000_00000000ff020d9c
2023-04-25 09:03:33.448702 INFO  BF_MC Write LAG node at addr 0x20d9 with id 255 and next node 0x20da 0x00ff_020dac00ff020d9c
2023-04-25 09:03:33.448712 INFO  BF_MC Write LAG node at addr 0x20da with id 255 and next node 0x20db 0x0000_00000000ff020dbc
2023-04-25 09:03:33.448722 INFO  BF_MC Write LAG node at addr 0x20db with id 255 and next node 0x20dc 0x00ff_020dcc00ff020dbc
2023-04-25 09:03:33.448731 INFO  BF_MC Write LAG node at addr 0x20dc with id 255 and next node 0x20dd 0x0000_00000000ff020ddc
2023-04-25 09:03:33.448741 INFO  BF_MC Write LAG node at addr 0x20dd with id 255 and next node 0x20de 0x00ff_020dec00ff020ddc
2023-04-25 09:03:33.448751 INFO  BF_MC Write LAG node at addr 0x20de with id 255 and next node 0x20df 0x0000_00000000ff020dfc
2023-04-25 09:03:33.448761 INFO  BF_MC Write LAG node at addr 0x20df with id 255 and next node 0x20e0 0x00ff_020e0c00ff020dfc
2023-04-25 09:03:33.448772 INFO  BF_MC Write LAG node at addr 0x20e0 with id 255 and next node 0x20e1 0x0000_00000000ff020e1c
2023-04-25 09:03:33.448786 INFO  BF_MC Write LAG node at addr 0x20e1 with id 255 and next node 0x20e2 0x00ff_020e2c00ff020e1c
2023-04-25 09:03:33.448796 INFO  BF_MC Write LAG node at addr 0x20e2 with id 255 and next node 0x20e3 0x0000_00000000ff020e3c
2023-04-25 09:03:33.448806 INFO  BF_MC Write LAG node at addr 0x20e3 with id 255 and next node 0x20e4 0x00ff_020e4c00ff020e3c
2023-04-25 09:03:33.448815 INFO  BF_MC Write LAG node at addr 0x20e4 with id 255 and next node 0x20e5 0x0000_00000000ff020e5c
2023-04-25 09:03:33.448825 INFO  BF_MC Write LAG node at addr 0x20e5 with id 255 and next node 0x20e6 0x00ff_020e6c00ff020e5c
2023-04-25 09:03:33.448835 INFO  BF_MC Write LAG node at addr 0x20e6 with id 255 and next node 0x20e7 0x0000_00000000ff020e7c
2023-04-25 09:03:33.448845 INFO  BF_MC Write LAG node at addr 0x20e7 with id 255 and next node 0x20e8 0x00ff_020e8c00ff020e7c
2023-04-25 09:03:33.448854 INFO  BF_MC Write LAG node at addr 0x20e8 with id 255 and next node 0x20e9 0x0000_00000000ff020e9c
2023-04-25 09:03:33.448864 INFO  BF_MC Write LAG node at addr 0x20e9 with id 255 and next node 0x20ea 0x00ff_020eac00ff020e9c
2023-04-25 09:03:33.448874 INFO  BF_MC Write LAG node at addr 0x20ea with id 255 and next node 0x20eb 0x0000_00000000ff020ebc
2023-04-25 09:03:33.448884 INFO  BF_MC Write LAG node at addr 0x20eb with id 255 and next node 0x20ec 0x00ff_020ecc00ff020ebc
2023-04-25 09:03:33.448896 INFO  BF_MC Write LAG node at addr 0x20ec with id 255 and next node 0x20ed 0x0000_00000000ff020edc
2023-04-25 09:03:33.448910 INFO  BF_MC Write LAG node at addr 0x20ed with id 255 and next node 0x20ee 0x00ff_020eec00ff020edc
2023-04-25 09:03:33.448920 INFO  BF_MC Write LAG node at addr 0x20ee with id 255 and next node 0x20ef 0x0000_00000000ff020efc
2023-04-25 09:03:33.448930 INFO  BF_MC Write LAG node at addr 0x20ef with id 255 and next node 0x20f0 0x00ff_020f0c00ff020efc
2023-04-25 09:03:33.448939 INFO  BF_MC Write LAG node at addr 0x20f0 with id 255 and next node 0x20f1 0x0000_00000000ff020f1c
2023-04-25 09:03:33.448949 INFO  BF_MC Write LAG node at addr 0x20f1 with id 255 and next node 0x20f2 0x00ff_020f2c00ff020f1c
2023-04-25 09:03:33.448959 INFO  BF_MC Write LAG node at addr 0x20f2 with id 255 and next node 0x20f3 0x0000_00000000ff020f3c
2023-04-25 09:03:33.448969 INFO  BF_MC Write LAG node at addr 0x20f3 with id 255 and next node 0x20f4 0x00ff_020f4c00ff020f3c
2023-04-25 09:03:33.448979 INFO  BF_MC Write LAG node at addr 0x20f4 with id 255 and next node 0x20f5 0x0000_00000000ff020f5c
2023-04-25 09:03:33.448989 INFO  BF_MC Write LAG node at addr 0x20f5 with id 255 and next node 0x20f6 0x00ff_020f6c00ff020f5c
2023-04-25 09:03:33.449014 INFO  BF_MC Write LAG node at addr 0x20f6 with id 255 and next node 0x20f7 0x0000_00000000ff020f7c
2023-04-25 09:03:33.449023 INFO  BF_MC Write LAG node at addr 0x20f7 with id 255 and next node 0x20f8 0x00ff_020f8c00ff020f7c
2023-04-25 09:03:33.449033 INFO  BF_MC Write LAG node at addr 0x20f8 with id 255 and next node 0x20f9 0x0000_00000000ff020f9c
2023-04-25 09:03:33.449042 INFO  BF_MC Write LAG node at addr 0x20f9 with id 255 and next node 0x20fa 0x00ff_020fac00ff020f9c
2023-04-25 09:03:33.449052 INFO  BF_MC Write LAG node at addr 0x20fa with id 255 and next node 0x20fb 0x0000_00000000ff020fbc
2023-04-25 09:03:33.449061 INFO  BF_MC Write LAG node at addr 0x20fb with id 255 and next node 0x20fc 0x00ff_020fcc00ff020fbc
2023-04-25 09:03:33.449070 INFO  BF_MC Write LAG node at addr 0x20fc with id 255 and next node 0x20fd 0x0000_00000000ff020fdc
2023-04-25 09:03:33.449080 INFO  BF_MC Write LAG node at addr 0x20fd with id 255 and next node 0x20fe 0x00ff_020fec00ff020fdc
2023-04-25 09:03:33.449089 INFO  BF_MC Write LAG node at addr 0x20fe with id 255 and next node 0x20ff 0x0000_00000000ff020ffc
2023-04-25 09:03:33.449098 INFO  BF_MC Write LAG node at addr 0x20ff with id 255 and next node 0x2100 0x00ff_02100c00ff020ffc
2023-04-25 09:03:33.449107 INFO  BF_MC Write LAG node at addr 0x2100 with id 255 and next node 0x2101 0x0000_00000000ff02101c
2023-04-25 09:03:33.449121 INFO  BF_MC Write LAG node at addr 0x2101 with id 255 and next node 0x2102 0x00ff_02102c00ff02101c
2023-04-25 09:03:33.449131 INFO  BF_MC Write LAG node at addr 0x2102 with id 255 and next node 0x2103 0x0000_00000000ff02103c
2023-04-25 09:03:33.449140 INFO  BF_MC Write LAG node at addr 0x2103 with id 255 and next node 0 0x00ff_00000c00ff02103c
2023-04-25 09:03:33.449152 INFO  BF_MC Allocated RDM addresses 0x31e0 - 0x31ff
2023-04-25 09:03:33.449161 INFO  BF_MC Write L1End node at addr 0x31e0, rid 0, l2 0x2101
2023-04-25 09:03:33.449171 INFO  BF_MC Write L1End node at addr 0x31e1, rid 0, l2 0x2100
2023-04-25 09:03:33.449180 INFO  BF_MC Write L1End node at addr 0x31e2, rid 0, l2 0x20ff
2023-04-25 09:03:33.449189 INFO  BF_MC Write L1End node at addr 0x31e3, rid 0, l2 0x20fe
2023-04-25 09:03:33.449198 INFO  BF_MC Write L1End node at addr 0x31e4, rid 0, l2 0x20fd
2023-04-25 09:03:33.449207 INFO  BF_MC Write L1End node at addr 0x31e5, rid 0, l2 0x20fc
2023-04-25 09:03:33.449216 INFO  BF_MC Write L1End node at addr 0x31e6, rid 0, l2 0x20fb
2023-04-25 09:03:33.449225 INFO  BF_MC Write L1End node at addr 0x31e7, rid 0, l2 0x20fa
2023-04-25 09:03:33.449233 INFO  BF_MC Write L1End node at addr 0x31e8, rid 0, l2 0x20f8
2023-04-25 09:03:33.449242 INFO  BF_MC Write L1End node at addr 0x31e9, rid 0, l2 0x20f6
2023-04-25 09:03:33.449253 INFO  BF_MC Write L1End node at addr 0x31ea, rid 0, l2 0x20f4
2023-04-25 09:03:33.449267 INFO  BF_MC Write L1End node at addr 0x31eb, rid 0, l2 0x20f2
2023-04-25 09:03:33.449276 INFO  BF_MC Write L1End node at addr 0x31ec, rid 0, l2 0x20f0
2023-04-25 09:03:33.449285 INFO  BF_MC Write L1End node at addr 0x31ed, rid 0, l2 0x20ee
2023-04-25 09:03:33.449294 INFO  BF_MC Write L1End node at addr 0x31ee, rid 0, l2 0x20ec
2023-04-25 09:03:33.449303 INFO  BF_MC Write L1End node at addr 0x31ef, rid 0, l2 0x20ea
2023-04-25 09:03:33.449312 INFO  BF_MC Write L1End node at addr 0x31f0, rid 0, l2 0x20e8
2023-04-25 09:03:33.449321 INFO  BF_MC Write L1End node at addr 0x31f1, rid 0, l2 0x20e6
2023-04-25 09:03:33.449330 INFO  BF_MC Write L1End node at addr 0x31f2, rid 0, l2 0x20e4
2023-04-25 09:03:33.449339 INFO  BF_MC Write L1End node at addr 0x31f3, rid 0, l2 0x20e0
2023-04-25 09:03:33.449348 INFO  BF_MC Write L1End node at addr 0x31f4, rid 0, l2 0x20dc
2023-04-25 09:03:33.449357 INFO  BF_MC Write L1End node at addr 0x31f5, rid 0, l2 0x20d8
2023-04-25 09:03:33.449366 INFO  BF_MC Write L1End node at addr 0x31f6, rid 0, l2 0x20d4
2023-04-25 09:03:33.449376 INFO  BF_MC Write L1End node at addr 0x31f7, rid 0, l2 0x20cc
2023-04-25 09:03:33.449385 INFO  BF_MC Write L1End node at addr 0x31f8, rid 0, l2 0x20c4
2023-04-25 09:03:33.449394 INFO  BF_MC Write L1End node at addr 0x31f9, rid 0, l2 0x20bc
2023-04-25 09:03:33.449403 INFO  BF_MC Write L1End node at addr 0x31fa, rid 0, l2 0x20a0
2023-04-25 09:03:33.449412 INFO  BF_MC Write L1End node at addr 0x31fb, rid 0, l2 0x2087
2023-04-25 09:03:33.449421 INFO  BF_MC Write L1End node at addr 0x31fc, rid 0, l2 0x206e
2023-04-25 09:03:33.449430 INFO  BF_MC Write L1End node at addr 0x31fd, rid 0, l2 0x2055
2023-04-25 09:03:33.449439 INFO  BF_MC Write L1End node at addr 0x31fe, rid 0, l2 0x203c
2023-04-25 09:03:33.449448 INFO  BF_MC Write L1End node at addr 0x31ff, rid 0, l2 0x2000
2023-04-25 09:03:33.449458 INFO  BF_MC Allocated RDM addresses 0x4000 - 0x4103
2023-04-25 09:03:33.449467 INFO  BF_MC Write LAG node at addr 0x4000 with id 255 and next node 0x4001 0x0000_00000000ff04001c
2023-04-25 09:03:33.449477 INFO  BF_MC Write LAG node at addr 0x4001 with id 255 and next node 0x4002 0x00ff_04002c00ff04001c
2023-04-25 09:03:33.449487 INFO  BF_MC Write LAG node at addr 0x4002 with id 255 and next node 0x4003 0x0000_00000000ff04003c
2023-04-25 09:03:33.449497 INFO  BF_MC Write LAG node at addr 0x4003 with id 255 and next node 0x4004 0x00ff_04004c00ff04003c
2023-04-25 09:03:33.449506 INFO  BF_MC Write LAG node at addr 0x4004 with id 255 and next node 0x4005 0x0000_00000000ff04005c
2023-04-25 09:03:33.449515 INFO  BF_MC Write LAG node at addr 0x4005 with id 255 and next node 0x4006 0x00ff_04006c00ff04005c
2023-04-25 09:03:33.449529 INFO  BF_MC Write LAG node at addr 0x4006 with id 255 and next node 0x4007 0x0000_00000000ff04007c
2023-04-25 09:03:33.449539 INFO  BF_MC Write LAG node at addr 0x4007 with id 255 and next node 0x4008 0x00ff_04008c00ff04007c
2023-04-25 09:03:33.449548 INFO  BF_MC Write LAG node at addr 0x4008 with id 255 and next node 0x4009 0x0000_00000000ff04009c
2023-04-25 09:03:33.449557 INFO  BF_MC Write LAG node at addr 0x4009 with id 255 and next node 0x400a 0x00ff_0400ac00ff04009c
2023-04-25 09:03:33.449567 INFO  BF_MC Write LAG node at addr 0x400a with id 255 and next node 0x400b 0x0000_00000000ff0400bc
2023-04-25 09:03:33.449576 INFO  BF_MC Write LAG node at addr 0x400b with id 255 and next node 0x400c 0x00ff_0400cc00ff0400bc
2023-04-25 09:03:33.449586 INFO  BF_MC Write LAG node at addr 0x400c with id 255 and next node 0x400d 0x0000_00000000ff0400dc
2023-04-25 09:03:33.449596 INFO  BF_MC Write LAG node at addr 0x400d with id 255 and next node 0x400e 0x00ff_0400ec00ff0400dc
2023-04-25 09:03:33.449605 INFO  BF_MC Write LAG node at addr 0x400e with id 255 and next node 0x400f 0x0000_00000000ff0400fc
2023-04-25 09:03:33.449619 INFO  BF_MC Write LAG node at addr 0x400f with id 255 and next node 0x4010 0x00ff_04010c00ff0400fc
2023-04-25 09:03:33.449630 INFO  BF_MC Write LAG node at addr 0x4010 with id 255 and next node 0x4011 0x0000_00000000ff04011c
2023-04-25 09:03:33.449640 INFO  BF_MC Write LAG node at addr 0x4011 with id 255 and next node 0x4012 0x00ff_04012c00ff04011c
2023-04-25 09:03:33.449649 INFO  BF_MC Write LAG node at addr 0x4012 with id 255 and next node 0x4013 0x0000_00000000ff04013c
2023-04-25 09:03:33.449658 INFO  BF_MC Write LAG node at addr 0x4013 with id 255 and next node 0x4014 0x00ff_04014c00ff04013c
2023-04-25 09:03:33.449668 INFO  BF_MC Write LAG node at addr 0x4014 with id 255 and next node 0x4015 0x0000_00000000ff04015c
2023-04-25 09:03:33.449677 INFO  BF_MC Write LAG node at addr 0x4015 with id 255 and next node 0x4016 0x00ff_04016c00ff04015c
2023-04-25 09:03:33.449686 INFO  BF_MC Write LAG node at addr 0x4016 with id 255 and next node 0x4017 0x0000_00000000ff04017c
2023-04-25 09:03:33.449696 INFO  BF_MC Write LAG node at addr 0x4017 with id 255 and next node 0x4018 0x00ff_04018c00ff04017c
2023-04-25 09:03:33.449705 INFO  BF_MC Write LAG node at addr 0x4018 with id 255 and next node 0x4019 0x0000_00000000ff04019c
2023-04-25 09:03:33.449715 INFO  BF_MC Write LAG node at addr 0x4019 with id 255 and next node 0x401a 0x00ff_0401ac00ff04019c
2023-04-25 09:03:33.449724 INFO  BF_MC Write LAG node at addr 0x401a with id 255 and next node 0x401b 0x0000_00000000ff0401bc
2023-04-25 09:03:33.449733 INFO  BF_MC Write LAG node at addr 0x401b with id 255 and next node 0x401c 0x00ff_0401cc00ff0401bc
2023-04-25 09:03:33.449743 INFO  BF_MC Write LAG node at addr 0x401c with id 255 and next node 0x401d 0x0000_00000000ff0401dc
2023-04-25 09:03:33.449752 INFO  BF_MC Write LAG node at addr 0x401d with id 255 and next node 0x401e 0x00ff_0401ec00ff0401dc
2023-04-25 09:03:33.449778 INFO  BF_MC Write LAG node at addr 0x401e with id 255 and next node 0x401f 0x0000_00000000ff0401fc
2023-04-25 09:03:33.449788 INFO  BF_MC Write LAG node at addr 0x401f with id 255 and next node 0x4020 0x00ff_04020c00ff0401fc
2023-04-25 09:03:33.449798 INFO  BF_MC Write LAG node at addr 0x4020 with id 255 and next node 0x4021 0x0000_00000000ff04021c
2023-04-25 09:03:33.449807 INFO  BF_MC Write LAG node at addr 0x4021 with id 255 and next node 0x4022 0x00ff_04022c00ff04021c
2023-04-25 09:03:33.449817 INFO  BF_MC Write LAG node at addr 0x4022 with id 255 and next node 0x4023 0x0000_00000000ff04023c
2023-04-25 09:03:33.449827 INFO  BF_MC Write LAG node at addr 0x4023 with id 255 and next node 0x4024 0x00ff_04024c00ff04023c
2023-04-25 09:03:33.449837 INFO  BF_MC Write LAG node at addr 0x4024 with id 255 and next node 0x4025 0x0000_00000000ff04025c
2023-04-25 09:03:33.449847 INFO  BF_MC Write LAG node at addr 0x4025 with id 255 and next node 0x4026 0x00ff_04026c00ff04025c
2023-04-25 09:03:33.449861 INFO  BF_MC Write LAG node at addr 0x4026 with id 255 and next node 0x4027 0x0000_00000000ff04027c
2023-04-25 09:03:33.449872 INFO  BF_MC Write LAG node at addr 0x4027 with id 255 and next node 0x4028 0x00ff_04028c00ff04027c
2023-04-25 09:03:33.449882 INFO  BF_MC Write LAG node at addr 0x4028 with id 255 and next node 0x4029 0x0000_00000000ff04029c
2023-04-25 09:03:33.449892 INFO  BF_MC Write LAG node at addr 0x4029 with id 255 and next node 0x402a 0x00ff_0402ac00ff04029c
2023-04-25 09:03:33.449902 INFO  BF_MC Write LAG node at addr 0x402a with id 255 and next node 0x402b 0x0000_00000000ff0402bc
2023-04-25 09:03:33.449912 INFO  BF_MC Write LAG node at addr 0x402b with id 255 and next node 0x402c 0x00ff_0402cc00ff0402bc
2023-04-25 09:03:33.449922 INFO  BF_MC Write LAG node at addr 0x402c with id 255 and next node 0x402d 0x0000_00000000ff0402dc
2023-04-25 09:03:33.449931 INFO  BF_MC Write LAG node at addr 0x402d with id 255 and next node 0x402e 0x00ff_0402ec00ff0402dc
2023-04-25 09:03:33.449941 INFO  BF_MC Write LAG node at addr 0x402e with id 255 and next node 0x402f 0x0000_00000000ff0402fc
2023-04-25 09:03:33.449951 INFO  BF_MC Write LAG node at addr 0x402f with id 255 and next node 0x4030 0x00ff_04030c00ff0402fc
2023-04-25 09:03:33.449961 INFO  BF_MC Write LAG node at addr 0x4030 with id 255 and next node 0x4031 0x0000_00000000ff04031c
2023-04-25 09:03:33.449973 INFO  BF_MC Write LAG node at addr 0x4031 with id 255 and next node 0x4032 0x00ff_04032c00ff04031c
2023-04-25 09:03:33.449987 INFO  BF_MC Write LAG node at addr 0x4032 with id 255 and next node 0x4033 0x0000_00000000ff04033c
2023-04-25 09:03:33.449997 INFO  BF_MC Write LAG node at addr 0x4033 with id 255 and next node 0x4034 0x00ff_04034c00ff04033c
2023-04-25 09:03:33.450007 INFO  BF_MC Write LAG node at addr 0x4034 with id 255 and next node 0x4035 0x0000_00000000ff04035c
2023-04-25 09:03:33.450017 INFO  BF_MC Write LAG node at addr 0x4035 with id 255 and next node 0x4036 0x00ff_04036c00ff04035c
2023-04-25 09:03:33.450027 INFO  BF_MC Write LAG node at addr 0x4036 with id 255 and next node 0x4037 0x0000_00000000ff04037c
2023-04-25 09:03:33.450037 INFO  BF_MC Write LAG node at addr 0x4037 with id 255 and next node 0x4038 0x00ff_04038c00ff04037c
2023-04-25 09:03:33.450046 INFO  BF_MC Write LAG node at addr 0x4038 with id 255 and next node 0x4039 0x0000_00000000ff04039c
2023-04-25 09:03:33.450056 INFO  BF_MC Write LAG node at addr 0x4039 with id 255 and next node 0x403a 0x00ff_0403ac00ff04039c
2023-04-25 09:03:33.450066 INFO  BF_MC Write LAG node at addr 0x403a with id 255 and next node 0x403b 0x0000_00000000ff0403bc
2023-04-25 09:03:33.450076 INFO  BF_MC Write LAG node at addr 0x403b with id 255 and next node 0x403c 0x00ff_0403cc00ff0403bc
2023-04-25 09:03:33.450086 INFO  BF_MC Write LAG node at addr 0x403c with id 255 and next node 0x403d 0x0000_00000000ff0403dc
2023-04-25 09:03:33.450096 INFO  BF_MC Write LAG node at addr 0x403d with id 255 and next node 0x403e 0x00ff_0403ec00ff0403dc
2023-04-25 09:03:33.450106 INFO  BF_MC Write LAG node at addr 0x403e with id 255 and next node 0x403f 0x0000_00000000ff0403fc
2023-04-25 09:03:33.450132 INFO  BF_MC Write LAG node at addr 0x403f with id 255 and next node 0x4040 0x00ff_04040c00ff0403fc
2023-04-25 09:03:33.450141 INFO  BF_MC Write LAG node at addr 0x4040 with id 255 and next node 0x4041 0x0000_00000000ff04041c
2023-04-25 09:03:33.450150 INFO  BF_MC Write LAG node at addr 0x4041 with id 255 and next node 0x4042 0x00ff_04042c00ff04041c
2023-04-25 09:03:33.450160 INFO  BF_MC Write LAG node at addr 0x4042 with id 255 and next node 0x4043 0x0000_00000000ff04043c
2023-04-25 09:03:33.450169 INFO  BF_MC Write LAG node at addr 0x4043 with id 255 and next node 0x4044 0x00ff_04044c00ff04043c
2023-04-25 09:03:33.450178 INFO  BF_MC Write LAG node at addr 0x4044 with id 255 and next node 0x4045 0x0000_00000000ff04045c
2023-04-25 09:03:33.450187 INFO  BF_MC Write LAG node at addr 0x4045 with id 255 and next node 0x4046 0x00ff_04046c00ff04045c
2023-04-25 09:03:33.450197 INFO  BF_MC Write LAG node at addr 0x4046 with id 255 and next node 0x4047 0x0000_00000000ff04047c
2023-04-25 09:03:33.450211 INFO  BF_MC Write LAG node at addr 0x4047 with id 255 and next node 0x4048 0x00ff_04048c00ff04047c
2023-04-25 09:03:33.450220 INFO  BF_MC Write LAG node at addr 0x4048 with id 255 and next node 0x4049 0x0000_00000000ff04049c
2023-04-25 09:03:33.450229 INFO  BF_MC Write LAG node at addr 0x4049 with id 255 and next node 0x404a 0x00ff_0404ac00ff04049c
2023-04-25 09:03:33.450239 INFO  BF_MC Write LAG node at addr 0x404a with id 255 and next node 0x404b 0x0000_00000000ff0404bc
2023-04-25 09:03:33.450248 INFO  BF_MC Write LAG node at addr 0x404b with id 255 and next node 0x404c 0x00ff_0404cc00ff0404bc
2023-04-25 09:03:33.450259 INFO  BF_MC Write LAG node at addr 0x404c with id 255 and next node 0x404d 0x0000_00000000ff0404dc
2023-04-25 09:03:33.450268 INFO  BF_MC Write LAG node at addr 0x404d with id 255 and next node 0x404e 0x00ff_0404ec00ff0404dc
2023-04-25 09:03:33.450278 INFO  BF_MC Write LAG node at addr 0x404e with id 255 and next node 0x404f 0x0000_00000000ff0404fc
2023-04-25 09:03:33.450287 INFO  BF_MC Write LAG node at addr 0x404f with id 255 and next node 0x4050 0x00ff_04050c00ff0404fc
2023-04-25 09:03:33.450296 INFO  BF_MC Write LAG node at addr 0x4050 with id 255 and next node 0x4051 0x0000_00000000ff04051c
2023-04-25 09:03:33.450306 INFO  BF_MC Write LAG node at addr 0x4051 with id 255 and next node 0x4052 0x00ff_04052c00ff04051c
2023-04-25 09:03:33.450315 INFO  BF_MC Write LAG node at addr 0x4052 with id 255 and next node 0x4053 0x0000_00000000ff04053c
2023-04-25 09:03:33.450325 INFO  BF_MC Write LAG node at addr 0x4053 with id 255 and next node 0x4054 0x00ff_04054c00ff04053c
2023-04-25 09:03:33.450339 INFO  BF_MC Write LAG node at addr 0x4054 with id 255 and next node 0x4055 0x0000_00000000ff04055c
2023-04-25 09:03:33.450349 INFO  BF_MC Write LAG node at addr 0x4055 with id 255 and next node 0x4056 0x00ff_04056c00ff04055c
2023-04-25 09:03:33.450359 INFO  BF_MC Write LAG node at addr 0x4056 with id 255 and next node 0x4057 0x0000_00000000ff04057c
2023-04-25 09:03:33.450368 INFO  BF_MC Write LAG node at addr 0x4057 with id 255 and next node 0x4058 0x00ff_04058c00ff04057c
2023-04-25 09:03:33.450378 INFO  BF_MC Write LAG node at addr 0x4058 with id 255 and next node 0x4059 0x0000_00000000ff04059c
2023-04-25 09:03:33.450388 INFO  BF_MC Write LAG node at addr 0x4059 with id 255 and next node 0x405a 0x00ff_0405ac00ff04059c
2023-04-25 09:03:33.450397 INFO  BF_MC Write LAG node at addr 0x405a with id 255 and next node 0x405b 0x0000_00000000ff0405bc
2023-04-25 09:03:33.450407 INFO  BF_MC Write LAG node at addr 0x405b with id 255 and next node 0x405c 0x00ff_0405cc00ff0405bc
2023-04-25 09:03:33.450416 INFO  BF_MC Write LAG node at addr 0x405c with id 255 and next node 0x405d 0x0000_00000000ff0405dc
2023-04-25 09:03:33.450425 INFO  BF_MC Write LAG node at addr 0x405d with id 255 and next node 0x405e 0x00ff_0405ec00ff0405dc
2023-04-25 09:03:33.450435 INFO  BF_MC Write LAG node at addr 0x405e with id 255 and next node 0x405f 0x0000_00000000ff0405fc
2023-04-25 09:03:33.450444 INFO  BF_MC Write LAG node at addr 0x405f with id 255 and next node 0x4060 0x00ff_04060c00ff0405fc
2023-04-25 09:03:33.450453 INFO  BF_MC Write LAG node at addr 0x4060 with id 255 and next node 0x4061 0x0000_00000000ff04061c
2023-04-25 09:03:33.450463 INFO  BF_MC Write LAG node at addr 0x4061 with id 255 and next node 0x4062 0x00ff_04062c00ff04061c
2023-04-25 09:03:33.450472 INFO  BF_MC Write LAG node at addr 0x4062 with id 255 and next node 0x4063 0x0000_00000000ff04063c
2023-04-25 09:03:33.450481 INFO  BF_MC Write LAG node at addr 0x4063 with id 255 and next node 0x4064 0x00ff_04064c00ff04063c
2023-04-25 09:03:33.450491 INFO  BF_MC Write LAG node at addr 0x4064 with id 255 and next node 0x4065 0x0000_00000000ff04065c
2023-04-25 09:03:33.450500 INFO  BF_MC Write LAG node at addr 0x4065 with id 255 and next node 0x4066 0x00ff_04066c00ff04065c
2023-04-25 09:03:33.450510 INFO  BF_MC Write LAG node at addr 0x4066 with id 255 and next node 0x4067 0x0000_00000000ff04067c
2023-04-25 09:03:33.450524 INFO  BF_MC Write LAG node at addr 0x4067 with id 255 and next node 0x4068 0x00ff_04068c00ff04067c
2023-04-25 09:03:33.450533 INFO  BF_MC Write LAG node at addr 0x4068 with id 255 and next node 0x4069 0x0000_00000000ff04069c
2023-04-25 09:03:33.450543 INFO  BF_MC Write LAG node at addr 0x4069 with id 255 and next node 0x406a 0x00ff_0406ac00ff04069c
2023-04-25 09:03:33.450553 INFO  BF_MC Write LAG node at addr 0x406a with id 255 and next node 0x406b 0x0000_00000000ff0406bc
2023-04-25 09:03:33.450562 INFO  BF_MC Write LAG node at addr 0x406b with id 255 and next node 0x406c 0x00ff_0406cc00ff0406bc
2023-04-25 09:03:33.450571 INFO  BF_MC Write LAG node at addr 0x406c with id 255 and next node 0x406d 0x0000_00000000ff0406dc
2023-04-25 09:03:33.450581 INFO  BF_MC Write LAG node at addr 0x406d with id 255 and next node 0x406e 0x00ff_0406ec00ff0406dc
2023-04-25 09:03:33.450591 INFO  BF_MC Write LAG node at addr 0x406e with id 255 and next node 0x406f 0x0000_00000000ff0406fc
2023-04-25 09:03:33.450600 INFO  BF_MC Write LAG node at addr 0x406f with id 255 and next node 0x4070 0x00ff_04070c00ff0406fc
2023-04-25 09:03:33.450610 INFO  BF_MC Write LAG node at addr 0x4070 with id 255 and next node 0x4071 0x0000_00000000ff04071c
2023-04-25 09:03:33.450619 INFO  BF_MC Write LAG node at addr 0x4071 with id 255 and next node 0x4072 0x00ff_04072c00ff04071c
2023-04-25 09:03:33.450629 INFO  BF_MC Write LAG node at addr 0x4072 with id 255 and next node 0x4073 0x0000_00000000ff04073c
2023-04-25 09:03:33.450638 INFO  BF_MC Write LAG node at addr 0x4073 with id 255 and next node 0x4074 0x00ff_04074c00ff04073c
2023-04-25 09:03:33.450647 INFO  BF_MC Write LAG node at addr 0x4074 with id 255 and next node 0x4075 0x0000_00000000ff04075c
2023-04-25 09:03:33.450661 INFO  BF_MC Write LAG node at addr 0x4075 with id 255 and next node 0x4076 0x00ff_04076c00ff04075c
2023-04-25 09:03:33.450671 INFO  BF_MC Write LAG node at addr 0x4076 with id 255 and next node 0x4077 0x0000_00000000ff04077c
2023-04-25 09:03:33.450681 INFO  BF_MC Write LAG node at addr 0x4077 with id 255 and next node 0x4078 0x00ff_04078c00ff04077c
2023-04-25 09:03:33.450695 INFO  BF_MC Write LAG node at addr 0x4078 with id 255 and next node 0x4079 0x0000_00000000ff04079c
2023-04-25 09:03:33.450707 INFO  BF_MC Write LAG node at addr 0x4079 with id 255 and next node 0x407a 0x00ff_0407ac00ff04079c
2023-04-25 09:03:33.450716 INFO  BF_MC Write LAG node at addr 0x407a with id 255 and next node 0x407b 0x0000_00000000ff0407bc
2023-04-25 09:03:33.450726 INFO  BF_MC Write LAG node at addr 0x407b with id 255 and next node 0x407c 0x00ff_0407cc00ff0407bc
2023-04-25 09:03:33.450735 INFO  BF_MC Write LAG node at addr 0x407c with id 255 and next node 0x407d 0x0000_00000000ff0407dc
2023-04-25 09:03:33.450745 INFO  BF_MC Write LAG node at addr 0x407d with id 255 and next node 0x407e 0x00ff_0407ec00ff0407dc
2023-04-25 09:03:33.450754 INFO  BF_MC Write LAG node at addr 0x407e with id 255 and next node 0x407f 0x0000_00000000ff0407fc
2023-04-25 09:03:33.450763 INFO  BF_MC Write LAG node at addr 0x407f with id 255 and next node 0x4080 0x00ff_04080c00ff0407fc
2023-04-25 09:03:33.450772 INFO  BF_MC Write LAG node at addr 0x4080 with id 255 and next node 0x4081 0x0000_00000000ff04081c
2023-04-25 09:03:33.450782 INFO  BF_MC Write LAG node at addr 0x4081 with id 255 and next node 0x4082 0x00ff_04082c00ff04081c
2023-04-25 09:03:33.450791 INFO  BF_MC Write LAG node at addr 0x4082 with id 255 and next node 0x4083 0x0000_00000000ff04083c
2023-04-25 09:03:33.450800 INFO  BF_MC Write LAG node at addr 0x4083 with id 255 and next node 0x4084 0x00ff_04084c00ff04083c
2023-04-25 09:03:33.450810 INFO  BF_MC Write LAG node at addr 0x4084 with id 255 and next node 0x4085 0x0000_00000000ff04085c
2023-04-25 09:03:33.450819 INFO  BF_MC Write LAG node at addr 0x4085 with id 255 and next node 0x4086 0x00ff_04086c00ff04085c
2023-04-25 09:03:33.450829 INFO  BF_MC Write LAG node at addr 0x4086 with id 255 and next node 0x4087 0x0000_00000000ff04087c
2023-04-25 09:03:33.450838 INFO  BF_MC Write LAG node at addr 0x4087 with id 255 and next node 0x4088 0x00ff_04088c00ff04087c
2023-04-25 09:03:33.450852 INFO  BF_MC Write LAG node at addr 0x4088 with id 255 and next node 0x4089 0x0000_00000000ff04089c
2023-04-25 09:03:33.450862 INFO  BF_MC Write LAG node at addr 0x4089 with id 255 and next node 0x408a 0x00ff_0408ac00ff04089c
2023-04-25 09:03:33.450872 INFO  BF_MC Write LAG node at addr 0x408a with id 255 and next node 0x408b 0x0000_00000000ff0408bc
2023-04-25 09:03:33.450898 INFO  BF_MC Write LAG node at addr 0x408b with id 255 and next node 0x408c 0x00ff_0408cc00ff0408bc
2023-04-25 09:03:33.450908 INFO  BF_MC Write LAG node at addr 0x408c with id 255 and next node 0x408d 0x0000_00000000ff0408dc
2023-04-25 09:03:33.450918 INFO  BF_MC Write LAG node at addr 0x408d with id 255 and next node 0x408e 0x00ff_0408ec00ff0408dc
2023-04-25 09:03:33.450928 INFO  BF_MC Write LAG node at addr 0x408e with id 255 and next node 0x408f 0x0000_00000000ff0408fc
2023-04-25 09:03:33.450937 INFO  BF_MC Write LAG node at addr 0x408f with id 255 and next node 0x4090 0x00ff_04090c00ff0408fc
2023-04-25 09:03:33.450947 INFO  BF_MC Write LAG node at addr 0x4090 with id 255 and next node 0x4091 0x0000_00000000ff04091c
2023-04-25 09:03:33.450957 INFO  BF_MC Write LAG node at addr 0x4091 with id 255 and next node 0x4092 0x00ff_04092c00ff04091c
2023-04-25 09:03:33.450967 INFO  BF_MC Write LAG node at addr 0x4092 with id 255 and next node 0x4093 0x0000_00000000ff04093c
2023-04-25 09:03:33.450977 INFO  BF_MC Write LAG node at addr 0x4093 with id 255 and next node 0x4094 0x00ff_04094c00ff04093c
2023-04-25 09:03:33.450986 INFO  BF_MC Write LAG node at addr 0x4094 with id 255 and next node 0x4095 0x0000_00000000ff04095c
2023-04-25 09:03:33.450999 INFO  BF_MC Write LAG node at addr 0x4095 with id 255 and next node 0x4096 0x00ff_04096c00ff04095c
2023-04-25 09:03:33.451009 INFO  BF_MC Write LAG node at addr 0x4096 with id 255 and next node 0x4097 0x0000_00000000ff04097c
2023-04-25 09:03:33.451019 INFO  BF_MC Write LAG node at addr 0x4097 with id 255 and next node 0x4098 0x00ff_04098c00ff04097c
2023-04-25 09:03:33.451028 INFO  BF_MC Write LAG node at addr 0x4098 with id 255 and next node 0x4099 0x0000_00000000ff04099c
2023-04-25 09:03:33.451038 INFO  BF_MC Write LAG node at addr 0x4099 with id 255 and next node 0x409a 0x00ff_0409ac00ff04099c
2023-04-25 09:03:33.451051 INFO  BF_MC Write LAG node at addr 0x409a with id 255 and next node 0x409b 0x0000_00000000ff0409bc
2023-04-25 09:03:33.451064 INFO  BF_MC Write LAG node at addr 0x409b with id 255 and next node 0x409c 0x00ff_0409cc00ff0409bc
2023-04-25 09:03:33.451074 INFO  BF_MC Write LAG node at addr 0x409c with id 255 and next node 0x409d 0x0000_00000000ff0409dc
2023-04-25 09:03:33.451084 INFO  BF_MC Write LAG node at addr 0x409d with id 255 and next node 0x409e 0x00ff_0409ec00ff0409dc
2023-04-25 09:03:33.451094 INFO  BF_MC Write LAG node at addr 0x409e with id 255 and next node 0x409f 0x0000_00000000ff0409fc
2023-04-25 09:03:33.451103 INFO  BF_MC Write LAG node at addr 0x409f with id 255 and next node 0x40a0 0x00ff_040a0c00ff0409fc
2023-04-25 09:03:33.451113 INFO  BF_MC Write LAG node at addr 0x40a0 with id 255 and next node 0x40a1 0x0000_00000000ff040a1c
2023-04-25 09:03:33.451123 INFO  BF_MC Write LAG node at addr 0x40a1 with id 255 and next node 0x40a2 0x00ff_040a2c00ff040a1c
2023-04-25 09:03:33.451133 INFO  BF_MC Write LAG node at addr 0x40a2 with id 255 and next node 0x40a3 0x0000_00000000ff040a3c
2023-04-25 09:03:33.451143 INFO  BF_MC Write LAG node at addr 0x40a3 with id 255 and next node 0x40a4 0x00ff_040a4c00ff040a3c
2023-04-25 09:03:33.451153 INFO  BF_MC Write LAG node at addr 0x40a4 with id 255 and next node 0x40a5 0x0000_00000000ff040a5c
2023-04-25 09:03:33.451162 INFO  BF_MC Write LAG node at addr 0x40a5 with id 255 and next node 0x40a6 0x00ff_040a6c00ff040a5c
2023-04-25 09:03:33.451172 INFO  BF_MC Write LAG node at addr 0x40a6 with id 255 and next node 0x40a7 0x0000_00000000ff040a7c
2023-04-25 09:03:33.451182 INFO  BF_MC Write LAG node at addr 0x40a7 with id 255 and next node 0x40a8 0x00ff_040a8c00ff040a7c
2023-04-25 09:03:33.451196 INFO  BF_MC Write LAG node at addr 0x40a8 with id 255 and next node 0x40a9 0x0000_00000000ff040a9c
2023-04-25 09:03:33.451207 INFO  BF_MC Write LAG node at addr 0x40a9 with id 255 and next node 0x40aa 0x00ff_040aac00ff040a9c
2023-04-25 09:03:33.451217 INFO  BF_MC Write LAG node at addr 0x40aa with id 255 and next node 0x40ab 0x0000_00000000ff040abc
2023-04-25 09:03:33.451226 INFO  BF_MC Write LAG node at addr 0x40ab with id 255 and next node 0x40ac 0x00ff_040acc00ff040abc
2023-04-25 09:03:33.451252 INFO  BF_MC Write LAG node at addr 0x40ac with id 255 and next node 0x40ad 0x0000_00000000ff040adc
2023-04-25 09:03:33.451261 INFO  BF_MC Write LAG node at addr 0x40ad with id 255 and next node 0x40ae 0x00ff_040aec00ff040adc
2023-04-25 09:03:33.451270 INFO  BF_MC Write LAG node at addr 0x40ae with id 255 and next node 0x40af 0x0000_00000000ff040afc
2023-04-25 09:03:33.451279 INFO  BF_MC Write LAG node at addr 0x40af with id 255 and next node 0x40b0 0x00ff_040b0c00ff040afc
2023-04-25 09:03:33.451288 INFO  BF_MC Write LAG node at addr 0x40b0 with id 255 and next node 0x40b1 0x0000_00000000ff040b1c
2023-04-25 09:03:33.451297 INFO  BF_MC Write LAG node at addr 0x40b1 with id 255 and next node 0x40b2 0x00ff_040b2c00ff040b1c
2023-04-25 09:03:33.451307 INFO  BF_MC Write LAG node at addr 0x40b2 with id 255 and next node 0x40b3 0x0000_00000000ff040b3c
2023-04-25 09:03:33.451317 INFO  BF_MC Write LAG node at addr 0x40b3 with id 255 and next node 0x40b4 0x00ff_040b4c00ff040b3c
2023-04-25 09:03:33.451327 INFO  BF_MC Write LAG node at addr 0x40b4 with id 255 and next node 0x40b5 0x0000_00000000ff040b5c
2023-04-25 09:03:33.451339 INFO  BF_MC Write LAG node at addr 0x40b5 with id 255 and next node 0x40b6 0x00ff_040b6c00ff040b5c
2023-04-25 09:03:33.451348 INFO  BF_MC Write LAG node at addr 0x40b6 with id 255 and next node 0x40b7 0x0000_00000000ff040b7c
2023-04-25 09:03:33.451357 INFO  BF_MC Write LAG node at addr 0x40b7 with id 255 and next node 0x40b8 0x00ff_040b8c00ff040b7c
2023-04-25 09:03:33.451366 INFO  BF_MC Write LAG node at addr 0x40b8 with id 255 and next node 0x40b9 0x0000_00000000ff040b9c
2023-04-25 09:03:33.451376 INFO  BF_MC Write LAG node at addr 0x40b9 with id 255 and next node 0x40ba 0x00ff_040bac00ff040b9c
2023-04-25 09:03:33.451385 INFO  BF_MC Write LAG node at addr 0x40ba with id 255 and next node 0x40bb 0x0000_00000000ff040bbc
2023-04-25 09:03:33.451394 INFO  BF_MC Write LAG node at addr 0x40bb with id 255 and next node 0x40bc 0x00ff_040bcc00ff040bbc
2023-04-25 09:03:33.451404 INFO  BF_MC Write LAG node at addr 0x40bc with id 255 and next node 0x40bd 0x0000_00000000ff040bdc
2023-04-25 09:03:33.451419 INFO  BF_MC Write LAG node at addr 0x40bd with id 255 and next node 0x40be 0x00ff_040bec00ff040bdc
2023-04-25 09:03:33.451428 INFO  BF_MC Write LAG node at addr 0x40be with id 255 and next node 0x40bf 0x0000_00000000ff040bfc
2023-04-25 09:03:33.451438 INFO  BF_MC Write LAG node at addr 0x40bf with id 255 and next node 0x40c0 0x00ff_040c0c00ff040bfc
2023-04-25 09:03:33.451447 INFO  BF_MC Write LAG node at addr 0x40c0 with id 255 and next node 0x40c1 0x0000_00000000ff040c1c
2023-04-25 09:03:33.451457 INFO  BF_MC Write LAG node at addr 0x40c1 with id 255 and next node 0x40c2 0x00ff_040c2c00ff040c1c
2023-04-25 09:03:33.451466 INFO  BF_MC Write LAG node at addr 0x40c2 with id 255 and next node 0x40c3 0x0000_00000000ff040c3c
2023-04-25 09:03:33.451476 INFO  BF_MC Write LAG node at addr 0x40c3 with id 255 and next node 0x40c4 0x00ff_040c4c00ff040c3c
2023-04-25 09:03:33.451485 INFO  BF_MC Write LAG node at addr 0x40c4 with id 255 and next node 0x40c5 0x0000_00000000ff040c5c
2023-04-25 09:03:33.451494 INFO  BF_MC Write LAG node at addr 0x40c5 with id 255 and next node 0x40c6 0x00ff_040c6c00ff040c5c
2023-04-25 09:03:33.451504 INFO  BF_MC Write LAG node at addr 0x40c6 with id 255 and next node 0x40c7 0x0000_00000000ff040c7c
2023-04-25 09:03:33.451513 INFO  BF_MC Write LAG node at addr 0x40c7 with id 255 and next node 0x40c8 0x00ff_040c8c00ff040c7c
2023-04-25 09:03:33.451522 INFO  BF_MC Write LAG node at addr 0x40c8 with id 255 and next node 0x40c9 0x0000_00000000ff040c9c
2023-04-25 09:03:33.451536 INFO  BF_MC Write LAG node at addr 0x40c9 with id 255 and next node 0x40ca 0x00ff_040cac00ff040c9c
2023-04-25 09:03:33.451546 INFO  BF_MC Write LAG node at addr 0x40ca with id 255 and next node 0x40cb 0x0000_00000000ff040cbc
2023-04-25 09:03:33.451555 INFO  BF_MC Write LAG node at addr 0x40cb with id 255 and next node 0x40cc 0x00ff_040ccc00ff040cbc
2023-04-25 09:03:33.451564 INFO  BF_MC Write LAG node at addr 0x40cc with id 255 and next node 0x40cd 0x0000_00000000ff040cdc
2023-04-25 09:03:33.451574 INFO  BF_MC Write LAG node at addr 0x40cd with id 255 and next node 0x40ce 0x00ff_040cec00ff040cdc
2023-04-25 09:03:33.451583 INFO  BF_MC Write LAG node at addr 0x40ce with id 255 and next node 0x40cf 0x0000_00000000ff040cfc
2023-04-25 09:03:33.451593 INFO  BF_MC Write LAG node at addr 0x40cf with id 255 and next node 0x40d0 0x00ff_040d0c00ff040cfc
2023-04-25 09:03:33.451603 INFO  BF_MC Write LAG node at addr 0x40d0 with id 255 and next node 0x40d1 0x0000_00000000ff040d1c
2023-04-25 09:03:33.451612 INFO  BF_MC Write LAG node at addr 0x40d1 with id 255 and next node 0x40d2 0x00ff_040d2c00ff040d1c
2023-04-25 09:03:33.451622 INFO  BF_MC Write LAG node at addr 0x40d2 with id 255 and next node 0x40d3 0x0000_00000000ff040d3c
2023-04-25 09:03:33.451631 INFO  BF_MC Write LAG node at addr 0x40d3 with id 255 and next node 0x40d4 0x00ff_040d4c00ff040d3c
2023-04-25 09:03:33.451640 INFO  BF_MC Write LAG node at addr 0x40d4 with id 255 and next node 0x40d5 0x0000_00000000ff040d5c
2023-04-25 09:03:33.451652 INFO  BF_MC Write LAG node at addr 0x40d5 with id 255 and next node 0x40d6 0x00ff_040d6c00ff040d5c
2023-04-25 09:03:33.451661 INFO  BF_MC Write LAG node at addr 0x40d6 with id 255 and next node 0x40d7 0x0000_00000000ff040d7c
2023-04-25 09:03:33.451671 INFO  BF_MC Write LAG node at addr 0x40d7 with id 255 and next node 0x40d8 0x00ff_040d8c00ff040d7c
2023-04-25 09:03:33.451680 INFO  BF_MC Write LAG node at addr 0x40d8 with id 255 and next node 0x40d9 0x0000_00000000ff040d9c
2023-04-25 09:03:33.451690 INFO  BF_MC Write LAG node at addr 0x40d9 with id 255 and next node 0x40da 0x00ff_040dac00ff040d9c
2023-04-25 09:03:33.451699 INFO  BF_MC Write LAG node at addr 0x40da with id 255 and next node 0x40db 0x0000_00000000ff040dbc
2023-04-25 09:03:33.451709 INFO  BF_MC Write LAG node at addr 0x40db with id 255 and next node 0x40dc 0x00ff_040dcc00ff040dbc
2023-04-25 09:03:33.451719 INFO  BF_MC Write LAG node at addr 0x40dc with id 255 and next node 0x40dd 0x0000_00000000ff040ddc
2023-04-25 09:03:33.451730 INFO  BF_MC Write LAG node at addr 0x40dd with id 255 and next node 0x40de 0x00ff_040dec00ff040ddc
2023-04-25 09:03:33.451739 INFO  BF_MC Write LAG node at addr 0x40de with id 255 and next node 0x40df 0x0000_00000000ff040dfc
2023-04-25 09:03:33.451748 INFO  BF_MC Write LAG node at addr 0x40df with id 255 and next node 0x40e0 0x00ff_040e0c00ff040dfc
2023-04-25 09:03:33.451758 INFO  BF_MC Write LAG node at addr 0x40e0 with id 255 and next node 0x40e1 0x0000_00000000ff040e1c
2023-04-25 09:03:33.451771 INFO  BF_MC Write LAG node at addr 0x40e1 with id 255 and next node 0x40e2 0x00ff_040e2c00ff040e1c
2023-04-25 09:03:33.451783 INFO  BF_MC Write LAG node at addr 0x40e2 with id 255 and next node 0x40e3 0x0000_00000000ff040e3c
2023-04-25 09:03:33.451792 INFO  BF_MC Write LAG node at addr 0x40e3 with id 255 and next node 0x40e4 0x00ff_040e4c00ff040e3c
2023-04-25 09:03:33.451801 INFO  BF_MC Write LAG node at addr 0x40e4 with id 255 and next node 0x40e5 0x0000_00000000ff040e5c
2023-04-25 09:03:33.451810 INFO  BF_MC Write LAG node at addr 0x40e5 with id 255 and next node 0x40e6 0x00ff_040e6c00ff040e5c
2023-04-25 09:03:33.451820 INFO  BF_MC Write LAG node at addr 0x40e6 with id 255 and next node 0x40e7 0x0000_00000000ff040e7c
2023-04-25 09:03:33.451829 INFO  BF_MC Write LAG node at addr 0x40e7 with id 255 and next node 0x40e8 0x00ff_040e8c00ff040e7c
2023-04-25 09:03:33.451838 INFO  BF_MC Write LAG node at addr 0x40e8 with id 255 and next node 0x40e9 0x0000_00000000ff040e9c
2023-04-25 09:03:33.451852 INFO  BF_MC Write LAG node at addr 0x40e9 with id 255 and next node 0x40ea 0x00ff_040eac00ff040e9c
2023-04-25 09:03:33.451862 INFO  BF_MC Write LAG node at addr 0x40ea with id 255 and next node 0x40eb 0x0000_00000000ff040ebc
2023-04-25 09:03:33.451871 INFO  BF_MC Write LAG node at addr 0x40eb with id 255 and next node 0x40ec 0x00ff_040ecc00ff040ebc
2023-04-25 09:03:33.451881 INFO  BF_MC Write LAG node at addr 0x40ec with id 255 and next node 0x40ed 0x0000_00000000ff040edc
2023-04-25 09:03:33.451890 INFO  BF_MC Write LAG node at addr 0x40ed with id 255 and next node 0x40ee 0x00ff_040eec00ff040edc
2023-04-25 09:03:33.451900 INFO  BF_MC Write LAG node at addr 0x40ee with id 255 and next node 0x40ef 0x0000_00000000ff040efc
2023-04-25 09:03:33.451909 INFO  BF_MC Write LAG node at addr 0x40ef with id 255 and next node 0x40f0 0x00ff_040f0c00ff040efc
2023-04-25 09:03:33.451918 INFO  BF_MC Write LAG node at addr 0x40f0 with id 255 and next node 0x40f1 0x0000_00000000ff040f1c
2023-04-25 09:03:33.451928 INFO  BF_MC Write LAG node at addr 0x40f1 with id 255 and next node 0x40f2 0x00ff_040f2c00ff040f1c
2023-04-25 09:03:33.451937 INFO  BF_MC Write LAG node at addr 0x40f2 with id 255 and next node 0x40f3 0x0000_00000000ff040f3c
2023-04-25 09:03:33.451946 INFO  BF_MC Write LAG node at addr 0x40f3 with id 255 and next node 0x40f4 0x00ff_040f4c00ff040f3c
2023-04-25 09:03:33.451955 INFO  BF_MC Write LAG node at addr 0x40f4 with id 255 and next node 0x40f5 0x0000_00000000ff040f5c
2023-04-25 09:03:33.451967 INFO  BF_MC Write LAG node at addr 0x40f5 with id 255 and next node 0x40f6 0x00ff_040f6c00ff040f5c
2023-04-25 09:03:33.451977 INFO  BF_MC Write LAG node at addr 0x40f6 with id 255 and next node 0x40f7 0x0000_00000000ff040f7c
2023-04-25 09:03:33.451986 INFO  BF_MC Write LAG node at addr 0x40f7 with id 255 and next node 0x40f8 0x00ff_040f8c00ff040f7c
2023-04-25 09:03:33.451995 INFO  BF_MC Write LAG node at addr 0x40f8 with id 255 and next node 0x40f9 0x0000_00000000ff040f9c
2023-04-25 09:03:33.452025 INFO  BF_MC Write LAG node at addr 0x40f9 with id 255 and next node 0x40fa 0x00ff_040fac00ff040f9c
2023-04-25 09:03:33.452035 INFO  BF_MC Write LAG node at addr 0x40fa with id 255 and next node 0x40fb 0x0000_00000000ff040fbc
2023-04-25 09:03:33.452044 INFO  BF_MC Write LAG node at addr 0x40fb with id 255 and next node 0x40fc 0x00ff_040fcc00ff040fbc
2023-04-25 09:03:33.452054 INFO  BF_MC Write LAG node at addr 0x40fc with id 255 and next node 0x40fd 0x0000_00000000ff040fdc
2023-04-25 09:03:33.452064 INFO  BF_MC Write LAG node at addr 0x40fd with id 255 and next node 0x40fe 0x00ff_040fec00ff040fdc
2023-04-25 09:03:33.452074 INFO  BF_MC Write LAG node at addr 0x40fe with id 255 and next node 0x40ff 0x0000_00000000ff040ffc
2023-04-25 09:03:33.452083 INFO  BF_MC Write LAG node at addr 0x40ff with id 255 and next node 0x4100 0x00ff_04100c00ff040ffc
2023-04-25 09:03:33.452093 INFO  BF_MC Write LAG node at addr 0x4100 with id 255 and next node 0x4101 0x0000_00000000ff04101c
2023-04-25 09:03:33.452103 INFO  BF_MC Write LAG node at addr 0x4101 with id 255 and next node 0x4102 0x00ff_04102c00ff04101c
2023-04-25 09:03:33.452112 INFO  BF_MC Write LAG node at addr 0x4102 with id 255 and next node 0x4103 0x0000_00000000ff04103c
2023-04-25 09:03:33.452124 INFO  BF_MC Write LAG node at addr 0x4103 with id 255 and next node 0 0x00ff_00000c00ff04103c
2023-04-25 09:03:33.452140 INFO  BF_MC Allocated RDM addresses 0x51e0 - 0x51ff
2023-04-25 09:03:33.452150 INFO  BF_MC Write L1End node at addr 0x51e0, rid 0, l2 0x4101
2023-04-25 09:03:33.452160 INFO  BF_MC Write L1End node at addr 0x51e1, rid 0, l2 0x4100
2023-04-25 09:03:33.452169 INFO  BF_MC Write L1End node at addr 0x51e2, rid 0, l2 0x40ff
2023-04-25 09:03:33.452179 INFO  BF_MC Write L1End node at addr 0x51e3, rid 0, l2 0x40fe
2023-04-25 09:03:33.452188 INFO  BF_MC Write L1End node at addr 0x51e4, rid 0, l2 0x40fd
2023-04-25 09:03:33.452198 INFO  BF_MC Write L1End node at addr 0x51e5, rid 0, l2 0x40fc
2023-04-25 09:03:33.452207 INFO  BF_MC Write L1End node at addr 0x51e6, rid 0, l2 0x40fb
2023-04-25 09:03:33.452221 INFO  BF_MC Write L1End node at addr 0x51e7, rid 0, l2 0x40fa
2023-04-25 09:03:33.452231 INFO  BF_MC Write L1End node at addr 0x51e8, rid 0, l2 0x40f8
2023-04-25 09:03:33.452241 INFO  BF_MC Write L1End node at addr 0x51e9, rid 0, l2 0x40f6
2023-04-25 09:03:33.452251 INFO  BF_MC Write L1End node at addr 0x51ea, rid 0, l2 0x40f4
2023-04-25 09:03:33.452260 INFO  BF_MC Write L1End node at addr 0x51eb, rid 0, l2 0x40f2
2023-04-25 09:03:33.452269 INFO  BF_MC Write L1End node at addr 0x51ec, rid 0, l2 0x40f0
2023-04-25 09:03:33.452279 INFO  BF_MC Write L1End node at addr 0x51ed, rid 0, l2 0x40ee
2023-04-25 09:03:33.452288 INFO  BF_MC Write L1End node at addr 0x51ee, rid 0, l2 0x40ec
2023-04-25 09:03:33.452297 INFO  BF_MC Write L1End node at addr 0x51ef, rid 0, l2 0x40ea
2023-04-25 09:03:33.452310 INFO  BF_MC Write L1End node at addr 0x51f0, rid 0, l2 0x40e8
2023-04-25 09:03:33.452319 INFO  BF_MC Write L1End node at addr 0x51f1, rid 0, l2 0x40e6
2023-04-25 09:03:33.452329 INFO  BF_MC Write L1End node at addr 0x51f2, rid 0, l2 0x40e4
2023-04-25 09:03:33.452338 INFO  BF_MC Write L1End node at addr 0x51f3, rid 0, l2 0x40e0
2023-04-25 09:03:33.452360 INFO  BF_MC Write L1End node at addr 0x51f4, rid 0, l2 0x40dc
2023-04-25 09:03:33.452369 INFO  BF_MC Write L1End node at addr 0x51f5, rid 0, l2 0x40d8
2023-04-25 09:03:33.452377 INFO  BF_MC Write L1End node at addr 0x51f6, rid 0, l2 0x40d4
2023-04-25 09:03:33.452422 INFO  BF_MC Write L1End node at addr 0x51f7, rid 0, l2 0x40cc
2023-04-25 09:03:33.452434 INFO  BF_MC Write L1End node at addr 0x51f8, rid 0, l2 0x40c4
2023-04-25 09:03:33.452444 INFO  BF_MC Write L1End node at addr 0x51f9, rid 0, l2 0x40bc
2023-04-25 09:03:33.452453 INFO  BF_MC Write L1End node at addr 0x51fa, rid 0, l2 0x40a0
2023-04-25 09:03:33.452463 INFO  BF_MC Write L1End node at addr 0x51fb, rid 0, l2 0x4087
2023-04-25 09:03:33.452472 INFO  BF_MC Write L1End node at addr 0x51fc, rid 0, l2 0x406e
2023-04-25 09:03:33.452484 INFO  BF_MC Write L1End node at addr 0x51fd, rid 0, l2 0x4055
2023-04-25 09:03:33.452498 INFO  BF_MC Write L1End node at addr 0x51fe, rid 0, l2 0x403c
2023-04-25 09:03:33.452508 INFO  BF_MC Write L1End node at addr 0x51ff, rid 0, l2 0x4000
2023-04-25 09:03:33.452519 INFO  BF_MC Allocated RDM addresses 0x6000 - 0x6103
2023-04-25 09:03:33.452529 INFO  BF_MC Write LAG node at addr 0x6000 with id 255 and next node 0x6001 0x0000_00000000ff06001c
2023-04-25 09:03:33.452539 INFO  BF_MC Write LAG node at addr 0x6001 with id 255 and next node 0x6002 0x00ff_06002c00ff06001c
2023-04-25 09:03:33.452548 INFO  BF_MC Write LAG node at addr 0x6002 with id 255 and next node 0x6003 0x0000_00000000ff06003c
2023-04-25 09:03:33.452558 INFO  BF_MC Write LAG node at addr 0x6003 with id 255 and next node 0x6004 0x00ff_06004c00ff06003c
2023-04-25 09:03:33.452568 INFO  BF_MC Write LAG node at addr 0x6004 with id 255 and next node 0x6005 0x0000_00000000ff06005c
2023-04-25 09:03:33.452578 INFO  BF_MC Write LAG node at addr 0x6005 with id 255 and next node 0x6006 0x00ff_06006c00ff06005c
2023-04-25 09:03:33.452588 INFO  BF_MC Write LAG node at addr 0x6006 with id 255 and next node 0x6007 0x0000_00000000ff06007c
2023-04-25 09:03:33.452597 INFO  BF_MC Write LAG node at addr 0x6007 with id 255 and next node 0x6008 0x00ff_06008c00ff06007c
2023-04-25 09:03:33.452607 INFO  BF_MC Write LAG node at addr 0x6008 with id 255 and next node 0x6009 0x0000_00000000ff06009c
2023-04-25 09:03:33.452616 INFO  BF_MC Write LAG node at addr 0x6009 with id 255 and next node 0x600a 0x00ff_0600ac00ff06009c
2023-04-25 09:03:33.452626 INFO  BF_MC Write LAG node at addr 0x600a with id 255 and next node 0x600b 0x0000_00000000ff0600bc
2023-04-25 09:03:33.452636 INFO  BF_MC Write LAG node at addr 0x600b with id 255 and next node 0x600c 0x00ff_0600cc00ff0600bc
2023-04-25 09:03:33.452645 INFO  BF_MC Write LAG node at addr 0x600c with id 255 and next node 0x600d 0x0000_00000000ff0600dc
2023-04-25 09:03:33.452655 INFO  BF_MC Write LAG node at addr 0x600d with id 255 and next node 0x600e 0x00ff_0600ec00ff0600dc
2023-04-25 09:03:33.452665 INFO  BF_MC Write LAG node at addr 0x600e with id 255 and next node 0x600f 0x0000_00000000ff0600fc
2023-04-25 09:03:33.452688 INFO  BF_MC Write LAG node at addr 0x600f with id 255 and next node 0x6010 0x00ff_06010c00ff0600fc
2023-04-25 09:03:33.452699 INFO  BF_MC Write LAG node at addr 0x6010 with id 255 and next node 0x6011 0x0000_00000000ff06011c
2023-04-25 09:03:33.452724 INFO  BF_MC Write LAG node at addr 0x6011 with id 255 and next node 0x6012 0x00ff_06012c00ff06011c
2023-04-25 09:03:33.452736 INFO  BF_MC Write LAG node at addr 0x6012 with id 255 and next node 0x6013 0x0000_00000000ff06013c
2023-04-25 09:03:33.452746 INFO  BF_MC Write LAG node at addr 0x6013 with id 255 and next node 0x6014 0x00ff_06014c00ff06013c
2023-04-25 09:03:33.452755 INFO  BF_MC Write LAG node at addr 0x6014 with id 255 and next node 0x6015 0x0000_00000000ff06015c
2023-04-25 09:03:33.452764 INFO  BF_MC Write LAG node at addr 0x6015 with id 255 and next node 0x6016 0x00ff_06016c00ff06015c
2023-04-25 09:03:33.452773 INFO  BF_MC Write LAG node at addr 0x6016 with id 255 and next node 0x6017 0x0000_00000000ff06017c
2023-04-25 09:03:33.452783 INFO  BF_MC Write LAG node at addr 0x6017 with id 255 and next node 0x6018 0x00ff_06018c00ff06017c
2023-04-25 09:03:33.452792 INFO  BF_MC Write LAG node at addr 0x6018 with id 255 and next node 0x6019 0x0000_00000000ff06019c
2023-04-25 09:03:33.452802 INFO  BF_MC Write LAG node at addr 0x6019 with id 255 and next node 0x601a 0x00ff_0601ac00ff06019c
2023-04-25 09:03:33.452811 INFO  BF_MC Write LAG node at addr 0x601a with id 255 and next node 0x601b 0x0000_00000000ff0601bc
2023-04-25 09:03:33.452820 INFO  BF_MC Write LAG node at addr 0x601b with id 255 and next node 0x601c 0x00ff_0601cc00ff0601bc
2023-04-25 09:03:33.452829 INFO  BF_MC Write LAG node at addr 0x601c with id 255 and next node 0x601d 0x0000_00000000ff0601dc
2023-04-25 09:03:33.452839 INFO  BF_MC Write LAG node at addr 0x601d with id 255 and next node 0x601e 0x00ff_0601ec00ff0601dc
2023-04-25 09:03:33.452857 INFO  BF_MC Write LAG node at addr 0x601e with id 255 and next node 0x601f 0x0000_00000000ff0601fc
2023-04-25 09:03:33.452867 INFO  BF_MC Write LAG node at addr 0x601f with id 255 and next node 0x6020 0x00ff_06020c00ff0601fc
2023-04-25 09:03:33.452876 INFO  BF_MC Write LAG node at addr 0x6020 with id 255 and next node 0x6021 0x0000_00000000ff06021c
2023-04-25 09:03:33.452885 INFO  BF_MC Write LAG node at addr 0x6021 with id 255 and next node 0x6022 0x00ff_06022c00ff06021c
2023-04-25 09:03:33.452894 INFO  BF_MC Write LAG node at addr 0x6022 with id 255 and next node 0x6023 0x0000_00000000ff06023c
2023-04-25 09:03:33.452903 INFO  BF_MC Write LAG node at addr 0x6023 with id 255 and next node 0x6024 0x00ff_06024c00ff06023c
2023-04-25 09:03:33.452912 INFO  BF_MC Write LAG node at addr 0x6024 with id 255 and next node 0x6025 0x0000_00000000ff06025c
2023-04-25 09:03:33.452922 INFO  BF_MC Write LAG node at addr 0x6025 with id 255 and next node 0x6026 0x00ff_06026c00ff06025c
2023-04-25 09:03:33.452931 INFO  BF_MC Write LAG node at addr 0x6026 with id 255 and next node 0x6027 0x0000_00000000ff06027c
2023-04-25 09:03:33.452940 INFO  BF_MC Write LAG node at addr 0x6027 with id 255 and next node 0x6028 0x00ff_06028c00ff06027c
2023-04-25 09:03:33.452949 INFO  BF_MC Write LAG node at addr 0x6028 with id 255 and next node 0x6029 0x0000_00000000ff06029c
2023-04-25 09:03:33.452958 INFO  BF_MC Write LAG node at addr 0x6029 with id 255 and next node 0x602a 0x00ff_0602ac00ff06029c
2023-04-25 09:03:33.452968 INFO  BF_MC Write LAG node at addr 0x602a with id 255 and next node 0x602b 0x0000_00000000ff0602bc
2023-04-25 09:03:33.452977 INFO  BF_MC Write LAG node at addr 0x602b with id 255 and next node 0x602c 0x00ff_0602cc00ff0602bc
2023-04-25 09:03:33.452986 INFO  BF_MC Write LAG node at addr 0x602c with id 255 and next node 0x602d 0x0000_00000000ff0602dc
2023-04-25 09:03:33.452995 INFO  BF_MC Write LAG node at addr 0x602d with id 255 and next node 0x602e 0x00ff_0602ec00ff0602dc
2023-04-25 09:03:33.453004 INFO  BF_MC Write LAG node at addr 0x602e with id 255 and next node 0x602f 0x0000_00000000ff0602fc
2023-04-25 09:03:33.453023 INFO  BF_MC Write LAG node at addr 0x602f with id 255 and next node 0x6030 0x00ff_06030c00ff0602fc
2023-04-25 09:03:33.453033 INFO  BF_MC Write LAG node at addr 0x6030 with id 255 and next node 0x6031 0x0000_00000000ff06031c
2023-04-25 09:03:33.453042 INFO  BF_MC Write LAG node at addr 0x6031 with id 255 and next node 0x6032 0x00ff_06032c00ff06031c
2023-04-25 09:03:33.453052 INFO  BF_MC Write LAG node at addr 0x6032 with id 255 and next node 0x6033 0x0000_00000000ff06033c
2023-04-25 09:03:33.453061 INFO  BF_MC Write LAG node at addr 0x6033 with id 255 and next node 0x6034 0x00ff_06034c00ff06033c
2023-04-25 09:03:33.453070 INFO  BF_MC Write LAG node at addr 0x6034 with id 255 and next node 0x6035 0x0000_00000000ff06035c
2023-04-25 09:03:33.453079 INFO  BF_MC Write LAG node at addr 0x6035 with id 255 and next node 0x6036 0x00ff_06036c00ff06035c
2023-04-25 09:03:33.453088 INFO  BF_MC Write LAG node at addr 0x6036 with id 255 and next node 0x6037 0x0000_00000000ff06037c
2023-04-25 09:03:33.453097 INFO  BF_MC Write LAG node at addr 0x6037 with id 255 and next node 0x6038 0x00ff_06038c00ff06037c
2023-04-25 09:03:33.453107 INFO  BF_MC Write LAG node at addr 0x6038 with id 255 and next node 0x6039 0x0000_00000000ff06039c
2023-04-25 09:03:33.453133 INFO  BF_MC Write LAG node at addr 0x6039 with id 255 and next node 0x603a 0x00ff_0603ac00ff06039c
2023-04-25 09:03:33.453145 INFO  BF_MC Write LAG node at addr 0x603a with id 255 and next node 0x603b 0x0000_00000000ff0603bc
2023-04-25 09:03:33.453155 INFO  BF_MC Write LAG node at addr 0x603b with id 255 and next node 0x603c 0x00ff_0603cc00ff0603bc
2023-04-25 09:03:33.453164 INFO  BF_MC Write LAG node at addr 0x603c with id 255 and next node 0x603d 0x0000_00000000ff0603dc
2023-04-25 09:03:33.453174 INFO  BF_MC Write LAG node at addr 0x603d with id 255 and next node 0x603e 0x00ff_0603ec00ff0603dc
2023-04-25 09:03:33.453184 INFO  BF_MC Write LAG node at addr 0x603e with id 255 and next node 0x603f 0x0000_00000000ff0603fc
2023-04-25 09:03:33.453193 INFO  BF_MC Write LAG node at addr 0x603f with id 255 and next node 0x6040 0x00ff_06040c00ff0603fc
2023-04-25 09:03:33.453207 INFO  BF_MC Write LAG node at addr 0x6040 with id 255 and next node 0x6041 0x0000_00000000ff06041c
2023-04-25 09:03:33.453219 INFO  BF_MC Write LAG node at addr 0x6041 with id 255 and next node 0x6042 0x00ff_06042c00ff06041c
2023-04-25 09:03:33.453229 INFO  BF_MC Write LAG node at addr 0x6042 with id 255 and next node 0x6043 0x0000_00000000ff06043c
2023-04-25 09:03:33.453238 INFO  BF_MC Write LAG node at addr 0x6043 with id 255 and next node 0x6044 0x00ff_06044c00ff06043c
2023-04-25 09:03:33.453248 INFO  BF_MC Write LAG node at addr 0x6044 with id 255 and next node 0x6045 0x0000_00000000ff06045c
2023-04-25 09:03:33.453258 INFO  BF_MC Write LAG node at addr 0x6045 with id 255 and next node 0x6046 0x00ff_06046c00ff06045c
2023-04-25 09:03:33.453268 INFO  BF_MC Write LAG node at addr 0x6046 with id 255 and next node 0x6047 0x0000_00000000ff06047c
2023-04-25 09:03:33.453278 INFO  BF_MC Write LAG node at addr 0x6047 with id 255 and next node 0x6048 0x00ff_06048c00ff06047c
2023-04-25 09:03:33.453287 INFO  BF_MC Write LAG node at addr 0x6048 with id 255 and next node 0x6049 0x0000_00000000ff06049c
2023-04-25 09:03:33.453297 INFO  BF_MC Write LAG node at addr 0x6049 with id 255 and next node 0x604a 0x00ff_0604ac00ff06049c
2023-04-25 09:03:33.453306 INFO  BF_MC Write LAG node at addr 0x604a with id 255 and next node 0x604b 0x0000_00000000ff0604bc
2023-04-25 09:03:33.453316 INFO  BF_MC Write LAG node at addr 0x604b with id 255 and next node 0x604c 0x00ff_0604cc00ff0604bc
2023-04-25 09:03:33.453326 INFO  BF_MC Write LAG node at addr 0x604c with id 255 and next node 0x604d 0x0000_00000000ff0604dc
2023-04-25 09:03:33.453336 INFO  BF_MC Write LAG node at addr 0x604d with id 255 and next node 0x604e 0x00ff_0604ec00ff0604dc
2023-04-25 09:03:33.453346 INFO  BF_MC Write LAG node at addr 0x604e with id 255 and next node 0x604f 0x0000_00000000ff0604fc
2023-04-25 09:03:33.453361 INFO  BF_MC Write LAG node at addr 0x604f with id 255 and next node 0x6050 0x00ff_06050c00ff0604fc
2023-04-25 09:03:33.453379 INFO  BF_MC Write LAG node at addr 0x6050 with id 255 and next node 0x6051 0x0000_00000000ff06051c
2023-04-25 09:03:33.453390 INFO  BF_MC Write LAG node at addr 0x6051 with id 255 and next node 0x6052 0x00ff_06052c00ff06051c
2023-04-25 09:03:33.453400 INFO  BF_MC Write LAG node at addr 0x6052 with id 255 and next node 0x6053 0x0000_00000000ff06053c
2023-04-25 09:03:33.453409 INFO  BF_MC Write LAG node at addr 0x6053 with id 255 and next node 0x6054 0x00ff_06054c00ff06053c
2023-04-25 09:03:33.453419 INFO  BF_MC Write LAG node at addr 0x6054 with id 255 and next node 0x6055 0x0000_00000000ff06055c
2023-04-25 09:03:33.453429 INFO  BF_MC Write LAG node at addr 0x6055 with id 255 and next node 0x6056 0x00ff_06056c00ff06055c
2023-04-25 09:03:33.453438 INFO  BF_MC Write LAG node at addr 0x6056 with id 255 and next node 0x6057 0x0000_00000000ff06057c
2023-04-25 09:03:33.453448 INFO  BF_MC Write LAG node at addr 0x6057 with id 255 and next node 0x6058 0x00ff_06058c00ff06057c
2023-04-25 09:03:33.453458 INFO  BF_MC Write LAG node at addr 0x6058 with id 255 and next node 0x6059 0x0000_00000000ff06059c
2023-04-25 09:03:33.453468 INFO  BF_MC Write LAG node at addr 0x6059 with id 255 and next node 0x605a 0x00ff_0605ac00ff06059c
2023-04-25 09:03:33.453495 INFO  BF_MC Write LAG node at addr 0x605a with id 255 and next node 0x605b 0x0000_00000000ff0605bc
2023-04-25 09:03:33.453504 INFO  BF_MC Write LAG node at addr 0x605b with id 255 and next node 0x605c 0x00ff_0605cc00ff0605bc
2023-04-25 09:03:33.453513 INFO  BF_MC Write LAG node at addr 0x605c with id 255 and next node 0x605d 0x0000_00000000ff0605dc
2023-04-25 09:03:33.453523 INFO  BF_MC Write LAG node at addr 0x605d with id 255 and next node 0x605e 0x00ff_0605ec00ff0605dc
2023-04-25 09:03:33.453532 INFO  BF_MC Write LAG node at addr 0x605e with id 255 and next node 0x605f 0x0000_00000000ff0605fc
2023-04-25 09:03:33.453541 INFO  BF_MC Write LAG node at addr 0x605f with id 255 and next node 0x6060 0x00ff_06060c00ff0605fc
2023-04-25 09:03:33.453550 INFO  BF_MC Write LAG node at addr 0x6060 with id 255 and next node 0x6061 0x0000_00000000ff06061c
2023-04-25 09:03:33.453562 INFO  BF_MC Write LAG node at addr 0x6061 with id 255 and next node 0x6062 0x00ff_06062c00ff06061c
2023-04-25 09:03:33.453575 INFO  BF_MC Write LAG node at addr 0x6062 with id 255 and next node 0x6063 0x0000_00000000ff06063c
2023-04-25 09:03:33.453585 INFO  BF_MC Write LAG node at addr 0x6063 with id 255 and next node 0x6064 0x00ff_06064c00ff06063c
2023-04-25 09:03:33.453594 INFO  BF_MC Write LAG node at addr 0x6064 with id 255 and next node 0x6065 0x0000_00000000ff06065c
2023-04-25 09:03:33.453603 INFO  BF_MC Write LAG node at addr 0x6065 with id 255 and next node 0x6066 0x00ff_06066c00ff06065c
2023-04-25 09:03:33.453612 INFO  BF_MC Write LAG node at addr 0x6066 with id 255 and next node 0x6067 0x0000_00000000ff06067c
2023-04-25 09:03:33.453622 INFO  BF_MC Write LAG node at addr 0x6067 with id 255 and next node 0x6068 0x00ff_06068c00ff06067c
2023-04-25 09:03:33.453631 INFO  BF_MC Write LAG node at addr 0x6068 with id 255 and next node 0x6069 0x0000_00000000ff06069c
2023-04-25 09:03:33.453640 INFO  BF_MC Write LAG node at addr 0x6069 with id 255 and next node 0x606a 0x00ff_0606ac00ff06069c
2023-04-25 09:03:33.453649 INFO  BF_MC Write LAG node at addr 0x606a with id 255 and next node 0x606b 0x0000_00000000ff0606bc
2023-04-25 09:03:33.453658 INFO  BF_MC Write LAG node at addr 0x606b with id 255 and next node 0x606c 0x00ff_0606cc00ff0606bc
2023-04-25 09:03:33.453667 INFO  BF_MC Write LAG node at addr 0x606c with id 255 and next node 0x606d 0x0000_00000000ff0606dc
2023-04-25 09:03:33.453677 INFO  BF_MC Write LAG node at addr 0x606d with id 255 and next node 0x606e 0x00ff_0606ec00ff0606dc
2023-04-25 09:03:33.453686 INFO  BF_MC Write LAG node at addr 0x606e with id 255 and next node 0x606f 0x0000_00000000ff0606fc
2023-04-25 09:03:33.453697 INFO  BF_MC Write LAG node at addr 0x606f with id 255 and next node 0x6070 0x00ff_06070c00ff0606fc
2023-04-25 09:03:33.453711 INFO  BF_MC Write LAG node at addr 0x6070 with id 255 and next node 0x6071 0x0000_00000000ff06071c
2023-04-25 09:03:33.453721 INFO  BF_MC Write LAG node at addr 0x6071 with id 255 and next node 0x6072 0x00ff_06072c00ff06071c
2023-04-25 09:03:33.453730 INFO  BF_MC Write LAG node at addr 0x6072 with id 255 and next node 0x6073 0x0000_00000000ff06073c
2023-04-25 09:03:33.453739 INFO  BF_MC Write LAG node at addr 0x6073 with id 255 and next node 0x6074 0x00ff_06074c00ff06073c
2023-04-25 09:03:33.453748 INFO  BF_MC Write LAG node at addr 0x6074 with id 255 and next node 0x6075 0x0000_00000000ff06075c
2023-04-25 09:03:33.460676 INFO  BF_MC Write LAG node at addr 0x6075 with id 255 and next node 0x6076 0x00ff_06076c00ff06075c
2023-04-25 09:03:33.460705 INFO  BF_MC Write LAG node at addr 0x6076 with id 255 and next node 0x6077 0x0000_00000000ff06077c
2023-04-25 09:03:33.460717 INFO  BF_MC Write LAG node at addr 0x6077 with id 255 and next node 0x6078 0x00ff_06078c00ff06077c
2023-04-25 09:03:33.460739 INFO  BF_MC Write LAG node at addr 0x6078 with id 255 and next node 0x6079 0x0000_00000000ff06079c
2023-04-25 09:03:33.460749 INFO  BF_MC Write LAG node at addr 0x6079 with id 255 and next node 0x607a 0x00ff_0607ac00ff06079c
2023-04-25 09:03:33.460759 INFO  BF_MC Write LAG node at addr 0x607a with id 255 and next node 0x607b 0x0000_00000000ff0607bc
2023-04-25 09:03:33.460769 INFO  BF_MC Write LAG node at addr 0x607b with id 255 and next node 0x607c 0x00ff_0607cc00ff0607bc
2023-04-25 09:03:33.460779 INFO  BF_MC Write LAG node at addr 0x607c with id 255 and next node 0x607d 0x0000_00000000ff0607dc
2023-04-25 09:03:33.460789 INFO  BF_MC Write LAG node at addr 0x607d with id 255 and next node 0x607e 0x00ff_0607ec00ff0607dc
2023-04-25 09:03:33.460799 INFO  BF_MC Write LAG node at addr 0x607e with id 255 and next node 0x607f 0x0000_00000000ff0607fc
2023-04-25 09:03:33.460809 INFO  BF_MC Write LAG node at addr 0x607f with id 255 and next node 0x6080 0x00ff_06080c00ff0607fc
2023-04-25 09:03:33.460819 INFO  BF_MC Write LAG node at addr 0x6080 with id 255 and next node 0x6081 0x0000_00000000ff06081c
2023-04-25 09:03:33.460829 INFO  BF_MC Write LAG node at addr 0x6081 with id 255 and next node 0x6082 0x00ff_06082c00ff06081c
2023-04-25 09:03:33.460839 INFO  BF_MC Write LAG node at addr 0x6082 with id 255 and next node 0x6083 0x0000_00000000ff06083c
2023-04-25 09:03:33.460849 INFO  BF_MC Write LAG node at addr 0x6083 with id 255 and next node 0x6084 0x00ff_06084c00ff06083c
2023-04-25 09:03:33.460859 INFO  BF_MC Write LAG node at addr 0x6084 with id 255 and next node 0x6085 0x0000_00000000ff06085c
2023-04-25 09:03:33.460882 INFO  BF_MC Write LAG node at addr 0x6085 with id 255 and next node 0x6086 0x00ff_06086c00ff06085c
2023-04-25 09:03:33.460892 INFO  BF_MC Write LAG node at addr 0x6086 with id 255 and next node 0x6087 0x0000_00000000ff06087c
2023-04-25 09:03:33.460919 INFO  BF_MC Write LAG node at addr 0x6087 with id 255 and next node 0x6088 0x00ff_06088c00ff06087c
2023-04-25 09:03:33.460932 INFO  BF_MC Write LAG node at addr 0x6088 with id 255 and next node 0x6089 0x0000_00000000ff06089c
2023-04-25 09:03:33.460953 INFO  BF_MC Write LAG node at addr 0x6089 with id 255 and next node 0x608a 0x00ff_0608ac00ff06089c
2023-04-25 09:03:33.460974 INFO  BF_MC Write LAG node at addr 0x608a with id 255 and next node 0x608b 0x0000_00000000ff0608bc
2023-04-25 09:03:33.460987 INFO  BF_MC Write LAG node at addr 0x608b with id 255 and next node 0x608c 0x00ff_0608cc00ff0608bc
2023-04-25 09:03:33.461003 INFO  BF_MC Write LAG node at addr 0x608c with id 255 and next node 0x608d 0x0000_00000000ff0608dc
2023-04-25 09:03:33.461016 INFO  BF_MC Write LAG node at addr 0x608d with id 255 and next node 0x608e 0x00ff_0608ec00ff0608dc
2023-04-25 09:03:33.461032 INFO  BF_MC Write LAG node at addr 0x608e with id 255 and next node 0x608f 0x0000_00000000ff0608fc
2023-04-25 09:03:33.461045 INFO  BF_MC Write LAG node at addr 0x608f with id 255 and next node 0x6090 0x00ff_06090c00ff0608fc
2023-04-25 09:03:33.461058 INFO  BF_MC Write LAG node at addr 0x6090 with id 255 and next node 0x6091 0x0000_00000000ff06091c
2023-04-25 09:03:33.461084 INFO  BF_MC Write LAG node at addr 0x6091 with id 255 and next node 0x6092 0x00ff_06092c00ff06091c
2023-04-25 09:03:33.461096 INFO  BF_MC Write LAG node at addr 0x6092 with id 255 and next node 0x6093 0x0000_00000000ff06093c
2023-04-25 09:03:33.461108 INFO  BF_MC Write LAG node at addr 0x6093 with id 255 and next node 0x6094 0x00ff_06094c00ff06093c
2023-04-25 09:03:33.461121 INFO  BF_MC Write LAG node at addr 0x6094 with id 255 and next node 0x6095 0x0000_00000000ff06095c
2023-04-25 09:03:33.461133 INFO  BF_MC Write LAG node at addr 0x6095 with id 255 and next node 0x6096 0x00ff_06096c00ff06095c
2023-04-25 09:03:33.461145 INFO  BF_MC Write LAG node at addr 0x6096 with id 255 and next node 0x6097 0x0000_00000000ff06097c
2023-04-25 09:03:33.461157 INFO  BF_MC Write LAG node at addr 0x6097 with id 255 and next node 0x6098 0x00ff_06098c00ff06097c
2023-04-25 09:03:33.461169 INFO  BF_MC Write LAG node at addr 0x6098 with id 255 and next node 0x6099 0x0000_00000000ff06099c
2023-04-25 09:03:33.461186 INFO  BF_MC Write LAG node at addr 0x6099 with id 255 and next node 0x609a 0x00ff_0609ac00ff06099c
2023-04-25 09:03:33.461198 INFO  BF_MC Write LAG node at addr 0x609a with id 255 and next node 0x609b 0x0000_00000000ff0609bc
2023-04-25 09:03:33.461211 INFO  BF_MC Write LAG node at addr 0x609b with id 255 and next node 0x609c 0x00ff_0609cc00ff0609bc
2023-04-25 09:03:33.461223 INFO  BF_MC Write LAG node at addr 0x609c with id 255 and next node 0x609d 0x0000_00000000ff0609dc
2023-04-25 09:03:33.461235 INFO  BF_MC Write LAG node at addr 0x609d with id 255 and next node 0x609e 0x00ff_0609ec00ff0609dc
2023-04-25 09:03:33.461247 INFO  BF_MC Write LAG node at addr 0x609e with id 255 and next node 0x609f 0x0000_00000000ff0609fc
2023-04-25 09:03:33.461259 INFO  BF_MC Write LAG node at addr 0x609f with id 255 and next node 0x60a0 0x00ff_060a0c00ff0609fc
2023-04-25 09:03:33.461271 INFO  BF_MC Write LAG node at addr 0x60a0 with id 255 and next node 0x60a1 0x0000_00000000ff060a1c
2023-04-25 09:03:33.461287 INFO  BF_MC Write LAG node at addr 0x60a1 with id 255 and next node 0x60a2 0x00ff_060a2c00ff060a1c
2023-04-25 09:03:33.461299 INFO  BF_MC Write LAG node at addr 0x60a2 with id 255 and next node 0x60a3 0x0000_00000000ff060a3c
2023-04-25 09:03:33.461321 INFO  BF_MC Write LAG node at addr 0x60a3 with id 255 and next node 0x60a4 0x00ff_060a4c00ff060a3c
2023-04-25 09:03:33.461337 INFO  BF_MC Write LAG node at addr 0x60a4 with id 255 and next node 0x60a5 0x0000_00000000ff060a5c
2023-04-25 09:03:33.461350 INFO  BF_MC Write LAG node at addr 0x60a5 with id 255 and next node 0x60a6 0x00ff_060a6c00ff060a5c
2023-04-25 09:03:33.461362 INFO  BF_MC Write LAG node at addr 0x60a6 with id 255 and next node 0x60a7 0x0000_00000000ff060a7c
2023-04-25 09:03:33.461378 INFO  BF_MC Write LAG node at addr 0x60a7 with id 255 and next node 0x60a8 0x00ff_060a8c00ff060a7c
2023-04-25 09:03:33.461390 INFO  BF_MC Write LAG node at addr 0x60a8 with id 255 and next node 0x60a9 0x0000_00000000ff060a9c
2023-04-25 09:03:33.461403 INFO  BF_MC Write LAG node at addr 0x60a9 with id 255 and next node 0x60aa 0x00ff_060aac00ff060a9c
2023-04-25 09:03:33.461414 INFO  BF_MC Write LAG node at addr 0x60aa with id 255 and next node 0x60ab 0x0000_00000000ff060abc
2023-04-25 09:03:33.461427 INFO  BF_MC Write LAG node at addr 0x60ab with id 255 and next node 0x60ac 0x00ff_060acc00ff060abc
2023-04-25 09:03:33.461439 INFO  BF_MC Write LAG node at addr 0x60ac with id 255 and next node 0x60ad 0x0000_00000000ff060adc
2023-04-25 09:03:33.461451 INFO  BF_MC Write LAG node at addr 0x60ad with id 255 and next node 0x60ae 0x00ff_060aec00ff060adc
2023-04-25 09:03:33.461463 INFO  BF_MC Write LAG node at addr 0x60ae with id 255 and next node 0x60af 0x0000_00000000ff060afc
2023-04-25 09:03:33.461478 INFO  BF_MC Write LAG node at addr 0x60af with id 255 and next node 0x60b0 0x00ff_060b0c00ff060afc
2023-04-25 09:03:33.461491 INFO  BF_MC Write LAG node at addr 0x60b0 with id 255 and next node 0x60b1 0x0000_00000000ff060b1c
2023-04-25 09:03:33.461512 INFO  BF_MC Write LAG node at addr 0x60b1 with id 255 and next node 0x60b2 0x00ff_060b2c00ff060b1c
2023-04-25 09:03:33.461525 INFO  BF_MC Write LAG node at addr 0x60b2 with id 255 and next node 0x60b3 0x0000_00000000ff060b3c
2023-04-25 09:03:33.461537 INFO  BF_MC Write LAG node at addr 0x60b3 with id 255 and next node 0x60b4 0x00ff_060b4c00ff060b3c
2023-04-25 09:03:33.461549 INFO  BF_MC Write LAG node at addr 0x60b4 with id 255 and next node 0x60b5 0x0000_00000000ff060b5c
2023-04-25 09:03:33.461561 INFO  BF_MC Write LAG node at addr 0x60b5 with id 255 and next node 0x60b6 0x00ff_060b6c00ff060b5c
2023-04-25 09:03:33.461573 INFO  BF_MC Write LAG node at addr 0x60b6 with id 255 and next node 0x60b7 0x0000_00000000ff060b7c
2023-04-25 09:03:33.461585 INFO  BF_MC Write LAG node at addr 0x60b7 with id 255 and next node 0x60b8 0x00ff_060b8c00ff060b7c
2023-04-25 09:03:33.461597 INFO  BF_MC Write LAG node at addr 0x60b8 with id 255 and next node 0x60b9 0x0000_00000000ff060b9c
2023-04-25 09:03:33.461609 INFO  BF_MC Write LAG node at addr 0x60b9 with id 255 and next node 0x60ba 0x00ff_060bac00ff060b9c
2023-04-25 09:03:33.461621 INFO  BF_MC Write LAG node at addr 0x60ba with id 255 and next node 0x60bb 0x0000_00000000ff060bbc
2023-04-25 09:03:33.461633 INFO  BF_MC Write LAG node at addr 0x60bb with id 255 and next node 0x60bc 0x00ff_060bcc00ff060bbc
2023-04-25 09:03:33.461645 INFO  BF_MC Write LAG node at addr 0x60bc with id 255 and next node 0x60bd 0x0000_00000000ff060bdc
2023-04-25 09:03:33.461657 INFO  BF_MC Write LAG node at addr 0x60bd with id 255 and next node 0x60be 0x00ff_060bec00ff060bdc
2023-04-25 09:03:33.461679 INFO  BF_MC Write LAG node at addr 0x60be with id 255 and next node 0x60bf 0x0000_00000000ff060bfc
2023-04-25 09:03:33.461694 INFO  BF_MC Write LAG node at addr 0x60bf with id 255 and next node 0x60c0 0x00ff_060c0c00ff060bfc
2023-04-25 09:03:33.461707 INFO  BF_MC Write LAG node at addr 0x60c0 with id 255 and next node 0x60c1 0x0000_00000000ff060c1c
2023-04-25 09:03:33.461721 INFO  BF_MC Write LAG node at addr 0x60c1 with id 255 and next node 0x60c2 0x00ff_060c2c00ff060c1c
2023-04-25 09:03:33.461733 INFO  BF_MC Write LAG node at addr 0x60c2 with id 255 and next node 0x60c3 0x0000_00000000ff060c3c
2023-04-25 09:03:33.461745 INFO  BF_MC Write LAG node at addr 0x60c3 with id 255 and next node 0x60c4 0x00ff_060c4c00ff060c3c
2023-04-25 09:03:33.461757 INFO  BF_MC Write LAG node at addr 0x60c4 with id 255 and next node 0x60c5 0x0000_00000000ff060c5c
2023-04-25 09:03:33.461772 INFO  BF_MC Write LAG node at addr 0x60c5 with id 255 and next node 0x60c6 0x00ff_060c6c00ff060c5c
2023-04-25 09:03:33.461784 INFO  BF_MC Write LAG node at addr 0x60c6 with id 255 and next node 0x60c7 0x0000_00000000ff060c7c
2023-04-25 09:03:33.461799 INFO  BF_MC Write LAG node at addr 0x60c7 with id 255 and next node 0x60c8 0x00ff_060c8c00ff060c7c
2023-04-25 09:03:33.461811 INFO  BF_MC Write LAG node at addr 0x60c8 with id 255 and next node 0x60c9 0x0000_00000000ff060c9c
2023-04-25 09:03:33.461826 INFO  BF_MC Write LAG node at addr 0x60c9 with id 255 and next node 0x60ca 0x00ff_060cac00ff060c9c
2023-04-25 09:03:33.461838 INFO  BF_MC Write LAG node at addr 0x60ca with id 255 and next node 0x60cb 0x0000_00000000ff060cbc
2023-04-25 09:03:33.461852 INFO  BF_MC Write LAG node at addr 0x60cb with id 255 and next node 0x60cc 0x00ff_060ccc00ff060cbc
2023-04-25 09:03:33.461864 INFO  BF_MC Write LAG node at addr 0x60cc with id 255 and next node 0x60cd 0x0000_00000000ff060cdc
2023-04-25 09:03:33.461879 INFO  BF_MC Write LAG node at addr 0x60cd with id 255 and next node 0x60ce 0x00ff_060cec00ff060cdc
2023-04-25 09:03:33.461891 INFO  BF_MC Write LAG node at addr 0x60ce with id 255 and next node 0x60cf 0x0000_00000000ff060cfc
2023-04-25 09:03:33.461907 INFO  BF_MC Write LAG node at addr 0x60cf with id 255 and next node 0x60d0 0x00ff_060d0c00ff060cfc
2023-04-25 09:03:33.461919 INFO  BF_MC Write LAG node at addr 0x60d0 with id 255 and next node 0x60d1 0x0000_00000000ff060d1c
2023-04-25 09:03:33.461931 INFO  BF_MC Write LAG node at addr 0x60d1 with id 255 and next node 0x60d2 0x00ff_060d2c00ff060d1c
2023-04-25 09:03:33.461952 INFO  BF_MC Write LAG node at addr 0x60d2 with id 255 and next node 0x60d3 0x0000_00000000ff060d3c
2023-04-25 09:03:33.461965 INFO  BF_MC Write LAG node at addr 0x60d3 with id 255 and next node 0x60d4 0x00ff_060d4c00ff060d3c
2023-04-25 09:03:33.461977 INFO  BF_MC Write LAG node at addr 0x60d4 with id 255 and next node 0x60d5 0x0000_00000000ff060d5c
2023-04-25 09:03:33.461989 INFO  BF_MC Write LAG node at addr 0x60d5 with id 255 and next node 0x60d6 0x00ff_060d6c00ff060d5c
2023-04-25 09:03:33.462004 INFO  BF_MC Write LAG node at addr 0x60d6 with id 255 and next node 0x60d7 0x0000_00000000ff060d7c
2023-04-25 09:03:33.462017 INFO  BF_MC Write LAG node at addr 0x60d7 with id 255 and next node 0x60d8 0x00ff_060d8c00ff060d7c
2023-04-25 09:03:33.462034 INFO  BF_MC Write LAG node at addr 0x60d8 with id 255 and next node 0x60d9 0x0000_00000000ff060d9c
2023-04-25 09:03:33.462051 INFO  BF_MC Write LAG node at addr 0x60d9 with id 255 and next node 0x60da 0x00ff_060dac00ff060d9c
2023-04-25 09:03:33.462064 INFO  BF_MC Write LAG node at addr 0x60da with id 255 and next node 0x60db 0x0000_00000000ff060dbc
2023-04-25 09:03:33.462076 INFO  BF_MC Write LAG node at addr 0x60db with id 255 and next node 0x60dc 0x00ff_060dcc00ff060dbc
2023-04-25 09:03:33.462088 INFO  BF_MC Write LAG node at addr 0x60dc with id 255 and next node 0x60dd 0x0000_00000000ff060ddc
2023-04-25 09:03:33.462100 INFO  BF_MC Write LAG node at addr 0x60dd with id 255 and next node 0x60de 0x00ff_060dec00ff060ddc
2023-04-25 09:03:33.462113 INFO  BF_MC Write LAG node at addr 0x60de with id 255 and next node 0x60df 0x0000_00000000ff060dfc
2023-04-25 09:03:33.462125 INFO  BF_MC Write LAG node at addr 0x60df with id 255 and next node 0x60e0 0x00ff_060e0c00ff060dfc
2023-04-25 09:03:33.462137 INFO  BF_MC Write LAG node at addr 0x60e0 with id 255 and next node 0x60e1 0x0000_00000000ff060e1c
2023-04-25 09:03:33.462152 INFO  BF_MC Write LAG node at addr 0x60e1 with id 255 and next node 0x60e2 0x00ff_060e2c00ff060e1c
2023-04-25 09:03:33.462164 INFO  BF_MC Write LAG node at addr 0x60e2 with id 255 and next node 0x60e3 0x0000_00000000ff060e3c
2023-04-25 09:03:33.462177 INFO  BF_MC Write LAG node at addr 0x60e3 with id 255 and next node 0x60e4 0x00ff_060e4c00ff060e3c
2023-04-25 09:03:33.462188 INFO  BF_MC Write LAG node at addr 0x60e4 with id 255 and next node 0x60e5 0x0000_00000000ff060e5c
2023-04-25 09:03:33.462201 INFO  BF_MC Write LAG node at addr 0x60e5 with id 255 and next node 0x60e6 0x00ff_060e6c00ff060e5c
2023-04-25 09:03:33.462213 INFO  BF_MC Write LAG node at addr 0x60e6 with id 255 and next node 0x60e7 0x0000_00000000ff060e7c
2023-04-25 09:03:33.462225 INFO  BF_MC Write LAG node at addr 0x60e7 with id 255 and next node 0x60e8 0x00ff_060e8c00ff060e7c
2023-04-25 09:03:33.462237 INFO  BF_MC Write LAG node at addr 0x60e8 with id 255 and next node 0x60e9 0x0000_00000000ff060e9c
2023-04-25 09:03:33.462252 INFO  BF_MC Write LAG node at addr 0x60e9 with id 255 and next node 0x60ea 0x00ff_060eac00ff060e9c
2023-04-25 09:03:33.462264 INFO  BF_MC Write LAG node at addr 0x60ea with id 255 and next node 0x60eb 0x0000_00000000ff060ebc
2023-04-25 09:03:33.462276 INFO  BF_MC Write LAG node at addr 0x60eb with id 255 and next node 0x60ec 0x00ff_060ecc00ff060ebc
2023-04-25 09:03:33.462288 INFO  BF_MC Write LAG node at addr 0x60ec with id 255 and next node 0x60ed 0x0000_00000000ff060edc
2023-04-25 09:03:33.462300 INFO  BF_MC Write LAG node at addr 0x60ed with id 255 and next node 0x60ee 0x00ff_060eec00ff060edc
2023-04-25 09:03:33.462312 INFO  BF_MC Write LAG node at addr 0x60ee with id 255 and next node 0x60ef 0x0000_00000000ff060efc
2023-04-25 09:03:33.462324 INFO  BF_MC Write LAG node at addr 0x60ef with id 255 and next node 0x60f0 0x00ff_060f0c00ff060efc
2023-04-25 09:03:33.462344 INFO  BF_MC Write LAG node at addr 0x60f0 with id 255 and next node 0x60f1 0x0000_00000000ff060f1c
2023-04-25 09:03:33.462357 INFO  BF_MC Write LAG node at addr 0x60f1 with id 255 and next node 0x60f2 0x00ff_060f2c00ff060f1c
2023-04-25 09:03:33.462377 INFO  BF_MC Write LAG node at addr 0x60f2 with id 255 and next node 0x60f3 0x0000_00000000ff060f3c
2023-04-25 09:03:33.462399 INFO  BF_MC Write LAG node at addr 0x60f3 with id 255 and next node 0x60f4 0x00ff_060f4c00ff060f3c
2023-04-25 09:03:33.462415 INFO  BF_MC Write LAG node at addr 0x60f4 with id 255 and next node 0x60f5 0x0000_00000000ff060f5c
2023-04-25 09:03:33.462427 INFO  BF_MC Write LAG node at addr 0x60f5 with id 255 and next node 0x60f6 0x00ff_060f6c00ff060f5c
2023-04-25 09:03:33.462439 INFO  BF_MC Write LAG node at addr 0x60f6 with id 255 and next node 0x60f7 0x0000_00000000ff060f7c
2023-04-25 09:03:33.462455 INFO  BF_MC Write LAG node at addr 0x60f7 with id 255 and next node 0x60f8 0x00ff_060f8c00ff060f7c
2023-04-25 09:03:33.462467 INFO  BF_MC Write LAG node at addr 0x60f8 with id 255 and next node 0x60f9 0x0000_00000000ff060f9c
2023-04-25 09:03:33.462482 INFO  BF_MC Write LAG node at addr 0x60f9 with id 255 and next node 0x60fa 0x00ff_060fac00ff060f9c
2023-04-25 09:03:33.462495 INFO  BF_MC Write LAG node at addr 0x60fa with id 255 and next node 0x60fb 0x0000_00000000ff060fbc
2023-04-25 09:03:33.462509 INFO  BF_MC Write LAG node at addr 0x60fb with id 255 and next node 0x60fc 0x00ff_060fcc00ff060fbc
2023-04-25 09:03:33.462522 INFO  BF_MC Write LAG node at addr 0x60fc with id 255 and next node 0x60fd 0x0000_00000000ff060fdc
2023-04-25 09:03:33.462536 INFO  BF_MC Write LAG node at addr 0x60fd with id 255 and next node 0x60fe 0x00ff_060fec00ff060fdc
2023-04-25 09:03:33.462548 INFO  BF_MC Write LAG node at addr 0x60fe with id 255 and next node 0x60ff 0x0000_00000000ff060ffc
2023-04-25 09:03:33.462563 INFO  BF_MC Write LAG node at addr 0x60ff with id 255 and next node 0x6100 0x00ff_06100c00ff060ffc
2023-04-25 09:03:33.462575 INFO  BF_MC Write LAG node at addr 0x6100 with id 255 and next node 0x6101 0x0000_00000000ff06101c
2023-04-25 09:03:33.462590 INFO  BF_MC Write LAG node at addr 0x6101 with id 255 and next node 0x6102 0x00ff_06102c00ff06101c
2023-04-25 09:03:33.462602 INFO  BF_MC Write LAG node at addr 0x6102 with id 255 and next node 0x6103 0x0000_00000000ff06103c
2023-04-25 09:03:33.462614 INFO  BF_MC Write LAG node at addr 0x6103 with id 255 and next node 0 0x00ff_00000c00ff06103c
2023-04-25 09:03:33.462635 INFO  BF_MC Allocated RDM addresses 0x71e0 - 0x71ff
2023-04-25 09:03:33.462651 INFO  BF_MC Write L1End node at addr 0x71e0, rid 0, l2 0x6101
2023-04-25 09:03:33.462663 INFO  BF_MC Write L1End node at addr 0x71e1, rid 0, l2 0x6100
2023-04-25 09:03:33.462675 INFO  BF_MC Write L1End node at addr 0x71e2, rid 0, l2 0x60ff
2023-04-25 09:03:33.462687 INFO  BF_MC Write L1End node at addr 0x71e3, rid 0, l2 0x60fe
2023-04-25 09:03:33.462698 INFO  BF_MC Write L1End node at addr 0x71e4, rid 0, l2 0x60fd
2023-04-25 09:03:33.462710 INFO  BF_MC Write L1End node at addr 0x71e5, rid 0, l2 0x60fc
2023-04-25 09:03:33.462721 INFO  BF_MC Write L1End node at addr 0x71e6, rid 0, l2 0x60fb
2023-04-25 09:03:33.462733 INFO  BF_MC Write L1End node at addr 0x71e7, rid 0, l2 0x60fa
2023-04-25 09:03:33.462752 INFO  BF_MC Write L1End node at addr 0x71e8, rid 0, l2 0x60f8
2023-04-25 09:03:33.462769 INFO  BF_MC Write L1End node at addr 0x71e9, rid 0, l2 0x60f6
2023-04-25 09:03:33.462781 INFO  BF_MC Write L1End node at addr 0x71ea, rid 0, l2 0x60f4
2023-04-25 09:03:33.462800 INFO  BF_MC Write L1End node at addr 0x71eb, rid 0, l2 0x60f2
2023-04-25 09:03:33.462812 INFO  BF_MC Write L1End node at addr 0x71ec, rid 0, l2 0x60f0
2023-04-25 09:03:33.462827 INFO  BF_MC Write L1End node at addr 0x71ed, rid 0, l2 0x60ee
2023-04-25 09:03:33.462839 INFO  BF_MC Write L1End node at addr 0x71ee, rid 0, l2 0x60ec
2023-04-25 09:03:33.462851 INFO  BF_MC Write L1End node at addr 0x71ef, rid 0, l2 0x60ea
2023-04-25 09:03:33.462862 INFO  BF_MC Write L1End node at addr 0x71f0, rid 0, l2 0x60e8
2023-04-25 09:03:33.462874 INFO  BF_MC Write L1End node at addr 0x71f1, rid 0, l2 0x60e6
2023-04-25 09:03:33.462888 INFO  BF_MC Write L1End node at addr 0x71f2, rid 0, l2 0x60e4
2023-04-25 09:03:33.462900 INFO  BF_MC Write L1End node at addr 0x71f3, rid 0, l2 0x60e0
2023-04-25 09:03:33.462921 INFO  BF_MC Write L1End node at addr 0x71f4, rid 0, l2 0x60dc
2023-04-25 09:03:33.462933 INFO  BF_MC Write L1End node at addr 0x71f5, rid 0, l2 0x60d8
2023-04-25 09:03:33.462945 INFO  BF_MC Write L1End node at addr 0x71f6, rid 0, l2 0x60d4
2023-04-25 09:03:33.462957 INFO  BF_MC Write L1End node at addr 0x71f7, rid 0, l2 0x60cc
2023-04-25 09:03:33.462968 INFO  BF_MC Write L1End node at addr 0x71f8, rid 0, l2 0x60c4
2023-04-25 09:03:33.462980 INFO  BF_MC Write L1End node at addr 0x71f9, rid 0, l2 0x60bc
2023-04-25 09:03:33.462991 INFO  BF_MC Write L1End node at addr 0x71fa, rid 0, l2 0x60a0
2023-04-25 09:03:33.463007 INFO  BF_MC Write L1End node at addr 0x71fb, rid 0, l2 0x6087
2023-04-25 09:03:33.463019 INFO  BF_MC Write L1End node at addr 0x71fc, rid 0, l2 0x606e
2023-04-25 09:03:33.463030 INFO  BF_MC Write L1End node at addr 0x71fd, rid 0, l2 0x6055
2023-04-25 09:03:33.463043 INFO  BF_MC Write L1End node at addr 0x71fe, rid 0, l2 0x603c
2023-04-25 09:03:33.463054 INFO  BF_MC Write L1End node at addr 0x71ff, rid 0, l2 0x6000
2023-04-25 09:03:33.539755 INFO  BF_MC mc_mgr_add_device: Device 0 add successful.
2023-04-25 09:03:33.540887 INFO  BF_TM New device discovered... start TM init
2023-04-25 09:03:33.540927 INFO  BF_TM bf_tm_tofino_cfg: Tofino SKU is 2
2023-04-25 09:03:33.540955 INFO  BF_TM bf_tm_tofino_cfg: Tofino TM total cells - 266240
2023-04-25 09:03:33.540981 INFO  BF_TM PPG Structures initialized
2023-04-25 09:03:33.541190 INFO  BF_TM TM on device 0 is ready for hw configurations
2023-04-25 09:03:33.541211 INFO  BF_TM TM: set clock speed to 1220000000 for dev 0
2023-04-25 09:03:33.541221 INFO  BF_TM TM: set chip part revision number, dev 0, part rev 1
2023-04-25 09:03:33.541230 INFO  BF_TM TM: device 0, device type set to ASIC
2023-04-25 09:03:33.541241 INFO  BF_TM TM: Configuring Tofino TM with default setting
2023-04-25 09:03:33.541251 INFO  BF_TM TM: Cells for 2 pkts - 40
2023-04-25 09:03:33.541260 INFO  BF_TM TM: Ingress Default PPG GMin limit - 40
2023-04-25 09:03:33.541269 INFO  BF_TM TM: Ingress PPG base limit in pool0 - 305
2023-04-25 09:03:33.541278 INFO  BF_TM TM: Ingress PPG GMin pool size - 11680
2023-04-25 09:03:33.541287 INFO  BF_TM TM: Ingress AP pool0 size - 89260
2023-04-25 09:03:33.541296 INFO  BF_TM TM: Ingress Skid pool size - 0
2023-04-25 09:03:33.541320 INFO  BF_TM TM: Ingress Mirror pool size - 1460
2023-04-25 09:03:33.541329 INFO  BF_TM TM: Egress Q GMin limit - 20
2023-04-25 09:03:33.541337 INFO  BF_TM TM: Egress Q base limit in AP pool0 - 13
2023-04-25 09:03:33.541346 INFO  BF_TM TM: Egress Q GMin pool size - 46080
2023-04-25 09:03:33.541354 INFO  BF_TM TM: Egress AP pool0 size - 30284
2023-04-25 09:03:33.541363 INFO  BF_TM TM: Egress AP pool3 size reserved for MC PRE FIFO - 12288
2023-04-25 09:03:33.541371 INFO  BF_TM TM: Egress Mirror pool size - 1460
2023-04-25 09:03:33.541380 INFO  BF_TM TM: Egress UC CT size  - 4096
2023-04-25 09:03:33.541388 INFO  BF_TM TM: Egress MC CT size  - 8192
2023-04-25 09:03:33.541410 INFO  BF_TM CAA block Ready Status = 0x3ffffff
2023-04-25 09:03:33.541420 INFO  BF_TM CAA block Ready
2023-04-25 09:03:33.541450 INFO  BF_TM CLC.CLM block Ready Status = 0xfffffff
2023-04-25 09:03:33.541461 INFO  BF_TM CLC.CLM block Ready
2023-04-25 09:03:33.541472 INFO  BF_TM QLC block[0] Ready Status = 0xffffffff
2023-04-25 09:03:33.541482 INFO  BF_TM QLC block[1] Ready Status = 0xf
2023-04-25 09:03:33.541492 INFO  BF_TM QLC block Ready
2023-04-25 09:03:33.541502 INFO  BF_TM PSC block Ready Status = 0xffffffff
2023-04-25 09:03:33.541527 INFO  BF_TM PSC block Ready
2023-04-25 09:03:33.541540 INFO  BF_TM Wac Mem init Done Status = 0x1
2023-04-25 09:03:33.541548 INFO  BF_TM Wac Mem init Complete 
2023-04-25 09:03:33.541558 INFO  BF_TM Qac Mem init Done Status = 0x1
2023-04-25 09:03:33.541566 INFO  BF_TM Qac Mem init Complete 
2023-04-25 09:03:33.541575 INFO  BF_TM SCH Mem init Complete 
2023-04-25 09:03:33.541584 INFO  BF_TM PRC Map Mem init done status = 0x1
2023-04-25 09:03:33.541593 INFO  BF_TM PRC Map Mem init Complete 
2023-04-25 09:03:33.541648 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ig_pool: Set default values for Ingress Pools
2023-04-25 09:03:33.541681 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541696 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541705 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541714 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541723 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541732 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541740 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541749 WARN  BF_TM Traffic Manager buffer pool 0 pfc limit is higher or equal to pool size. PFC might not trigger based on pool usage
2023-04-25 09:03:33.541771 INFO  BF_TM TM: bf_tm_tofino_set_default_for_ppg: Set default values for PPGs
2023-04-25 09:03:33.541942 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[0]=0x4
2023-04-25 09:03:33.541960 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[1]=0x4
2023-04-25 09:03:33.541971 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[2]=0x4
2023-04-25 09:03:33.541981 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[3]=0x4
2023-04-25 09:03:33.541991 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[4]=0x4
2023-04-25 09:03:33.542001 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[5]=0x4
2023-04-25 09:03:33.542012 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[6]=0x4
2023-04-25 09:03:33.542022 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[7]=0x4
2023-04-25 09:03:33.542032 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[8]=0x4
2023-04-25 09:03:33.542042 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[9]=0x4
2023-04-25 09:03:33.542052 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[10]=0x4
2023-04-25 09:03:33.542063 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[11]=0x4
2023-04-25 09:03:33.542073 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[12]=0x4
2023-04-25 09:03:33.542083 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[13]=0x4
2023-04-25 09:03:33.542093 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[14]=0x4
2023-04-25 09:03:33.542103 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[15]=0x4
2023-04-25 09:03:33.542114 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[16]=0x4
2023-04-25 09:03:33.542124 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[17]=0x4
2023-04-25 09:03:33.542134 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[18]=0x4
2023-04-25 09:03:33.542144 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[19]=0x4
2023-04-25 09:03:33.542155 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[20]=0x4
2023-04-25 09:03:33.542170 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[21]=0x4
2023-04-25 09:03:33.542181 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[22]=0x4
2023-04-25 09:03:33.542192 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[23]=0x4
2023-04-25 09:03:33.542202 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[24]=0x4
2023-04-25 09:03:33.542212 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[25]=0x4
2023-04-25 09:03:33.542222 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[26]=0x4
2023-04-25 09:03:33.542232 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[27]=0x4
2023-04-25 09:03:33.542242 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[28]=0x4
2023-04-25 09:03:33.542252 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[29]=0x4
2023-04-25 09:03:33.542269 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[30]=0x4
2023-04-25 09:03:33.542295 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 WAC hyst[31]=0x4
2023-04-25 09:03:33.542305 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 WAC 1 hyst items
2023-04-25 09:03:33.542316 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[0]=0x4
2023-04-25 09:03:33.542327 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[1]=0x4
2023-04-25 09:03:33.542338 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[2]=0x4
2023-04-25 09:03:33.542348 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[3]=0x4
2023-04-25 09:03:33.542359 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[4]=0x4
2023-04-25 09:03:33.542369 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[5]=0x4
2023-04-25 09:03:33.542380 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[6]=0x4
2023-04-25 09:03:33.542391 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[7]=0x4
2023-04-25 09:03:33.542402 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[8]=0x4
2023-04-25 09:03:33.542412 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[9]=0x4
2023-04-25 09:03:33.542423 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[10]=0x4
2023-04-25 09:03:33.542433 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[11]=0x4
2023-04-25 09:03:33.542444 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[12]=0x4
2023-04-25 09:03:33.542455 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[13]=0x4
2023-04-25 09:03:33.542465 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[14]=0x4
2023-04-25 09:03:33.542476 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[15]=0x4
2023-04-25 09:03:33.542486 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[16]=0x4
2023-04-25 09:03:33.542497 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[17]=0x4
2023-04-25 09:03:33.542507 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[18]=0x4
2023-04-25 09:03:33.542519 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[19]=0x4
2023-04-25 09:03:33.542535 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[20]=0x4
2023-04-25 09:03:33.542546 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[21]=0x4
2023-04-25 09:03:33.542556 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[22]=0x4
2023-04-25 09:03:33.542567 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[23]=0x4
2023-04-25 09:03:33.542577 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[24]=0x4
2023-04-25 09:03:33.542588 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[25]=0x4
2023-04-25 09:03:33.542598 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[26]=0x4
2023-04-25 09:03:33.542608 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[27]=0x4
2023-04-25 09:03:33.542619 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[28]=0x4
2023-04-25 09:03:33.542645 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[29]=0x4
2023-04-25 09:03:33.542655 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[30]=0x4
2023-04-25 09:03:33.542665 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 WAC hyst[31]=0x4
2023-04-25 09:03:33.542674 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 WAC 1 hyst items
2023-04-25 09:03:33.544586 INFO  BF_TM TM: bf_tm_tofino_set_egress_tm_default: Set default values for egress TM
2023-04-25 09:03:33.544627 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[0]=0x4
2023-04-25 09:03:33.544640 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[1]=0x4
2023-04-25 09:03:33.544651 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[2]=0x4
2023-04-25 09:03:33.544662 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[3]=0x4
2023-04-25 09:03:33.544675 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[4]=0x4
2023-04-25 09:03:33.544689 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[5]=0x4
2023-04-25 09:03:33.544700 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[6]=0x4
2023-04-25 09:03:33.544710 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[7]=0x4
2023-04-25 09:03:33.544721 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[8]=0x4
2023-04-25 09:03:33.544731 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[9]=0x4
2023-04-25 09:03:33.544748 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[10]=0x4
2023-04-25 09:03:33.544759 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[11]=0x4
2023-04-25 09:03:33.544769 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[12]=0x4
2023-04-25 09:03:33.544780 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[13]=0x4
2023-04-25 09:03:33.544790 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[14]=0x4
2023-04-25 09:03:33.544800 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[15]=0x4
2023-04-25 09:03:33.544811 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[16]=0x4
2023-04-25 09:03:33.544837 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[17]=0x4
2023-04-25 09:03:33.544847 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[18]=0x4
2023-04-25 09:03:33.544857 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[19]=0x4
2023-04-25 09:03:33.544867 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[20]=0x4
2023-04-25 09:03:33.544878 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[21]=0x4
2023-04-25 09:03:33.544888 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[22]=0x4
2023-04-25 09:03:33.544898 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[23]=0x4
2023-04-25 09:03:33.544908 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[24]=0x4
2023-04-25 09:03:33.544918 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[25]=0x4
2023-04-25 09:03:33.544928 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[26]=0x4
2023-04-25 09:03:33.544938 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[27]=0x4
2023-04-25 09:03:33.544948 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[28]=0x4
2023-04-25 09:03:33.544959 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[29]=0x4
2023-04-25 09:03:33.544969 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[30]=0x4
2023-04-25 09:03:33.544979 INFO  BF_TM Restore dev 0 l_pipe 0 p_pipe 1 QAC hyst[31]=0x4
2023-04-25 09:03:33.544988 INFO  BF_TM dev 0 l_pipe 0 p_pipe 1 QAC 1 hyst items
2023-04-25 09:03:33.544998 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[0]=0x4
2023-04-25 09:03:33.545008 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[1]=0x4
2023-04-25 09:03:33.545018 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[2]=0x4
2023-04-25 09:03:33.545030 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[3]=0x4
2023-04-25 09:03:33.545046 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[4]=0x4
2023-04-25 09:03:33.545056 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[5]=0x4
2023-04-25 09:03:33.545066 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[6]=0x4
2023-04-25 09:03:33.545076 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[7]=0x4
2023-04-25 09:03:33.545086 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[8]=0x4
2023-04-25 09:03:33.545096 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[9]=0x4
2023-04-25 09:03:33.545107 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[10]=0x4
2023-04-25 09:03:33.545117 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[11]=0x4
2023-04-25 09:03:33.545127 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[12]=0x4
2023-04-25 09:03:33.545137 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[13]=0x4
2023-04-25 09:03:33.545147 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[14]=0x4
2023-04-25 09:03:33.545157 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[15]=0x4
2023-04-25 09:03:33.545167 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[16]=0x4
2023-04-25 09:03:33.545177 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[17]=0x4
2023-04-25 09:03:33.545187 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[18]=0x4
2023-04-25 09:03:33.545197 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[19]=0x4
2023-04-25 09:03:33.545207 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[20]=0x4
2023-04-25 09:03:33.545217 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[21]=0x4
2023-04-25 09:03:33.545227 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[22]=0x4
2023-04-25 09:03:33.545242 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[23]=0x4
2023-04-25 09:03:33.545252 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[24]=0x4
2023-04-25 09:03:33.545262 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[25]=0x4
2023-04-25 09:03:33.545272 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[26]=0x4
2023-04-25 09:03:33.545283 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[27]=0x4
2023-04-25 09:03:33.545292 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[28]=0x4
2023-04-25 09:03:33.545302 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[29]=0x4
2023-04-25 09:03:33.545312 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[30]=0x4
2023-04-25 09:03:33.545323 INFO  BF_TM Restore dev 0 l_pipe 1 p_pipe 3 QAC hyst[31]=0x4
2023-04-25 09:03:33.545332 INFO  BF_TM dev 0 l_pipe 1 p_pipe 3 QAC 1 hyst items
2023-04-25 09:03:33.546743 INFO  BF_TM TM: bf_tm_tofino_set_default_for_eg_pool: Set default values for egress Pools
2023-04-25 09:03:33.546766 INFO  BF_TM TM: bf_tm_tofino_set_default_for_q: Set default values for egress queues
2023-04-25 09:03:33.550835 INFO  BF_TM TM: bf_tm_tofino_set_default_for_port: Set default values for egress ports
2023-04-25 09:03:33.550859 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550871 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550881 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550891 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550900 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550910 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550920 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550929 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550939 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550948 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550957 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550967 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550977 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550986 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.550996 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551005 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551015 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551025 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551034 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551043 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551053 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551069 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551079 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551088 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551098 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551107 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551117 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551126 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551139 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551153 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551163 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551173 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551182 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551192 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551218 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551228 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551238 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551248 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551258 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551268 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551278 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551288 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551298 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551308 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551319 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551329 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551338 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551348 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551359 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551374 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551384 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551394 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551404 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551414 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551424 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551434 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551444 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551454 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551464 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551474 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551483 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551496 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551510 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551521 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551530 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551540 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551566 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551575 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551584 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551594 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551604 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551614 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551624 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551633 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=1 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551643 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=2 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551652 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=3 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551662 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551671 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=5 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551685 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=6 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551695 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=7 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551704 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551714 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=9 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551723 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=10 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551733 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=11 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551743 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551752 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=13 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551762 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=14 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551771 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=15 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551781 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551790 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=17 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551800 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=18 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551809 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=19 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551819 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551828 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=21 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551838 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=22 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551847 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=23 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551861 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551872 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=25 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551882 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=26 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551892 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=27 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551902 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551911 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=29 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551922 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=30 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551932 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=31 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551941 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551950 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=33 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551960 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=34 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551974 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=35 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551984 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.551994 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=37 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552003 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=38 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552013 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=39 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552023 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552032 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=41 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552041 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=42 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552051 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=43 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552060 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552070 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=45 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552079 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=46 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552089 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=47 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552098 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552108 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=49 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552117 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=50 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552127 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=51 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552136 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552145 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=53 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552155 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=54 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552164 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=55 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552174 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552184 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=57 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552193 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=58 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552202 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=59 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552215 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552228 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=61 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552238 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=62 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552251 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=63 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552261 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552271 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=65 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552281 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=66 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552290 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=67 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552300 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552309 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=69 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552336 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=70 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552346 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=71 speed=2(0 on add) set 1 channels to speed=2, rc=0
2023-04-25 09:03:33.552453 INFO  BF_TM TM on device 0 start interrupt processing
2023-04-25 09:03:33.552700 DEBUG BF_TM TM: tm_start_cached_counters_timer:711 counter TIMER_START running dev 0 timer state 1
2023-04-25 09:03:33.552721 INFO  BF_TM TM on device 0 successfully initialized and configured
2023-04-25 09:03:33.552781 DEBUG BF_PM pm_pltfm_port_info_get:1164 dev : 0 : port : 1/0 (d_p=128) added to bf_pm_port_map_db
2023-04-25 09:03:33.552796 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/0
2023-04-25 09:03:33.552822 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/0 (d_p=129) added to bf_pm_port_map_db
2023-04-25 09:03:33.552833 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/1
2023-04-25 09:03:33.552846 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/2 (d_p=130) added to bf_pm_port_map_db
2023-04-25 09:03:33.552856 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/2
2023-04-25 09:03:33.552869 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 1/3 (d_p=131) added to bf_pm_port_map_db
2023-04-25 09:03:33.552879 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 1/3
2023-04-25 09:03:33.552894 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/0 (d_p=136) added to bf_pm_port_map_db
2023-04-25 09:03:33.552904 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/0
2023-04-25 09:03:33.552917 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/1 (d_p=137) added to bf_pm_port_map_db
2023-04-25 09:03:33.552929 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/1
2023-04-25 09:03:33.552948 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/2 (d_p=138) added to bf_pm_port_map_db
2023-04-25 09:03:33.552958 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/2
2023-04-25 09:03:33.552972 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 2/3 (d_p=139) added to bf_pm_port_map_db
2023-04-25 09:03:33.552982 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 2/3
2023-04-25 09:03:33.552995 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/0 (d_p=144) added to bf_pm_port_map_db
2023-04-25 09:03:33.553005 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/0
2023-04-25 09:03:33.553018 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/1 (d_p=145) added to bf_pm_port_map_db
2023-04-25 09:03:33.553027 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/1
2023-04-25 09:03:33.553040 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/2 (d_p=146) added to bf_pm_port_map_db
2023-04-25 09:03:33.553062 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/2
2023-04-25 09:03:33.553076 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 3/3 (d_p=147) added to bf_pm_port_map_db
2023-04-25 09:03:33.553104 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 3/3
2023-04-25 09:03:33.553118 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/0 (d_p=152) added to bf_pm_port_map_db
2023-04-25 09:03:33.553127 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/0
2023-04-25 09:03:33.553139 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/1 (d_p=153) added to bf_pm_port_map_db
2023-04-25 09:03:33.553148 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/1
2023-04-25 09:03:33.553161 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/2 (d_p=154) added to bf_pm_port_map_db
2023-04-25 09:03:33.553171 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/2
2023-04-25 09:03:33.553187 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 4/3 (d_p=155) added to bf_pm_port_map_db
2023-04-25 09:03:33.553197 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 4/3
2023-04-25 09:03:33.553209 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/0 (d_p=160) added to bf_pm_port_map_db
2023-04-25 09:03:33.553219 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/0
2023-04-25 09:03:33.553231 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/1 (d_p=161) added to bf_pm_port_map_db
2023-04-25 09:03:33.553241 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/1
2023-04-25 09:03:33.553253 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/2 (d_p=162) added to bf_pm_port_map_db
2023-04-25 09:03:33.553262 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/2
2023-04-25 09:03:33.553275 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 5/3 (d_p=163) added to bf_pm_port_map_db
2023-04-25 09:03:33.553284 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 5/3
2023-04-25 09:03:33.553303 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/0 (d_p=168) added to bf_pm_port_map_db
2023-04-25 09:03:33.553313 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/0
2023-04-25 09:03:33.553325 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/1 (d_p=169) added to bf_pm_port_map_db
2023-04-25 09:03:33.553335 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/1
2023-04-25 09:03:33.553347 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/2 (d_p=170) added to bf_pm_port_map_db
2023-04-25 09:03:33.553356 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/2
2023-04-25 09:03:33.553378 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 6/3 (d_p=171) added to bf_pm_port_map_db
2023-04-25 09:03:33.553387 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 6/3
2023-04-25 09:03:33.553410 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/0 (d_p=176) added to bf_pm_port_map_db
2023-04-25 09:03:33.553427 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/0
2023-04-25 09:03:33.553465 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/1 (d_p=177) added to bf_pm_port_map_db
2023-04-25 09:03:33.553480 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/1
2023-04-25 09:03:33.553501 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/2 (d_p=178) added to bf_pm_port_map_db
2023-04-25 09:03:33.553511 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/2
2023-04-25 09:03:33.553540 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 7/3 (d_p=179) added to bf_pm_port_map_db
2023-04-25 09:03:33.553553 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 7/3
2023-04-25 09:03:33.553576 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/0 (d_p=184) added to bf_pm_port_map_db
2023-04-25 09:03:33.553586 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/0
2023-04-25 09:03:33.553607 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/1 (d_p=185) added to bf_pm_port_map_db
2023-04-25 09:03:33.553617 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/1
2023-04-25 09:03:33.553638 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/2 (d_p=186) added to bf_pm_port_map_db
2023-04-25 09:03:33.553649 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/2
2023-04-25 09:03:33.553695 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 8/3 (d_p=187) added to bf_pm_port_map_db
2023-04-25 09:03:33.553710 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 8/3
2023-04-25 09:03:33.553733 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/0 (d_p=60) added to bf_pm_port_map_db
2023-04-25 09:03:33.553744 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/0
2023-04-25 09:03:33.553769 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/1 (d_p=61) added to bf_pm_port_map_db
2023-04-25 09:03:33.553784 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/1
2023-04-25 09:03:33.553823 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/2 (d_p=62) added to bf_pm_port_map_db
2023-04-25 09:03:33.553836 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/2
2023-04-25 09:03:33.553860 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 9/3 (d_p=63) added to bf_pm_port_map_db
2023-04-25 09:03:33.553871 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 9/3
2023-04-25 09:03:33.553894 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/0 (d_p=52) added to bf_pm_port_map_db
2023-04-25 09:03:33.553904 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/0
2023-04-25 09:03:33.553926 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/1 (d_p=53) added to bf_pm_port_map_db
2023-04-25 09:03:33.553941 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/1
2023-04-25 09:03:33.553964 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/2 (d_p=54) added to bf_pm_port_map_db
2023-04-25 09:03:33.553975 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/2
2023-04-25 09:03:33.553997 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 10/3 (d_p=55) added to bf_pm_port_map_db
2023-04-25 09:03:33.554014 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 10/3
2023-04-25 09:03:33.554040 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/0 (d_p=44) added to bf_pm_port_map_db
2023-04-25 09:03:33.554053 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/0
2023-04-25 09:03:33.554075 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/1 (d_p=45) added to bf_pm_port_map_db
2023-04-25 09:03:33.554085 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/1
2023-04-25 09:03:33.554109 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/2 (d_p=46) added to bf_pm_port_map_db
2023-04-25 09:03:33.554123 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/2
2023-04-25 09:03:33.554145 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 11/3 (d_p=47) added to bf_pm_port_map_db
2023-04-25 09:03:33.554155 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 11/3
2023-04-25 09:03:33.554182 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/0 (d_p=36) added to bf_pm_port_map_db
2023-04-25 09:03:33.554192 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/0
2023-04-25 09:03:33.554213 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/1 (d_p=37) added to bf_pm_port_map_db
2023-04-25 09:03:33.554226 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/1
2023-04-25 09:03:33.554253 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/2 (d_p=38) added to bf_pm_port_map_db
2023-04-25 09:03:33.554264 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/2
2023-04-25 09:03:33.554285 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 12/3 (d_p=39) added to bf_pm_port_map_db
2023-04-25 09:03:33.554301 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 12/3
2023-04-25 09:03:33.554322 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/0 (d_p=28) added to bf_pm_port_map_db
2023-04-25 09:03:33.554332 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/0
2023-04-25 09:03:33.554358 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/1 (d_p=29) added to bf_pm_port_map_db
2023-04-25 09:03:33.554375 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/1
2023-04-25 09:03:33.554400 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/2 (d_p=30) added to bf_pm_port_map_db
2023-04-25 09:03:33.554413 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/2
2023-04-25 09:03:33.554439 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 13/3 (d_p=31) added to bf_pm_port_map_db
2023-04-25 09:03:33.554453 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 13/3
2023-04-25 09:03:33.554474 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/0 (d_p=20) added to bf_pm_port_map_db
2023-04-25 09:03:33.554484 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/0
2023-04-25 09:03:33.554507 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/1 (d_p=21) added to bf_pm_port_map_db
2023-04-25 09:03:33.554517 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/1
2023-04-25 09:03:33.554538 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/2 (d_p=22) added to bf_pm_port_map_db
2023-04-25 09:03:33.554553 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/2
2023-04-25 09:03:33.554593 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 14/3 (d_p=23) added to bf_pm_port_map_db
2023-04-25 09:03:33.554604 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 14/3
2023-04-25 09:03:33.554626 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/0 (d_p=12) added to bf_pm_port_map_db
2023-04-25 09:03:33.554637 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/0
2023-04-25 09:03:33.554661 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/1 (d_p=13) added to bf_pm_port_map_db
2023-04-25 09:03:33.554674 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/1
2023-04-25 09:03:33.554697 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/2 (d_p=14) added to bf_pm_port_map_db
2023-04-25 09:03:33.554707 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/2
2023-04-25 09:03:33.554731 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 15/3 (d_p=15) added to bf_pm_port_map_db
2023-04-25 09:03:33.554748 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 15/3
2023-04-25 09:03:33.554772 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/0 (d_p=4) added to bf_pm_port_map_db
2023-04-25 09:03:33.554793 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/0
2023-04-25 09:03:33.554816 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/1 (d_p=5) added to bf_pm_port_map_db
2023-04-25 09:03:33.554833 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/1
2023-04-25 09:03:33.554856 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/2 (d_p=6) added to bf_pm_port_map_db
2023-04-25 09:03:33.554867 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/2
2023-04-25 09:03:33.554888 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 16/3 (d_p=7) added to bf_pm_port_map_db
2023-04-25 09:03:33.554903 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 16/3
2023-04-25 09:03:33.554945 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/0 (d_p=0) added to bf_pm_port_map_db
2023-04-25 09:03:33.554958 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/0
2023-04-25 09:03:33.554980 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/1 (d_p=1) added to bf_pm_port_map_db
2023-04-25 09:03:33.554990 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/1
2023-04-25 09:03:33.555011 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/2 (d_p=2) added to bf_pm_port_map_db
2023-04-25 09:03:33.555021 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/2
2023-04-25 09:03:33.555043 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 17/3 (d_p=3) added to bf_pm_port_map_db
2023-04-25 09:03:33.555054 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 17/3
2023-04-25 09:03:33.555077 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/0 (d_p=8) added to bf_pm_port_map_db
2023-04-25 09:03:33.555094 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/0
2023-04-25 09:03:33.555120 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/1 (d_p=9) added to bf_pm_port_map_db
2023-04-25 09:03:33.555133 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/1
2023-04-25 09:03:33.555156 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/2 (d_p=10) added to bf_pm_port_map_db
2023-04-25 09:03:33.555166 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/2
2023-04-25 09:03:33.555187 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 18/3 (d_p=11) added to bf_pm_port_map_db
2023-04-25 09:03:33.555196 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 18/3
2023-04-25 09:03:33.555219 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/0 (d_p=16) added to bf_pm_port_map_db
2023-04-25 09:03:33.555234 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/0
2023-04-25 09:03:33.555257 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/1 (d_p=17) added to bf_pm_port_map_db
2023-04-25 09:03:33.555267 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/1
2023-04-25 09:03:33.555288 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/2 (d_p=18) added to bf_pm_port_map_db
2023-04-25 09:03:33.555298 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/2
2023-04-25 09:03:33.555321 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 19/3 (d_p=19) added to bf_pm_port_map_db
2023-04-25 09:03:33.555337 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 19/3
2023-04-25 09:03:33.555358 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/0 (d_p=24) added to bf_pm_port_map_db
2023-04-25 09:03:33.555369 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/0
2023-04-25 09:03:33.555394 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/1 (d_p=25) added to bf_pm_port_map_db
2023-04-25 09:03:33.555407 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/1
2023-04-25 09:03:33.555428 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/2 (d_p=26) added to bf_pm_port_map_db
2023-04-25 09:03:33.555438 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/2
2023-04-25 09:03:33.555467 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 20/3 (d_p=27) added to bf_pm_port_map_db
2023-04-25 09:03:33.555481 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 20/3
2023-04-25 09:03:33.555506 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/0 (d_p=32) added to bf_pm_port_map_db
2023-04-25 09:03:33.555516 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/0
2023-04-25 09:03:33.555537 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/1 (d_p=33) added to bf_pm_port_map_db
2023-04-25 09:03:33.555548 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/1
2023-04-25 09:03:33.555568 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/2 (d_p=34) added to bf_pm_port_map_db
2023-04-25 09:03:33.555584 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/2
2023-04-25 09:03:33.555607 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 21/3 (d_p=35) added to bf_pm_port_map_db
2023-04-25 09:03:33.555617 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 21/3
2023-04-25 09:03:33.555638 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/0 (d_p=40) added to bf_pm_port_map_db
2023-04-25 09:03:33.555649 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/0
2023-04-25 09:03:33.555669 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/1 (d_p=41) added to bf_pm_port_map_db
2023-04-25 09:03:33.555699 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/1
2023-04-25 09:03:33.555723 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/2 (d_p=42) added to bf_pm_port_map_db
2023-04-25 09:03:33.555733 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/2
2023-04-25 09:03:33.555755 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 22/3 (d_p=43) added to bf_pm_port_map_db
2023-04-25 09:03:33.555766 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 22/3
2023-04-25 09:03:33.555787 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/0 (d_p=48) added to bf_pm_port_map_db
2023-04-25 09:03:33.555803 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/0
2023-04-25 09:03:33.555831 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/1 (d_p=49) added to bf_pm_port_map_db
2023-04-25 09:03:33.555845 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/1
2023-04-25 09:03:33.555870 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/2 (d_p=50) added to bf_pm_port_map_db
2023-04-25 09:03:33.555886 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/2
2023-04-25 09:03:33.555908 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 23/3 (d_p=51) added to bf_pm_port_map_db
2023-04-25 09:03:33.555919 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 23/3
2023-04-25 09:03:33.555941 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/0 (d_p=56) added to bf_pm_port_map_db
2023-04-25 09:03:33.555951 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/0
2023-04-25 09:03:33.555973 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/1 (d_p=57) added to bf_pm_port_map_db
2023-04-25 09:03:33.555988 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/1
2023-04-25 09:03:33.556017 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/2 (d_p=58) added to bf_pm_port_map_db
2023-04-25 09:03:33.556046 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/2
2023-04-25 09:03:33.556076 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 24/3 (d_p=59) added to bf_pm_port_map_db
2023-04-25 09:03:33.556090 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 24/3
2023-04-25 09:03:33.556112 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/0 (d_p=188) added to bf_pm_port_map_db
2023-04-25 09:03:33.556123 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/0
2023-04-25 09:03:33.556146 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/1 (d_p=189) added to bf_pm_port_map_db
2023-04-25 09:03:33.556159 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/1
2023-04-25 09:03:33.556186 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/2 (d_p=190) added to bf_pm_port_map_db
2023-04-25 09:03:33.556200 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/2
2023-04-25 09:03:33.556222 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 25/3 (d_p=191) added to bf_pm_port_map_db
2023-04-25 09:03:33.556233 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 25/3
2023-04-25 09:03:33.556254 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/0 (d_p=180) added to bf_pm_port_map_db
2023-04-25 09:03:33.556269 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/0
2023-04-25 09:03:33.556293 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/1 (d_p=181) added to bf_pm_port_map_db
2023-04-25 09:03:33.556303 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/1
2023-04-25 09:03:33.556324 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/2 (d_p=182) added to bf_pm_port_map_db
2023-04-25 09:03:33.556339 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/2
2023-04-25 09:03:33.556360 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 26/3 (d_p=183) added to bf_pm_port_map_db
2023-04-25 09:03:33.556371 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 26/3
2023-04-25 09:03:33.556418 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/0 (d_p=172) added to bf_pm_port_map_db
2023-04-25 09:03:33.556430 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/0
2023-04-25 09:03:33.556456 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/1 (d_p=173) added to bf_pm_port_map_db
2023-04-25 09:03:33.556474 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/1
2023-04-25 09:03:33.556499 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/2 (d_p=174) added to bf_pm_port_map_db
2023-04-25 09:03:33.556513 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/2
2023-04-25 09:03:33.556541 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 27/3 (d_p=175) added to bf_pm_port_map_db
2023-04-25 09:03:33.556556 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 27/3
2023-04-25 09:03:33.556579 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/0 (d_p=164) added to bf_pm_port_map_db
2023-04-25 09:03:33.556595 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/0
2023-04-25 09:03:33.556620 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/1 (d_p=165) added to bf_pm_port_map_db
2023-04-25 09:03:33.556635 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/1
2023-04-25 09:03:33.556657 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/2 (d_p=166) added to bf_pm_port_map_db
2023-04-25 09:03:33.556676 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/2
2023-04-25 09:03:33.556702 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 28/3 (d_p=167) added to bf_pm_port_map_db
2023-04-25 09:03:33.556715 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 28/3
2023-04-25 09:03:33.556752 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/0 (d_p=148) added to bf_pm_port_map_db
2023-04-25 09:03:33.556765 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/0
2023-04-25 09:03:33.556786 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/1 (d_p=149) added to bf_pm_port_map_db
2023-04-25 09:03:33.556809 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/1
2023-04-25 09:03:33.556832 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/2 (d_p=150) added to bf_pm_port_map_db
2023-04-25 09:03:33.556842 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/2
2023-04-25 09:03:33.556865 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 29/3 (d_p=151) added to bf_pm_port_map_db
2023-04-25 09:03:33.556876 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 29/3
2023-04-25 09:03:33.556906 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/0 (d_p=156) added to bf_pm_port_map_db
2023-04-25 09:03:33.556920 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/0
2023-04-25 09:03:33.556943 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/1 (d_p=157) added to bf_pm_port_map_db
2023-04-25 09:03:33.556953 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/1
2023-04-25 09:03:33.556975 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/2 (d_p=158) added to bf_pm_port_map_db
2023-04-25 09:03:33.556990 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/2
2023-04-25 09:03:33.557013 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 30/3 (d_p=159) added to bf_pm_port_map_db
2023-04-25 09:03:33.557023 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 30/3
2023-04-25 09:03:33.557047 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/0 (d_p=132) added to bf_pm_port_map_db
2023-04-25 09:03:33.557060 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/0
2023-04-25 09:03:33.557082 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/1 (d_p=133) added to bf_pm_port_map_db
2023-04-25 09:03:33.557093 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/1
2023-04-25 09:03:33.557115 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/2 (d_p=134) added to bf_pm_port_map_db
2023-04-25 09:03:33.557143 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/2
2023-04-25 09:03:33.557168 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 31/3 (d_p=135) added to bf_pm_port_map_db
2023-04-25 09:03:33.557178 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 31/3
2023-04-25 09:03:33.557199 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/0 (d_p=140) added to bf_pm_port_map_db
2023-04-25 09:03:33.557209 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/0
2023-04-25 09:03:33.557230 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/1 (d_p=141) added to bf_pm_port_map_db
2023-04-25 09:03:33.557241 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/1
2023-04-25 09:03:33.557270 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/2 (d_p=142) added to bf_pm_port_map_db
2023-04-25 09:03:33.557284 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/2
2023-04-25 09:03:33.557312 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 32/3 (d_p=143) added to bf_pm_port_map_db
2023-04-25 09:03:33.557329 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 32/3
2023-04-25 09:03:33.557350 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/0 (d_p=64) added to bf_pm_port_map_db
2023-04-25 09:03:33.557361 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/0
2023-04-25 09:03:33.557382 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/1 (d_p=65) added to bf_pm_port_map_db
2023-04-25 09:03:33.557392 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/1
2023-04-25 09:03:33.557413 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/2 (d_p=66) added to bf_pm_port_map_db
2023-04-25 09:03:33.557423 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/2
2023-04-25 09:03:33.557446 DEBUG BF_PM pm_pltfm_port_info_get:1251 dev : 0 : port : 33/3 (d_p=67) added to bf_pm_port_map_db
2023-04-25 09:03:33.557461 DEBUG BF_PM pm_pltfm_port_info_get:1179 pltfm_interface.pltfm_front_panel_port_get_next: 33/3
2023-04-25 09:03:33.557646 DEBUG BF_PORT SDS : 24/ 0 : 0: 38:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557703 DEBUG BF_PORT SDS : 23/ 0 : 0: 30:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557733 DEBUG BF_PORT SDS : 22/ 0 : 0: 28:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557758 DEBUG BF_PORT SDS : 21/ 0 : 0: 20:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557789 DEBUG BF_PORT SDS : 20/ 0 : 0: 18:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557813 DEBUG BF_PORT SDS : 19/ 0 : 0: 10:-: Lane map: Rx: <3, 1, 2, 0> : Tx: <3, 1, 2, 0>
2023-04-25 09:03:33.557840 DEBUG BF_PORT SDS : 18/ 0 : 0:  8:-: Lane map: Rx: <3, 2, 0, 1> : Tx: <3, 2, 0, 1>
2023-04-25 09:03:33.557864 DEBUG BF_PORT SDS : 17/ 0 : 0:  0:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 09:03:33.557908 DEBUG BF_PORT SDS : 16/ 0 : 0:  4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557936 DEBUG BF_PORT SDS : 15/ 0 : 0:  c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.557961 DEBUG BF_PORT SDS : 14/ 0 : 0: 14:-: Lane map: Rx: <0, 2, 1, 3> : Tx: <0, 2, 1, 3>
2023-04-25 09:03:33.557992 DEBUG BF_PORT SDS : 13/ 0 : 0: 1c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558019 DEBUG BF_PORT SDS : 12/ 0 : 0: 24:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558042 DEBUG BF_PORT SDS : 11/ 0 : 0: 2c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558070 DEBUG BF_PORT SDS : 10/ 0 : 0: 34:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558092 DEBUG BF_PORT SDS : 9/ 0 : 0: 3c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558113 DEBUG BF_PORT SDS : 8/ 0 : 0: b8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558136 DEBUG BF_PORT SDS : 7/ 0 : 0: b0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558162 DEBUG BF_PORT SDS : 6/ 0 : 0: a8:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558183 DEBUG BF_PORT SDS : 5/ 0 : 0: a0:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558203 DEBUG BF_PORT SDS : 4/ 0 : 0: 98:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558223 DEBUG BF_PORT SDS : 3/ 0 : 0: 90:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 09:03:33.558259 DEBUG BF_PORT SDS : 2/ 0 : 0: 88:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558278 DEBUG BF_PORT SDS : 1/ 0 : 0: 80:-: Lane map: Rx: <2, 0, 3, 1> : Tx: <2, 0, 3, 1>
2023-04-25 09:03:33.558306 DEBUG BF_PORT SDS : 31/ 0 : 0: 84:-: Lane map: Rx: <0, 3, 2, 1> : Tx: <0, 3, 2, 1>
2023-04-25 09:03:33.558339 DEBUG BF_PORT SDS : 32/ 0 : 0: 8c:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558378 DEBUG BF_PORT SDS : 29/ 0 : 0: 94:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 09:03:33.558409 DEBUG BF_PORT SDS : 30/ 0 : 0: 9c:-: Lane map: Rx: <3, 2, 1, 0> : Tx: <3, 2, 1, 0>
2023-04-25 09:03:33.558441 DEBUG BF_PORT SDS : 28/ 0 : 0: a4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558470 DEBUG BF_PORT SDS : 27/ 0 : 0: ac:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558502 DEBUG BF_PORT SDS : 26/ 0 : 0: b4:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558532 DEBUG BF_PORT SDS : 25/ 0 : 0: bc:-: Lane map: Rx: <2, 3, 0, 1> : Tx: <2, 3, 0, 1>
2023-04-25 09:03:33.558565 DEBUG BF_PORT SDS : 33/ 0 : 0: 40:-: Lane map: Rx: <1, 2, 0, 3> : Tx: <1, 2, 0, 3>
2023-04-25 09:03:33.599357 WARN  BF_LLD gpio pin pair 0 configured as i2c type

2023-04-25 09:03:33.599421 WARN  BF_LLD gpio pin pair 2 configured as i2c type

2023-04-25 09:03:34.028791 DEBUG BF_PLTFM PM_INTF QSFP    10 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 09:03:34.043782 DEBUG BF_PLTFM QSFP    10 : PRESENT
2023-04-25 09:03:34.073776 DEBUG BF_PLTFM QSFP    10 : SFF-8636
2023-04-25 09:03:34.073833 DEBUG BF_PLTFM QSFP    10 : Paged
2023-04-25 09:03:34.073857 DEBUG BF_PLTFM QSFP    10 : Lane count = 4
2023-04-25 09:03:34.487781 DEBUG BF_PLTFM QSFP    10 : Passive copper
2023-04-25 09:03:34.487835 DEBUG BF_PLTFM QSFP    10 : Update cache complete
2023-04-25 09:03:34.487858 DEBUG BF_PLTFM PM_INTF QSFP    10 : detect-st : 0 is-present : 1
2023-04-25 09:03:34.487917 DEBUG BF_PLTFM QSFPMSM 10 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 09:03:34.487947 DEBUG BF_PLTFM PM_INTF QSFP    12 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 09:03:34.502765 DEBUG BF_PLTFM QSFP    12 : PRESENT
2023-04-25 09:03:34.532766 DEBUG BF_PLTFM QSFP    12 : SFF-8636
2023-04-25 09:03:34.532811 DEBUG BF_PLTFM QSFP    12 : Flat
2023-04-25 09:03:34.532833 DEBUG BF_PLTFM QSFP    12 : Lane count = 4
2023-04-25 09:03:34.793787 DEBUG BF_PLTFM QSFP    12 : Passive copper
2023-04-25 09:03:34.793838 DEBUG BF_PLTFM QSFP    12 : Update cache complete
2023-04-25 09:03:34.793871 DEBUG BF_PLTFM PM_INTF QSFP    12 : detect-st : 0 is-present : 1
2023-04-25 09:03:34.793903 DEBUG BF_PLTFM QSFPMSM 12 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 09:03:34.793925 DEBUG BF_PLTFM PM_INTF QSFP    15 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 09:03:34.808766 DEBUG BF_PLTFM QSFP    15 : PRESENT
2023-04-25 09:03:34.838769 DEBUG BF_PLTFM QSFP    15 : SFF-8636
2023-04-25 09:03:34.838814 DEBUG BF_PLTFM QSFP    15 : Paged
2023-04-25 09:03:34.838837 DEBUG BF_PLTFM QSFP    15 : Lane count = 4
2023-04-25 09:03:35.252777 DEBUG BF_PLTFM QSFP    15 : Passive copper
2023-04-25 09:03:35.252839 DEBUG BF_PLTFM QSFP    15 : Update cache complete
2023-04-25 09:03:35.252861 DEBUG BF_PLTFM PM_INTF QSFP    15 : detect-st : 0 is-present : 1
2023-04-25 09:03:35.252910 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 09:03:35.252937 DEBUG BF_PLTFM PM_INTF QSFP    16 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 09:03:35.267780 DEBUG BF_PLTFM QSFP    16 : PRESENT
2023-04-25 09:03:35.297775 DEBUG BF_PLTFM QSFP    16 : SFF-8636
2023-04-25 09:03:35.297818 DEBUG BF_PLTFM QSFP    16 : Flat
2023-04-25 09:03:35.297840 DEBUG BF_PLTFM QSFP    16 : Lane count = 4
2023-04-25 09:03:35.558778 DEBUG BF_PLTFM QSFP    16 : Passive copper
2023-04-25 09:03:35.558828 DEBUG BF_PLTFM QSFP    16 : Update cache complete
2023-04-25 09:03:35.558850 DEBUG BF_PLTFM PM_INTF QSFP    16 : detect-st : 0 is-present : 1
2023-04-25 09:03:35.558888 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 09:03:35.558915 DEBUG BF_PLTFM PM_INTF QSFP    21 : curr-pres-st : 0 prev-pres-st : 1
2023-04-25 09:03:35.573787 DEBUG BF_PLTFM QSFP    21 : PRESENT
2023-04-25 09:03:35.603799 DEBUG BF_PLTFM QSFP    21 : SFF-8636
2023-04-25 09:03:35.603841 DEBUG BF_PLTFM QSFP    21 : Paged
2023-04-25 09:03:35.603863 DEBUG BF_PLTFM QSFP    21 : Lane count = 4
2023-04-25 09:03:35.993785 DEBUG BF_PLTFM QSFP    21 : Active/Optical
2023-04-25 09:03:35.993838 DEBUG BF_PLTFM QSFP    21 : Update cache complete
2023-04-25 09:03:35.993860 DEBUG BF_PLTFM PM_INTF QSFP    21 : detect-st : 0 is-present : 1
2023-04-25 09:03:35.993900 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_IDLE             --> QSFP_FSM_ST_INSERTED
2023-04-25 09:03:35.993939 DEBUG BF_PLTFM bf_pm_cold_init:813 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in default FSM
2023-04-25 09:03:35.993975 DEBUG BF_PLTFM bf_pm_cold_init:835 Bind QSFP Mgmt cb to BF_FSM_ST_CFG_SERDES in tx-mode FSM
2023-04-25 09:03:35.994772 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/0:1(an_eligibility)
2023-04-25 09:03:35.994864 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/0:1(ready)
2023-04-25 09:03:35.994907 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/1:1(an_eligibility)
2023-04-25 09:03:35.994945 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/1:1(ready)
2023-04-25 09:03:35.994984 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/2:1(an_eligibility)
2023-04-25 09:03:35.995024 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/2:1(ready)
2023-04-25 09:03:35.995065 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:10/3:1(an_eligibility)
2023-04-25 09:03:35.995104 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:10/3:1(ready)
2023-04-25 09:03:35.995144 DEBUG BF_PLTFM QSFPMSM 10 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 09:03:35.995653 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/0:1(an_eligibility)
2023-04-25 09:03:35.995701 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/0:1(ready)
2023-04-25 09:03:35.995742 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/1:1(an_eligibility)
2023-04-25 09:03:35.995781 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/1:1(ready)
2023-04-25 09:03:35.995819 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/2:1(an_eligibility)
2023-04-25 09:03:35.995859 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/2:1(ready)
2023-04-25 09:03:35.995898 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:12/3:1(an_eligibility)
2023-04-25 09:03:35.995932 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:12/3:1(ready)
2023-04-25 09:03:35.995977 DEBUG BF_PLTFM QSFPMSM 12 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 09:03:35.996487 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/0:1(an_eligibility)
2023-04-25 09:03:35.996538 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/0:1(ready)
2023-04-25 09:03:35.996577 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/1:1(an_eligibility)
2023-04-25 09:03:35.996616 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/1:1(ready)
2023-04-25 09:03:35.996650 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/2:1(an_eligibility)
2023-04-25 09:03:35.996688 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/2:1(ready)
2023-04-25 09:03:35.996727 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:15/3:1(an_eligibility)
2023-04-25 09:03:35.996764 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:15/3:1(ready)
2023-04-25 09:03:35.996799 DEBUG BF_PLTFM QSFPMSM 15 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 09:03:35.997299 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/0:1(an_eligibility)
2023-04-25 09:03:35.997344 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/0:1(ready)
2023-04-25 09:03:35.997377 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/1:1(an_eligibility)
2023-04-25 09:03:35.997418 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/1:1(ready)
2023-04-25 09:03:35.997453 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/2:1(an_eligibility)
2023-04-25 09:03:35.997516 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/2:1(ready)
2023-04-25 09:03:35.997553 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:16/3:1(an_eligibility)
2023-04-25 09:03:35.997586 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:16/3:1(ready)
2023-04-25 09:03:35.997620 DEBUG BF_PLTFM QSFPMSM 16 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_DETECTED         (0ms)
2023-04-25 09:03:35.997671 DEBUG BF_PLTFM QSFP    21 : RESETL = true
2023-04-25 09:03:35.997710 DEBUG BF_PLTFM QSFP    21 : True
2023-04-25 09:03:36.006769 DEBUG BF_PLTFM QSFP    21 : LPMODE = true
2023-04-25 09:03:36.018767 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_INSERTED         --> QSFP_FSM_ST_WAIT_T_RESET     (1ms)
2023-04-25 09:03:36.019903 DEBUG BF_PLTFM QSFP    21 : RESETL = false
2023-04-25 09:03:36.019931 DEBUG BF_PLTFM QSFP    21 : False
2023-04-25 09:03:36.028767 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_T_RESET     --> QSFP_FSM_ST_WAIT_TON_TXDIS   (2000ms)
2023-04-25 09:03:36.045254 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 68 add.
2023-04-25 09:03:36.045486 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 68
2023-04-25 09:03:36.045547 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:36.046410 INFO  BF_DVM Dev 0 port 68 added sts Success (0)
2023-04-25 09:03:36.046453 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:36.046480 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-04-25 09:03:36.046866 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 192 add.
2023-04-25 09:03:36.047067 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 192
2023-04-25 09:03:36.047140 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=64 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:36.047815 DEBUG BF_PORT 0:192: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:36.047832 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:192:64(speed):0(fec)
2023-04-25 09:03:36.048001 INFO  BF_DVM Dev 0 port 192 added sts Success (0)
2023-04-25 09:03:36.048365 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 196 add.
2023-04-25 09:03:36.048541 INFO  BF_TM Enabling QAC rx during port-add for dev 0, dev_port 196
2023-04-25 09:03:36.048581 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=68 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:36.049409 INFO  BF_DVM Dev 0 port 196 added sts Success (0)
2023-04-25 09:03:36.049431 DEBUG BF_SWITCHD bf_switchd: dev_id 0 initialized
2023-04-25 09:03:36.049459 DEBUG BF_SWITCHD bf_switchd: initialized 1 devices
2023-04-25 09:03:36.049597 DEBUG BF_SWITCHD bf_switchd: thrift initialized for agent : 0
2023-04-25 09:03:36.049625 DEBUG BF_SWITCHD bf_switchd: spawning cli server thread
2023-04-25 09:03:36.049826 DEBUG BF_SWITCHD bf_switchd: spawning driver shell
2023-04-25 09:03:36.049916 DEBUG BF_SWITCHD bf_switchd: server started - listening on port 9999
2023-04-25 09:03:37.553682 DEBUG BF_PLTFM PM_INTF QSFP Scan started..
2023-04-25 09:03:38.094158 DEBUG BF_PLTFM QSFP    21 : Clear existing alarms..
2023-04-25 09:03:38.109844 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 0f 00 00 01 00 00 55 55 55 55 55 55
2023-04-25 09:03:38.109901 DEBUG BF_PLTFM QSFP    21 : IntL : 0 -> 1
2023-04-25 09:03:38.109926 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: f -> 0 : [3:0] Rx LOS: f -> f
2023-04-25 09:03:38.109949 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 00 -> 01
2023-04-25 09:03:38.109971 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH1/2: 00 -> 55
2023-04-25 09:03:38.109992 DEBUG BF_PLTFM QSFP    21 : Rx Power Alarm/Warn CH3/4: 00 -> 55
2023-04-25 09:03:38.110013 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH1/2: 00 -> 55
2023-04-25 09:03:38.110034 DEBUG BF_PLTFM QSFP    21 : Tx Bias Alarm/Warn CH3/4: 00 -> 55
2023-04-25 09:03:38.110055 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH1/2: 00 -> 55
2023-04-25 09:03:38.110075 DEBUG BF_PLTFM QSFP    21 : Tx Power Alarm/Warn CH3/4: 00 -> 55
2023-04-25 09:03:38.110127 DEBUG BF_PLTFM QSFP    21 : Now check for current alarms..
2023-04-25 09:03:38.124822 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 0f 00 00 00 00 00 55 55 55 55 55 55
2023-04-25 09:03:38.124872 DEBUG BF_PLTFM QSFP    21 : Temp Alarm/Warn: 01 -> 00
2023-04-25 09:03:38.124908 DEBUG BF_PLTFM QSFP    21 : TX_DISABLE, mask=0xf, new value=1
2023-04-25 09:03:38.548934 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TON_TXDIS   --> QSFP_FSM_ST_WAIT_LOWPWR      (0ms)
2023-04-25 09:03:38.550171 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_LOWPWR      --> QSFP_FSM_ST_DP_DEACTIVATE    (0ms)
2023-04-25 09:03:38.553871 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_DP_DEACTIVATE    --> QSFP_FSM_ST_TOFF_LPMODE      (100ms)
2023-04-25 09:03:38.765839 DEBUG BF_PLTFM QSFP    21 : value read from qsfp Power Control byte : 0x0
2023-04-25 09:03:38.774866 DEBUG BF_PLTFM QSFP    21 : value Written to new Power Control byte : 0x1
2023-04-25 09:03:38.775425 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/0:0(an_eligibility)
2023-04-25 09:03:38.775462 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/0:1(ready)
2023-04-25 09:03:38.775487 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/1:0(an_eligibility)
2023-04-25 09:03:38.775509 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/1:1(ready)
2023-04-25 09:03:38.775532 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/2:0(an_eligibility)
2023-04-25 09:03:38.775554 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/2:1(ready)
2023-04-25 09:03:38.775576 INFO  BF_PM bf_pm_pltfm_front_port_eligible_for_autoneg:4934 0:21/3:0(an_eligibility)
2023-04-25 09:03:38.775598 INFO  BF_PM bf_pm_pltfm_front_port_ready_for_bringup:4819 0:21/3:1(ready)
2023-04-25 09:03:38.775627 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_TOFF_LPMODE      --> QSFP_FSM_ST_WAIT_TOFF_LPMODE (300ms)
2023-04-25 09:03:38.885270 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:15/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:38.885640 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.885719 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-04-25 09:03:38.885862 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:38.886068 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 09:03:38.886177 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:03:38.905697 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:03:38.905731 DEBUG BF_PORT MAC: DIS: 0:19:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:38.906199 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 12 add.
2023-04-25 09:03:38.906432 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:03:38.906453 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:03:38.906466 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:38.907144 DEBUG BF_PORT 0:12: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.907161 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:12:64(speed):0(fec)
2023-04-25 09:03:38.907339 INFO  BF_DVM Dev 0 port 12 added sts Success (0)
2023-04-25 09:03:38.907383 INFO  BF_PM bf_pm_port_direction_clear:5226 0:15/0
2023-04-25 09:03:38.907433 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:3c 

2023-04-25 09:03:38.910860 DEBUG BF_PORT SDS :0: 12:0: MAP: Rx inv=1
2023-04-25 09:03:38.911011 DEBUG BF_PORT SDS :0: 12:0: MAP: Tx inv=1
2023-04-25 09:03:38.911141 DEBUG BF_PORT SDS :0: 12:1: MAP: Rx inv=1
2023-04-25 09:03:38.911265 DEBUG BF_PORT SDS :0: 12:1: MAP: Tx inv=1
2023-04-25 09:03:38.911387 DEBUG BF_PORT SDS :0: 12:2: MAP: Rx inv=0
2023-04-25 09:03:38.911509 DEBUG BF_PORT SDS :0: 12:2: MAP: Tx inv=1
2023-04-25 09:03:38.911633 DEBUG BF_PORT SDS :0: 12:3: MAP: Rx inv=0
2023-04-25 09:03:38.911755 DEBUG BF_PORT SDS :0: 12:3: MAP: Tx inv=1
2023-04-25 09:03:38.916731 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.0: AVDD
2023-04-25 09:03:38.916880 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.1: AVDD
2023-04-25 09:03:38.917005 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.2: AVDD
2023-04-25 09:03:38.917129 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 15/0.3: AVDD
2023-04-25 09:03:38.917435 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:16/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:38.917482 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.917497 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-04-25 09:03:38.917518 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:38.917605 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 09:03:38.917625 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:03:38.934630 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:03:38.934653 DEBUG BF_PORT MAC: DIS: 0:17:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:38.935064 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 4 add.
2023-04-25 09:03:38.935279 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:03:38.935299 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:03:38.935311 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:38.935997 DEBUG BF_PORT 0:4: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.936016 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:4:64(speed):0(fec)
2023-04-25 09:03:38.936206 INFO  BF_DVM Dev 0 port 4 added sts Success (0)
2023-04-25 09:03:38.936222 INFO  BF_PM bf_pm_port_direction_clear:5226 0:16/0
2023-04-25 09:03:38.936237 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:40 

2023-04-25 09:03:38.938878 DEBUG BF_PORT SDS :0:  4:0: MAP: Rx inv=0
2023-04-25 09:03:38.939019 DEBUG BF_PORT SDS :0:  4:0: MAP: Tx inv=1
2023-04-25 09:03:38.939145 DEBUG BF_PORT SDS :0:  4:1: MAP: Rx inv=0
2023-04-25 09:03:38.939266 DEBUG BF_PORT SDS :0:  4:1: MAP: Tx inv=1
2023-04-25 09:03:38.939389 DEBUG BF_PORT SDS :0:  4:2: MAP: Rx inv=1
2023-04-25 09:03:38.939513 DEBUG BF_PORT SDS :0:  4:2: MAP: Tx inv=1
2023-04-25 09:03:38.939635 DEBUG BF_PORT SDS :0:  4:3: MAP: Rx inv=1
2023-04-25 09:03:38.939758 DEBUG BF_PORT SDS :0:  4:3: MAP: Tx inv=1
2023-04-25 09:03:38.944821 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.0: AVDD
2023-04-25 09:03:38.944998 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.1: AVDD
2023-04-25 09:03:38.945153 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.2: AVDD
2023-04-25 09:03:38.945320 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 16/0.3: AVDD
2023-04-25 09:03:38.945800 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:1/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:38.945940 DEBUG BF_PORT 0:128: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.945990 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:128:64(speed):0(fec)
2023-04-25 09:03:38.946063 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:38.946197 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 09:03:38.946249 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 09:03:38.962976 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 09:03:38.963005 DEBUG BF_PORT MAC: DIS: 0:47:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:38.963401 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 128 add.
2023-04-25 09:03:38.963633 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:03:38.963654 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:03:38.963673 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:38.964339 DEBUG BF_PORT 0:128: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.964369 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:128:64(speed):0(fec)
2023-04-25 09:03:38.964550 INFO  BF_DVM Dev 0 port 128 added sts Success (0)
2023-04-25 09:03:38.964570 INFO  BF_PM bf_pm_port_direction_clear:5226 0:1/0
2023-04-25 09:03:38.964586 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:4 

2023-04-25 09:03:38.967833 DEBUG BF_PORT SDS :0:128:0: MAP: Rx inv=1
2023-04-25 09:03:38.967972 DEBUG BF_PORT SDS :0:128:0: MAP: Tx inv=1
2023-04-25 09:03:38.968089 DEBUG BF_PORT SDS :0:128:1: MAP: Rx inv=1
2023-04-25 09:03:38.968203 DEBUG BF_PORT SDS :0:128:1: MAP: Tx inv=1
2023-04-25 09:03:38.968316 DEBUG BF_PORT SDS :0:128:2: MAP: Rx inv=0
2023-04-25 09:03:38.968431 DEBUG BF_PORT SDS :0:128:2: MAP: Tx inv=1
2023-04-25 09:03:38.968549 DEBUG BF_PORT SDS :0:128:3: MAP: Rx inv=0
2023-04-25 09:03:38.968662 DEBUG BF_PORT SDS :0:128:3: MAP: Tx inv=1
2023-04-25 09:03:38.973187 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.0: AVDD
2023-04-25 09:03:38.973309 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.1: AVDD
2023-04-25 09:03:38.973425 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.2: AVDD
2023-04-25 09:03:38.973539 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 1/0.3: AVDD
2023-04-25 09:03:38.973999 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:2/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:38.974049 DEBUG BF_PORT 0:136: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.974064 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:136:64(speed):0(fec)
2023-04-25 09:03:38.974087 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:38.974181 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 09:03:38.974203 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 09:03:38.989927 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 09:03:38.989956 DEBUG BF_PORT MAC: DIS: 0:45:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:38.990380 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 136 add.
2023-04-25 09:03:38.990598 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:03:38.990618 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:03:38.990630 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:38.991294 DEBUG BF_PORT 0:136: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:38.991329 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:136:64(speed):0(fec)
2023-04-25 09:03:38.991521 INFO  BF_DVM Dev 0 port 136 added sts Success (0)
2023-04-25 09:03:38.991554 INFO  BF_PM bf_pm_port_direction_clear:5226 0:2/0
2023-04-25 09:03:38.991583 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:8 

2023-04-25 09:03:38.994879 DEBUG BF_PORT SDS :0:136:0: MAP: Rx inv=0
2023-04-25 09:03:38.995063 DEBUG BF_PORT SDS :0:136:0: MAP: Tx inv=1
2023-04-25 09:03:38.995180 DEBUG BF_PORT SDS :0:136:1: MAP: Rx inv=0
2023-04-25 09:03:38.995293 DEBUG BF_PORT SDS :0:136:1: MAP: Tx inv=1
2023-04-25 09:03:38.995407 DEBUG BF_PORT SDS :0:136:2: MAP: Rx inv=1
2023-04-25 09:03:38.995521 DEBUG BF_PORT SDS :0:136:2: MAP: Tx inv=1
2023-04-25 09:03:38.995639 DEBUG BF_PORT SDS :0:136:3: MAP: Rx inv=1
2023-04-25 09:03:38.995755 DEBUG BF_PORT SDS :0:136:3: MAP: Tx inv=0
2023-04-25 09:03:39.000273 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.0: AVDD
2023-04-25 09:03:39.000404 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.1: AVDD
2023-04-25 09:03:39.000525 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.2: AVDD
2023-04-25 09:03:39.000641 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 2/0.3: AVDD
2023-04-25 09:03:39.001022 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:3/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.001089 DEBUG BF_PORT 0:144: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.001119 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:144:64(speed):0(fec)
2023-04-25 09:03:39.001169 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.001268 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 09:03:39.001293 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 09:03:39.017089 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 09:03:39.017116 DEBUG BF_PORT MAC: DIS: 0:43:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.017507 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 144 add.
2023-04-25 09:03:39.017725 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:03:39.017745 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:03:39.017757 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.018449 DEBUG BF_PORT 0:144: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.018487 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:144:64(speed):0(fec)
2023-04-25 09:03:39.018679 INFO  BF_DVM Dev 0 port 144 added sts Success (0)
2023-04-25 09:03:39.018715 INFO  BF_PM bf_pm_port_direction_clear:5226 0:3/0
2023-04-25 09:03:39.018751 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:c 

2023-04-25 09:03:39.021881 DEBUG BF_PORT SDS :0:144:0: MAP: Rx inv=0
2023-04-25 09:03:39.022012 DEBUG BF_PORT SDS :0:144:0: MAP: Tx inv=0
2023-04-25 09:03:39.022130 DEBUG BF_PORT SDS :0:144:1: MAP: Rx inv=1
2023-04-25 09:03:39.022246 DEBUG BF_PORT SDS :0:144:1: MAP: Tx inv=0
2023-04-25 09:03:39.022361 DEBUG BF_PORT SDS :0:144:2: MAP: Rx inv=0
2023-04-25 09:03:39.022480 DEBUG BF_PORT SDS :0:144:2: MAP: Tx inv=0
2023-04-25 09:03:39.022600 DEBUG BF_PORT SDS :0:144:3: MAP: Rx inv=0
2023-04-25 09:03:39.022715 DEBUG BF_PORT SDS :0:144:3: MAP: Tx inv=1
2023-04-25 09:03:39.027242 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.0: AVDD
2023-04-25 09:03:39.027365 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.1: AVDD
2023-04-25 09:03:39.027482 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.2: AVDD
2023-04-25 09:03:39.027598 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 3/0.3: AVDD
2023-04-25 09:03:39.027990 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:4/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.028117 DEBUG BF_PORT 0:152: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.028187 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:152:64(speed):0(fec)
2023-04-25 09:03:39.028260 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.028377 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 09:03:39.028433 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 09:03:39.044760 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 09:03:39.044785 DEBUG BF_PORT MAC: DIS: 0:41:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.045188 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 152 add.
2023-04-25 09:03:39.045408 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:03:39.045428 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:03:39.045440 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.046096 DEBUG BF_PORT 0:152: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.046114 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:152:64(speed):0(fec)
2023-04-25 09:03:39.046286 INFO  BF_DVM Dev 0 port 152 added sts Success (0)
2023-04-25 09:03:39.046305 INFO  BF_PM bf_pm_port_direction_clear:5226 0:4/0
2023-04-25 09:03:39.046321 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:10 

2023-04-25 09:03:39.049838 DEBUG BF_PORT SDS :0:152:0: MAP: Rx inv=0
2023-04-25 09:03:39.049970 DEBUG BF_PORT SDS :0:152:0: MAP: Tx inv=1
2023-04-25 09:03:39.050087 DEBUG BF_PORT SDS :0:152:1: MAP: Rx inv=0
2023-04-25 09:03:39.050203 DEBUG BF_PORT SDS :0:152:1: MAP: Tx inv=1
2023-04-25 09:03:39.050335 DEBUG BF_PORT SDS :0:152:2: MAP: Rx inv=1
2023-04-25 09:03:39.050451 DEBUG BF_PORT SDS :0:152:2: MAP: Tx inv=1
2023-04-25 09:03:39.050564 DEBUG BF_PORT SDS :0:152:3: MAP: Rx inv=1
2023-04-25 09:03:39.050680 DEBUG BF_PORT SDS :0:152:3: MAP: Tx inv=0
2023-04-25 09:03:39.055211 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.0: AVDD
2023-04-25 09:03:39.055335 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.1: AVDD
2023-04-25 09:03:39.055451 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.2: AVDD
2023-04-25 09:03:39.055565 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 4/0.3: AVDD
2023-04-25 09:03:39.055916 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:5/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.055956 DEBUG BF_PORT 0:160: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.055973 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:160:64(speed):0(fec)
2023-04-25 09:03:39.055997 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.056081 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 09:03:39.056107 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 09:03:39.071909 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 09:03:39.071936 DEBUG BF_PORT MAC: DIS: 0:39:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.072327 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 160 add.
2023-04-25 09:03:39.072540 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:03:39.072562 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:03:39.072575 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.073259 DEBUG BF_PORT 0:160: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.073292 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:160:64(speed):0(fec)
2023-04-25 09:03:39.073487 INFO  BF_DVM Dev 0 port 160 added sts Success (0)
2023-04-25 09:03:39.073505 INFO  BF_PM bf_pm_port_direction_clear:5226 0:5/0
2023-04-25 09:03:39.073520 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:14 

2023-04-25 09:03:39.076826 DEBUG BF_PORT SDS :0:160:0: MAP: Rx inv=1
2023-04-25 09:03:39.076961 DEBUG BF_PORT SDS :0:160:0: MAP: Tx inv=1
2023-04-25 09:03:39.077078 DEBUG BF_PORT SDS :0:160:1: MAP: Rx inv=1
2023-04-25 09:03:39.077191 DEBUG BF_PORT SDS :0:160:1: MAP: Tx inv=1
2023-04-25 09:03:39.077309 DEBUG BF_PORT SDS :0:160:2: MAP: Rx inv=0
2023-04-25 09:03:39.077424 DEBUG BF_PORT SDS :0:160:2: MAP: Tx inv=1
2023-04-25 09:03:39.077540 DEBUG BF_PORT SDS :0:160:3: MAP: Rx inv=0
2023-04-25 09:03:39.077654 DEBUG BF_PORT SDS :0:160:3: MAP: Tx inv=1
2023-04-25 09:03:39.082192 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.0: AVDD
2023-04-25 09:03:39.082317 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.1: AVDD
2023-04-25 09:03:39.082431 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.2: AVDD
2023-04-25 09:03:39.082546 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 5/0.3: AVDD
2023-04-25 09:03:39.082959 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:6/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.083087 DEBUG BF_PORT 0:168: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.083136 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:168:64(speed):0(fec)
2023-04-25 09:03:39.083196 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.083321 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 09:03:39.083366 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 09:03:39.099753 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 09:03:39.099779 DEBUG BF_PORT MAC: DIS: 0:37:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.100175 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 168 add.
2023-04-25 09:03:39.100403 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:03:39.100437 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:03:39.100451 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.101109 DEBUG BF_PORT 0:168: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.101127 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:168:64(speed):0(fec)
2023-04-25 09:03:39.101299 INFO  BF_DVM Dev 0 port 168 added sts Success (0)
2023-04-25 09:03:39.101317 INFO  BF_PM bf_pm_port_direction_clear:5226 0:6/0
2023-04-25 09:03:39.101333 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:18 

2023-04-25 09:03:39.104902 DEBUG BF_PORT SDS :0:168:0: MAP: Rx inv=0
2023-04-25 09:03:39.105089 DEBUG BF_PORT SDS :0:168:0: MAP: Tx inv=1
2023-04-25 09:03:39.105223 DEBUG BF_PORT SDS :0:168:1: MAP: Rx inv=0
2023-04-25 09:03:39.105352 DEBUG BF_PORT SDS :0:168:1: MAP: Tx inv=1
2023-04-25 09:03:39.105466 DEBUG BF_PORT SDS :0:168:2: MAP: Rx inv=1
2023-04-25 09:03:39.105580 DEBUG BF_PORT SDS :0:168:2: MAP: Tx inv=1
2023-04-25 09:03:39.105694 DEBUG BF_PORT SDS :0:168:3: MAP: Rx inv=1
2023-04-25 09:03:39.105807 DEBUG BF_PORT SDS :0:168:3: MAP: Tx inv=1
2023-04-25 09:03:39.110323 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.0: AVDD
2023-04-25 09:03:39.110446 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.1: AVDD
2023-04-25 09:03:39.110560 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.2: AVDD
2023-04-25 09:03:39.110674 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 6/0.3: AVDD
2023-04-25 09:03:39.111078 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:7/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.111121 DEBUG BF_PORT 0:176: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.111140 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:176:64(speed):0(fec)
2023-04-25 09:03:39.111163 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.111250 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 09:03:39.111278 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 09:03:39.126944 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 09:03:39.126969 DEBUG BF_PORT MAC: DIS: 0:35:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.127371 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 176 add.
2023-04-25 09:03:39.127587 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:03:39.127608 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:03:39.127621 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.128284 DEBUG BF_PORT 0:176: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.128317 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:176:64(speed):0(fec)
2023-04-25 09:03:39.128505 INFO  BF_DVM Dev 0 port 176 added sts Success (0)
2023-04-25 09:03:39.128543 INFO  BF_PM bf_pm_port_direction_clear:5226 0:7/0
2023-04-25 09:03:39.128577 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:1c 

2023-04-25 09:03:39.131831 DEBUG BF_PORT SDS :0:176:0: MAP: Rx inv=1
2023-04-25 09:03:39.131977 DEBUG BF_PORT SDS :0:176:0: MAP: Tx inv=1
2023-04-25 09:03:39.132096 DEBUG BF_PORT SDS :0:176:1: MAP: Rx inv=1
2023-04-25 09:03:39.132212 DEBUG BF_PORT SDS :0:176:1: MAP: Tx inv=1
2023-04-25 09:03:39.132328 DEBUG BF_PORT SDS :0:176:2: MAP: Rx inv=0
2023-04-25 09:03:39.132450 DEBUG BF_PORT SDS :0:176:2: MAP: Tx inv=1
2023-04-25 09:03:39.132570 DEBUG BF_PORT SDS :0:176:3: MAP: Rx inv=0
2023-04-25 09:03:39.132687 DEBUG BF_PORT SDS :0:176:3: MAP: Tx inv=1
2023-04-25 09:03:39.137206 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.0: AVDD
2023-04-25 09:03:39.137329 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.1: AVDD
2023-04-25 09:03:39.137446 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.2: AVDD
2023-04-25 09:03:39.137574 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 7/0.3: AVDD
2023-04-25 09:03:39.137974 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:8/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.138013 DEBUG BF_PORT 0:184: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.138027 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:184:64(speed):0(fec)
2023-04-25 09:03:39.138048 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.138134 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 09:03:39.138157 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 09:03:39.150476 DEBUG BF_PLTFM QSFPMSM 21 : QSFP_FSM_ST_WAIT_TOFF_LPMODE --> QSFP_FSM_ST_DETECTED         (300ms)
2023-04-25 09:03:39.153906 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 09:03:39.153932 DEBUG BF_PORT MAC: DIS: 0:33:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.154323 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 184 add.
2023-04-25 09:03:39.154537 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:03:39.154558 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:03:39.154571 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.155231 DEBUG BF_PORT 0:184: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.155250 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:184:64(speed):0(fec)
2023-04-25 09:03:39.155421 INFO  BF_DVM Dev 0 port 184 added sts Success (0)
2023-04-25 09:03:39.155438 INFO  BF_PM bf_pm_port_direction_clear:5226 0:8/0
2023-04-25 09:03:39.155453 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:20 

2023-04-25 09:03:39.158809 DEBUG BF_PORT SDS :0:184:0: MAP: Rx inv=0
2023-04-25 09:03:39.158939 DEBUG BF_PORT SDS :0:184:0: MAP: Tx inv=1
2023-04-25 09:03:39.159053 DEBUG BF_PORT SDS :0:184:1: MAP: Rx inv=0
2023-04-25 09:03:39.159173 DEBUG BF_PORT SDS :0:184:1: MAP: Tx inv=1
2023-04-25 09:03:39.159288 DEBUG BF_PORT SDS :0:184:2: MAP: Rx inv=1
2023-04-25 09:03:39.159401 DEBUG BF_PORT SDS :0:184:2: MAP: Tx inv=1
2023-04-25 09:03:39.159515 DEBUG BF_PORT SDS :0:184:3: MAP: Rx inv=1
2023-04-25 09:03:39.159630 DEBUG BF_PORT SDS :0:184:3: MAP: Tx inv=1
2023-04-25 09:03:39.164178 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.0: AVDD
2023-04-25 09:03:39.164307 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.1: AVDD
2023-04-25 09:03:39.164424 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.2: AVDD
2023-04-25 09:03:39.164542 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 8/0.3: AVDD
2023-04-25 09:03:39.165024 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:9/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.165182 DEBUG BF_PORT 0:60: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.165235 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:60:64(speed):0(fec)
2023-04-25 09:03:39.165315 DEBUG BF_PORT PRT :0: 60:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.165458 DEBUG BF_PORT PRT :0: 60:-: Disable MAC Rx
2023-04-25 09:03:39.165505 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = false
2023-04-25 09:03:39.182892 DEBUG BF_PORT MAC: DIS: 0:31:0 : Disable channel
2023-04-25 09:03:39.182919 DEBUG BF_PORT MAC: DIS: 0:31:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.183316 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 60 add.
2023-04-25 09:03:39.183532 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:03:39.183551 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:03:39.183564 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.184225 DEBUG BF_PORT 0:60: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.184258 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:60:64(speed):0(fec)
2023-04-25 09:03:39.184472 INFO  BF_DVM Dev 0 port 60 added sts Success (0)
2023-04-25 09:03:39.184510 INFO  BF_PM bf_pm_port_direction_clear:5226 0:9/0
2023-04-25 09:03:39.184539 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:24 

2023-04-25 09:03:39.187891 DEBUG BF_PORT SDS :0: 60:0: MAP: Rx inv=1
2023-04-25 09:03:39.188082 DEBUG BF_PORT SDS :0: 60:0: MAP: Tx inv=1
2023-04-25 09:03:39.188207 DEBUG BF_PORT SDS :0: 60:1: MAP: Rx inv=1
2023-04-25 09:03:39.188330 DEBUG BF_PORT SDS :0: 60:1: MAP: Tx inv=1
2023-04-25 09:03:39.188455 DEBUG BF_PORT SDS :0: 60:2: MAP: Rx inv=0
2023-04-25 09:03:39.188581 DEBUG BF_PORT SDS :0: 60:2: MAP: Tx inv=1
2023-04-25 09:03:39.188703 DEBUG BF_PORT SDS :0: 60:3: MAP: Rx inv=0
2023-04-25 09:03:39.188824 DEBUG BF_PORT SDS :0: 60:3: MAP: Tx inv=1
2023-04-25 09:03:39.193730 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.0: AVDD
2023-04-25 09:03:39.193859 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.1: AVDD
2023-04-25 09:03:39.193982 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.2: AVDD
2023-04-25 09:03:39.194104 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 9/0.3: AVDD
2023-04-25 09:03:39.194676 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:10/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.194739 DEBUG BF_PORT 0:52: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.194762 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:52:64(speed):0(fec)
2023-04-25 09:03:39.194799 DEBUG BF_PORT PRT :0: 52:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.194896 DEBUG BF_PORT PRT :0: 52:-: Disable MAC Rx
2023-04-25 09:03:39.194919 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = false
2023-04-25 09:03:39.211852 DEBUG BF_PORT MAC: DIS: 0:29:0 : Disable channel
2023-04-25 09:03:39.211875 DEBUG BF_PORT MAC: DIS: 0:29:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.212271 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 52 add.
2023-04-25 09:03:39.212523 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:03:39.212562 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:03:39.212586 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.213286 DEBUG BF_PORT 0:52: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.213303 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:52:64(speed):0(fec)
2023-04-25 09:03:39.213474 INFO  BF_DVM Dev 0 port 52 added sts Success (0)
2023-04-25 09:03:39.213492 INFO  BF_PM bf_pm_port_direction_clear:5226 0:10/0
2023-04-25 09:03:39.213507 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:28 

2023-04-25 09:03:39.216852 DEBUG BF_PORT SDS :0: 52:0: MAP: Rx inv=0
2023-04-25 09:03:39.217007 DEBUG BF_PORT SDS :0: 52:0: MAP: Tx inv=1
2023-04-25 09:03:39.217132 DEBUG BF_PORT SDS :0: 52:1: MAP: Rx inv=0
2023-04-25 09:03:39.217253 DEBUG BF_PORT SDS :0: 52:1: MAP: Tx inv=1
2023-04-25 09:03:39.217376 DEBUG BF_PORT SDS :0: 52:2: MAP: Rx inv=1
2023-04-25 09:03:39.217497 DEBUG BF_PORT SDS :0: 52:2: MAP: Tx inv=1
2023-04-25 09:03:39.217618 DEBUG BF_PORT SDS :0: 52:3: MAP: Rx inv=1
2023-04-25 09:03:39.217739 DEBUG BF_PORT SDS :0: 52:3: MAP: Tx inv=1
2023-04-25 09:03:39.222636 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.0: AVDD
2023-04-25 09:03:39.222767 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.1: AVDD
2023-04-25 09:03:39.222889 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.2: AVDD
2023-04-25 09:03:39.223011 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 10/0.3: AVDD
2023-04-25 09:03:39.223474 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:11/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.223537 DEBUG BF_PORT 0:44: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.223565 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:44:64(speed):0(fec)
2023-04-25 09:03:39.223618 DEBUG BF_PORT PRT :0: 44:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.223717 DEBUG BF_PORT PRT :0: 44:-: Disable MAC Rx
2023-04-25 09:03:39.223751 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = false
2023-04-25 09:03:39.240736 DEBUG BF_PORT MAC: DIS: 0:27:0 : Disable channel
2023-04-25 09:03:39.240762 DEBUG BF_PORT MAC: DIS: 0:27:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.241159 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 44 add.
2023-04-25 09:03:39.241378 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:03:39.241397 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:03:39.241409 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.242070 DEBUG BF_PORT 0:44: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.242088 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:44:64(speed):0(fec)
2023-04-25 09:03:39.242258 INFO  BF_DVM Dev 0 port 44 added sts Success (0)
2023-04-25 09:03:39.242276 INFO  BF_PM bf_pm_port_direction_clear:5226 0:11/0
2023-04-25 09:03:39.242291 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:2c 

2023-04-25 09:03:39.245813 DEBUG BF_PORT SDS :0: 44:0: MAP: Rx inv=1
2023-04-25 09:03:39.245947 DEBUG BF_PORT SDS :0: 44:0: MAP: Tx inv=1
2023-04-25 09:03:39.246071 DEBUG BF_PORT SDS :0: 44:1: MAP: Rx inv=1
2023-04-25 09:03:39.246194 DEBUG BF_PORT SDS :0: 44:1: MAP: Tx inv=1
2023-04-25 09:03:39.246316 DEBUG BF_PORT SDS :0: 44:2: MAP: Rx inv=0
2023-04-25 09:03:39.246438 DEBUG BF_PORT SDS :0: 44:2: MAP: Tx inv=1
2023-04-25 09:03:39.246560 DEBUG BF_PORT SDS :0: 44:3: MAP: Rx inv=0
2023-04-25 09:03:39.246682 DEBUG BF_PORT SDS :0: 44:3: MAP: Tx inv=1
2023-04-25 09:03:39.251589 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.0: AVDD
2023-04-25 09:03:39.251718 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.1: AVDD
2023-04-25 09:03:39.251840 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.2: AVDD
2023-04-25 09:03:39.251962 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 11/0.3: AVDD
2023-04-25 09:03:39.252380 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:12/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.252460 DEBUG BF_PORT 0:36: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.252485 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:36:64(speed):0(fec)
2023-04-25 09:03:39.252520 DEBUG BF_PORT PRT :0: 36:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.252624 DEBUG BF_PORT PRT :0: 36:-: Disable MAC Rx
2023-04-25 09:03:39.252660 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = false
2023-04-25 09:03:39.269580 DEBUG BF_PORT MAC: DIS: 0:25:0 : Disable channel
2023-04-25 09:03:39.269607 DEBUG BF_PORT MAC: DIS: 0:25:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.269998 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 36 add.
2023-04-25 09:03:39.270211 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:03:39.270230 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:03:39.270242 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.270893 DEBUG BF_PORT 0:36: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.270909 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:36:64(speed):0(fec)
2023-04-25 09:03:39.271081 INFO  BF_DVM Dev 0 port 36 added sts Success (0)
2023-04-25 09:03:39.271098 INFO  BF_PM bf_pm_port_direction_clear:5226 0:12/0
2023-04-25 09:03:39.271113 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:30 

2023-04-25 09:03:39.273854 DEBUG BF_PORT SDS :0: 36:0: MAP: Rx inv=0
2023-04-25 09:03:39.274008 DEBUG BF_PORT SDS :0: 36:0: MAP: Tx inv=1
2023-04-25 09:03:39.274133 DEBUG BF_PORT SDS :0: 36:1: MAP: Rx inv=0
2023-04-25 09:03:39.274256 DEBUG BF_PORT SDS :0: 36:1: MAP: Tx inv=1
2023-04-25 09:03:39.274390 DEBUG BF_PORT SDS :0: 36:2: MAP: Rx inv=1
2023-04-25 09:03:39.274513 DEBUG BF_PORT SDS :0: 36:2: MAP: Tx inv=1
2023-04-25 09:03:39.274636 DEBUG BF_PORT SDS :0: 36:3: MAP: Rx inv=1
2023-04-25 09:03:39.274757 DEBUG BF_PORT SDS :0: 36:3: MAP: Tx inv=1
2023-04-25 09:03:39.279672 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.0: AVDD
2023-04-25 09:03:39.279803 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.1: AVDD
2023-04-25 09:03:39.279925 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.2: AVDD
2023-04-25 09:03:39.280047 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 12/0.3: AVDD
2023-04-25 09:03:39.280487 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:13/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.280560 DEBUG BF_PORT 0:28: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.280589 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:28:64(speed):0(fec)
2023-04-25 09:03:39.280625 DEBUG BF_PORT PRT :0: 28:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.280732 DEBUG BF_PORT PRT :0: 28:-: Disable MAC Rx
2023-04-25 09:03:39.280767 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = false
2023-04-25 09:03:39.297771 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2023-04-25 09:03:39.297798 DEBUG BF_PORT MAC: DIS: 0:23:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.298213 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 28 add.
2023-04-25 09:03:39.298494 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:03:39.298533 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:03:39.298558 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.299253 DEBUG BF_PORT 0:28: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.299286 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:28:64(speed):0(fec)
2023-04-25 09:03:39.299476 INFO  BF_DVM Dev 0 port 28 added sts Success (0)
2023-04-25 09:03:39.299517 INFO  BF_PM bf_pm_port_direction_clear:5226 0:13/0
2023-04-25 09:03:39.299532 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:34 

2023-04-25 09:03:39.302887 DEBUG BF_PORT SDS :0: 28:0: MAP: Rx inv=1
2023-04-25 09:03:39.303053 DEBUG BF_PORT SDS :0: 28:0: MAP: Tx inv=1
2023-04-25 09:03:39.303196 DEBUG BF_PORT SDS :0: 28:1: MAP: Rx inv=1
2023-04-25 09:03:39.303330 DEBUG BF_PORT SDS :0: 28:1: MAP: Tx inv=1
2023-04-25 09:03:39.303454 DEBUG BF_PORT SDS :0: 28:2: MAP: Rx inv=0
2023-04-25 09:03:39.303577 DEBUG BF_PORT SDS :0: 28:2: MAP: Tx inv=1
2023-04-25 09:03:39.303698 DEBUG BF_PORT SDS :0: 28:3: MAP: Rx inv=0
2023-04-25 09:03:39.303821 DEBUG BF_PORT SDS :0: 28:3: MAP: Tx inv=1
2023-04-25 09:03:39.308750 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.0: AVDD
2023-04-25 09:03:39.308888 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.1: AVDD
2023-04-25 09:03:39.309011 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.2: AVDD
2023-04-25 09:03:39.309133 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 13/0.3: AVDD
2023-04-25 09:03:39.309577 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:14/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.309624 DEBUG BF_PORT 0:20: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.309638 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:20:64(speed):0(fec)
2023-04-25 09:03:39.309659 DEBUG BF_PORT PRT :0: 20:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.309744 DEBUG BF_PORT PRT :0: 20:-: Disable MAC Rx
2023-04-25 09:03:39.309766 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = false
2023-04-25 09:03:39.326705 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2023-04-25 09:03:39.326729 DEBUG BF_PORT MAC: DIS: 0:21:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.327133 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 20 add.
2023-04-25 09:03:39.327405 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:03:39.327458 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:03:39.327488 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.328209 DEBUG BF_PORT 0:20: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.328243 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:20:64(speed):0(fec)
2023-04-25 09:03:39.328405 INFO  BF_DVM Dev 0 port 20 added sts Success (0)
2023-04-25 09:03:39.328427 INFO  BF_PM bf_pm_port_direction_clear:5226 0:14/0
2023-04-25 09:03:39.328442 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:38 

2023-04-25 09:03:39.331873 DEBUG BF_PORT SDS :0: 20:0: MAP: Rx inv=0
2023-04-25 09:03:39.332035 DEBUG BF_PORT SDS :0: 20:0: MAP: Tx inv=1
2023-04-25 09:03:39.332177 DEBUG BF_PORT SDS :0: 20:1: MAP: Rx inv=0
2023-04-25 09:03:39.332303 DEBUG BF_PORT SDS :0: 20:1: MAP: Tx inv=1
2023-04-25 09:03:39.332428 DEBUG BF_PORT SDS :0: 20:2: MAP: Rx inv=1
2023-04-25 09:03:39.332555 DEBUG BF_PORT SDS :0: 20:2: MAP: Tx inv=1
2023-04-25 09:03:39.332680 DEBUG BF_PORT SDS :0: 20:3: MAP: Rx inv=1
2023-04-25 09:03:39.332803 DEBUG BF_PORT SDS :0: 20:3: MAP: Tx inv=1
2023-04-25 09:03:39.337712 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.0: AVDD
2023-04-25 09:03:39.337842 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.1: AVDD
2023-04-25 09:03:39.337967 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.2: AVDD
2023-04-25 09:03:39.338092 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 14/0.3: AVDD
2023-04-25 09:03:39.338539 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:25/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.338620 DEBUG BF_PORT 0:188: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.338638 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:188:64(speed):0(fec)
2023-04-25 09:03:39.338660 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.338747 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 09:03:39.338767 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 09:03:39.354447 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 09:03:39.354471 DEBUG BF_PORT MAC: DIS: 0:63:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.354863 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 188 add.
2023-04-25 09:03:39.355101 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:03:39.355121 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:03:39.355133 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.355789 DEBUG BF_PORT 0:188: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.355806 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:188:64(speed):0(fec)
2023-04-25 09:03:39.355978 INFO  BF_DVM Dev 0 port 188 added sts Success (0)
2023-04-25 09:03:39.355996 INFO  BF_PM bf_pm_port_direction_clear:5226 0:25/0
2023-04-25 09:03:39.356011 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:64 

2023-04-25 09:03:39.358911 DEBUG BF_PORT SDS :0:188:0: MAP: Rx inv=0
2023-04-25 09:03:39.359058 DEBUG BF_PORT SDS :0:188:0: MAP: Tx inv=0
2023-04-25 09:03:39.359180 DEBUG BF_PORT SDS :0:188:1: MAP: Rx inv=0
2023-04-25 09:03:39.359297 DEBUG BF_PORT SDS :0:188:1: MAP: Tx inv=0
2023-04-25 09:03:39.359414 DEBUG BF_PORT SDS :0:188:2: MAP: Rx inv=1
2023-04-25 09:03:39.359531 DEBUG BF_PORT SDS :0:188:2: MAP: Tx inv=0
2023-04-25 09:03:39.359647 DEBUG BF_PORT SDS :0:188:3: MAP: Rx inv=1
2023-04-25 09:03:39.359763 DEBUG BF_PORT SDS :0:188:3: MAP: Tx inv=0
2023-04-25 09:03:39.364312 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.0: AVDD
2023-04-25 09:03:39.364444 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.1: AVDD
2023-04-25 09:03:39.364565 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.2: AVDD
2023-04-25 09:03:39.364694 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 25/0.3: AVDD
2023-04-25 09:03:39.365128 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:26/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.365200 DEBUG BF_PORT 0:180: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.365219 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:180:64(speed):0(fec)
2023-04-25 09:03:39.365240 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.365326 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 09:03:39.365347 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 09:03:39.381097 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 09:03:39.381122 DEBUG BF_PORT MAC: DIS: 0:61:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.381530 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 180 add.
2023-04-25 09:03:39.381748 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:03:39.381769 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:03:39.381781 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.382473 DEBUG BF_PORT 0:180: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.382508 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:180:64(speed):0(fec)
2023-04-25 09:03:39.382699 INFO  BF_DVM Dev 0 port 180 added sts Success (0)
2023-04-25 09:03:39.382733 INFO  BF_PM bf_pm_port_direction_clear:5226 0:26/0
2023-04-25 09:03:39.382776 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:68 

2023-04-25 09:03:39.385863 DEBUG BF_PORT SDS :0:180:0: MAP: Rx inv=1
2023-04-25 09:03:39.386013 DEBUG BF_PORT SDS :0:180:0: MAP: Tx inv=0
2023-04-25 09:03:39.386135 DEBUG BF_PORT SDS :0:180:1: MAP: Rx inv=1
2023-04-25 09:03:39.386251 DEBUG BF_PORT SDS :0:180:1: MAP: Tx inv=0
2023-04-25 09:03:39.386368 DEBUG BF_PORT SDS :0:180:2: MAP: Rx inv=0
2023-04-25 09:03:39.386484 DEBUG BF_PORT SDS :0:180:2: MAP: Tx inv=0
2023-04-25 09:03:39.386600 DEBUG BF_PORT SDS :0:180:3: MAP: Rx inv=0
2023-04-25 09:03:39.386716 DEBUG BF_PORT SDS :0:180:3: MAP: Tx inv=0
2023-04-25 09:03:39.391253 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.0: AVDD
2023-04-25 09:03:39.391377 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.1: AVDD
2023-04-25 09:03:39.391500 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.2: AVDD
2023-04-25 09:03:39.391617 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 26/0.3: AVDD
2023-04-25 09:03:39.392066 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:27/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.392158 DEBUG BF_PORT 0:172: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.392177 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:172:64(speed):0(fec)
2023-04-25 09:03:39.392199 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.392289 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 09:03:39.392311 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 09:03:39.407991 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 09:03:39.408015 DEBUG BF_PORT MAC: DIS: 0:59:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.408397 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 172 add.
2023-04-25 09:03:39.408629 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:03:39.408650 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:03:39.408663 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.409345 DEBUG BF_PORT 0:172: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.409378 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:172:64(speed):0(fec)
2023-04-25 09:03:39.409569 INFO  BF_DVM Dev 0 port 172 added sts Success (0)
2023-04-25 09:03:39.409603 INFO  BF_PM bf_pm_port_direction_clear:5226 0:27/0
2023-04-25 09:03:39.409664 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:6c 

2023-04-25 09:03:39.412861 DEBUG BF_PORT SDS :0:172:0: MAP: Rx inv=0
2023-04-25 09:03:39.413009 DEBUG BF_PORT SDS :0:172:0: MAP: Tx inv=0
2023-04-25 09:03:39.413131 DEBUG BF_PORT SDS :0:172:1: MAP: Rx inv=0
2023-04-25 09:03:39.413248 DEBUG BF_PORT SDS :0:172:1: MAP: Tx inv=0
2023-04-25 09:03:39.413365 DEBUG BF_PORT SDS :0:172:2: MAP: Rx inv=1
2023-04-25 09:03:39.413480 DEBUG BF_PORT SDS :0:172:2: MAP: Tx inv=0
2023-04-25 09:03:39.413596 DEBUG BF_PORT SDS :0:172:3: MAP: Rx inv=1
2023-04-25 09:03:39.413712 DEBUG BF_PORT SDS :0:172:3: MAP: Tx inv=0
2023-04-25 09:03:39.418274 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.0: AVDD
2023-04-25 09:03:39.418398 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.1: AVDD
2023-04-25 09:03:39.418516 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.2: AVDD
2023-04-25 09:03:39.418631 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 27/0.3: AVDD
2023-04-25 09:03:39.419091 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:28/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.419278 DEBUG BF_PORT 0:164: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.419316 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:164:64(speed):0(fec)
2023-04-25 09:03:39.419384 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.419500 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 09:03:39.419548 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 09:03:39.435969 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 09:03:39.435996 DEBUG BF_PORT MAC: DIS: 0:57:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.436397 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 164 add.
2023-04-25 09:03:39.436621 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:03:39.436646 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:03:39.436660 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.437341 DEBUG BF_PORT 0:164: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.437387 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:164:64(speed):0(fec)
2023-04-25 09:03:39.437607 INFO  BF_DVM Dev 0 port 164 added sts Success (0)
2023-04-25 09:03:39.437625 INFO  BF_PM bf_pm_port_direction_clear:5226 0:28/0
2023-04-25 09:03:39.437641 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:70 

2023-04-25 09:03:39.440854 DEBUG BF_PORT SDS :0:164:0: MAP: Rx inv=1
2023-04-25 09:03:39.440986 DEBUG BF_PORT SDS :0:164:0: MAP: Tx inv=0
2023-04-25 09:03:39.441104 DEBUG BF_PORT SDS :0:164:1: MAP: Rx inv=1
2023-04-25 09:03:39.441221 DEBUG BF_PORT SDS :0:164:1: MAP: Tx inv=0
2023-04-25 09:03:39.441339 DEBUG BF_PORT SDS :0:164:2: MAP: Rx inv=0
2023-04-25 09:03:39.441455 DEBUG BF_PORT SDS :0:164:2: MAP: Tx inv=0
2023-04-25 09:03:39.441572 DEBUG BF_PORT SDS :0:164:3: MAP: Rx inv=0
2023-04-25 09:03:39.441691 DEBUG BF_PORT SDS :0:164:3: MAP: Tx inv=0
2023-04-25 09:03:39.446247 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.0: AVDD
2023-04-25 09:03:39.446371 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.1: AVDD
2023-04-25 09:03:39.446488 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.2: AVDD
2023-04-25 09:03:39.446604 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 28/0.3: AVDD
2023-04-25 09:03:39.447053 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:29/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.447133 DEBUG BF_PORT 0:148: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.447157 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:148:64(speed):0(fec)
2023-04-25 09:03:39.447192 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.447279 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 09:03:39.447312 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 09:03:39.463109 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 09:03:39.463134 DEBUG BF_PORT MAC: DIS: 0:53:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.463533 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 148 add.
2023-04-25 09:03:39.463750 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:03:39.463770 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:03:39.463791 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.464489 DEBUG BF_PORT 0:148: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.464530 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:148:64(speed):0(fec)
2023-04-25 09:03:39.464727 INFO  BF_DVM Dev 0 port 148 added sts Success (0)
2023-04-25 09:03:39.464747 INFO  BF_PM bf_pm_port_direction_clear:5226 0:29/0
2023-04-25 09:03:39.464762 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:74 

2023-04-25 09:03:39.465825 DEBUG BF_PLTFM QSFP    21 : Alarms (Bytes 2-14) : 02 ff 0f ff 00 00 00 55 55 55 55 55 55
2023-04-25 09:03:39.465905 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx LOS: 0 -> f : [3:0] Rx LOS: f -> f
2023-04-25 09:03:39.465932 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx Adapt EQ Fault: 0 -> 0 : [3:0] Tx Laser fault: 0 -> f
2023-04-25 09:03:39.465954 DEBUG BF_PLTFM QSFP    21 : [7:4] Tx CDR LOL: 0 -> f : [3:0] Rx CDR LOL: 0 -> f
2023-04-25 09:03:39.468854 DEBUG BF_PORT SDS :0:148:0: MAP: Rx inv=1
2023-04-25 09:03:39.468984 DEBUG BF_PORT SDS :0:148:0: MAP: Tx inv=1
2023-04-25 09:03:39.469099 DEBUG BF_PORT SDS :0:148:1: MAP: Rx inv=0
2023-04-25 09:03:39.469214 DEBUG BF_PORT SDS :0:148:1: MAP: Tx inv=1
2023-04-25 09:03:39.469331 DEBUG BF_PORT SDS :0:148:2: MAP: Rx inv=0
2023-04-25 09:03:39.469444 DEBUG BF_PORT SDS :0:148:2: MAP: Tx inv=1
2023-04-25 09:03:39.469560 DEBUG BF_PORT SDS :0:148:3: MAP: Rx inv=0
2023-04-25 09:03:39.469680 DEBUG BF_PORT SDS :0:148:3: MAP: Tx inv=1
2023-04-25 09:03:39.474242 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.0: AVDD
2023-04-25 09:03:39.474365 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.1: AVDD
2023-04-25 09:03:39.474481 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.2: AVDD
2023-04-25 09:03:39.474596 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 29/0.3: AVDD
2023-04-25 09:03:39.475117 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:30/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.475199 DEBUG BF_PORT 0:156: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.475214 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:156:64(speed):0(fec)
2023-04-25 09:03:39.475236 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.475322 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 09:03:39.475354 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 09:03:39.483831 DEBUG BF_PLTFM QSFP    21 : dev_port=32 : LOS=1
2023-04-25 09:03:39.483887 DEBUG BF_PLTFM QSFP    21 : dev_port=33 : LOS=1
2023-04-25 09:03:39.483910 DEBUG BF_PLTFM QSFP    21 : dev_port=34 : LOS=1
2023-04-25 09:03:39.483933 DEBUG BF_PLTFM QSFP    21 : dev_port=35 : LOS=1
2023-04-25 09:03:39.491188 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 09:03:39.491213 DEBUG BF_PORT MAC: DIS: 0:55:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.491609 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 156 add.
2023-04-25 09:03:39.491823 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:03:39.491843 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:03:39.491855 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.492511 DEBUG BF_PORT 0:156: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.492542 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:156:64(speed):0(fec)
2023-04-25 09:03:39.492714 INFO  BF_DVM Dev 0 port 156 added sts Success (0)
2023-04-25 09:03:39.492731 INFO  BF_PM bf_pm_port_direction_clear:5226 0:30/0
2023-04-25 09:03:39.492747 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:78 

2023-04-25 09:03:39.495841 DEBUG BF_PORT SDS :0:156:0: MAP: Rx inv=0
2023-04-25 09:03:39.495971 DEBUG BF_PORT SDS :0:156:0: MAP: Tx inv=1
2023-04-25 09:03:39.496089 DEBUG BF_PORT SDS :0:156:1: MAP: Rx inv=0
2023-04-25 09:03:39.496202 DEBUG BF_PORT SDS :0:156:1: MAP: Tx inv=1
2023-04-25 09:03:39.496317 DEBUG BF_PORT SDS :0:156:2: MAP: Rx inv=1
2023-04-25 09:03:39.496433 DEBUG BF_PORT SDS :0:156:2: MAP: Tx inv=0
2023-04-25 09:03:39.496550 DEBUG BF_PORT SDS :0:156:3: MAP: Rx inv=1
2023-04-25 09:03:39.496664 DEBUG BF_PORT SDS :0:156:3: MAP: Tx inv=0
2023-04-25 09:03:39.501221 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.0: AVDD
2023-04-25 09:03:39.501349 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.1: AVDD
2023-04-25 09:03:39.501465 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.2: AVDD
2023-04-25 09:03:39.501578 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 30/0.3: AVDD
2023-04-25 09:03:39.502045 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:31/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.502110 DEBUG BF_PORT 0:132: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.502123 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:132:64(speed):0(fec)
2023-04-25 09:03:39.502144 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.502228 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 09:03:39.502250 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 09:03:39.518003 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 09:03:39.518028 DEBUG BF_PORT MAC: DIS: 0:49:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.518418 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 132 add.
2023-04-25 09:03:39.518635 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:03:39.518662 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:03:39.518676 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.519357 DEBUG BF_PORT 0:132: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.519392 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:132:64(speed):0(fec)
2023-04-25 09:03:39.519594 INFO  BF_DVM Dev 0 port 132 added sts Success (0)
2023-04-25 09:03:39.519626 INFO  BF_PM bf_pm_port_direction_clear:5226 0:31/0
2023-04-25 09:03:39.519654 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:7c 

2023-04-25 09:03:39.522863 DEBUG BF_PORT SDS :0:132:0: MAP: Rx inv=1
2023-04-25 09:03:39.522991 DEBUG BF_PORT SDS :0:132:0: MAP: Tx inv=1
2023-04-25 09:03:39.523106 DEBUG BF_PORT SDS :0:132:1: MAP: Rx inv=0
2023-04-25 09:03:39.523221 DEBUG BF_PORT SDS :0:132:1: MAP: Tx inv=0
2023-04-25 09:03:39.523338 DEBUG BF_PORT SDS :0:132:2: MAP: Rx inv=1
2023-04-25 09:03:39.523451 DEBUG BF_PORT SDS :0:132:2: MAP: Tx inv=0
2023-04-25 09:03:39.523566 DEBUG BF_PORT SDS :0:132:3: MAP: Rx inv=1
2023-04-25 09:03:39.523688 DEBUG BF_PORT SDS :0:132:3: MAP: Tx inv=0
2023-04-25 09:03:39.528240 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.0: AVDD
2023-04-25 09:03:39.528363 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.1: AVDD
2023-04-25 09:03:39.528491 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.2: AVDD
2023-04-25 09:03:39.528609 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 31/0.3: AVDD
2023-04-25 09:03:39.529060 INFO  BF_PM bf_pm_port_add_with_lanes:5652 0:32/0:64(speed):0(fec):4(n_lanes)
2023-04-25 09:03:39.529123 DEBUG BF_PORT 0:140: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.529138 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:140:64(speed):0(fec)
2023-04-25 09:03:39.529181 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.529268 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 09:03:39.529290 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 09:03:39.545051 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 09:03:39.545075 DEBUG BF_PORT MAC: DIS: 0:51:0 : ERROR! : ch0mode.ena = 0!
2023-04-25 09:03:39.545471 INFO  BF_MC mc_mgr_add_port: Dev 0, Port 140 add.
2023-04-25 09:03:39.545686 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:03:39.545706 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:03:39.545718 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=64(64 on add) set 2 channels to speed=64, rc=0
2023-04-25 09:03:39.546375 DEBUG BF_PORT 0:140: 64(speed): 0(fec): 4(n_lanes)
2023-04-25 09:03:39.546393 DEBUG BF_PORT port_mgr_tof1_port_add:1032:0:140:64(speed):0(fec)
2023-04-25 09:03:39.546564 INFO  BF_DVM Dev 0 port 140 added sts Success (0)
2023-04-25 09:03:39.546582 INFO  BF_PM bf_pm_port_direction_clear:5226 0:32/0
2023-04-25 09:03:39.546598 DEBUG BF_PLTFM Extended Mac addr: a8:2b:b5:ee:6e:80 

2023-04-25 09:03:39.549827 DEBUG BF_PORT SDS :0:140:0: MAP: Rx inv=0
2023-04-25 09:03:39.549957 DEBUG BF_PORT SDS :0:140:0: MAP: Tx inv=1
2023-04-25 09:03:39.550077 DEBUG BF_PORT SDS :0:140:1: MAP: Rx inv=0
2023-04-25 09:03:39.550193 DEBUG BF_PORT SDS :0:140:1: MAP: Tx inv=1
2023-04-25 09:03:39.550310 DEBUG BF_PORT SDS :0:140:2: MAP: Rx inv=1
2023-04-25 09:03:39.550426 DEBUG BF_PORT SDS :0:140:2: MAP: Tx inv=0
2023-04-25 09:03:39.550542 DEBUG BF_PORT SDS :0:140:3: MAP: Rx inv=1
2023-04-25 09:03:39.550657 DEBUG BF_PORT SDS :0:140:3: MAP: Tx inv=0
2023-04-25 09:03:39.555218 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.0: AVDD
2023-04-25 09:03:39.555342 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.1: AVDD
2023-04-25 09:03:39.555462 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.2: AVDD
2023-04-25 09:03:39.555579 DEBUG BF_PM pm_serdes_term_mode_set:2280 Port termination setting for 32/0.3: AVDD
2023-04-25 09:03:39.556084 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:1/0:1(loopback_mode)
2023-04-25 09:03:39.771158 DEBUG BF_PORT port_mgr_port_enable:149:0:128:1(enb)
2023-04-25 09:03:39.771202 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:1(enb)
2023-04-25 09:03:39.771217 DEBUG BF_PORT PRT :0:128:-: Enable
2023-04-25 09:03:39.771239 INFO  BF_TM Set dev:0 port:128 admin_state:1
2023-04-25 09:03:39.771257 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 09:03:39.771298 INFO  BF_TM Set dev:0 port:128 admin_state:0
2023-04-25 09:03:39.771324 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 09:03:39.771347 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 09:03:39.771360 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 09:03:39.771372 DEBUG BF_PORT port_mgr_port_enable:149:0:128:0(enb)
2023-04-25 09:03:39.771384 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:0(enb)
2023-04-25 09:03:39.771397 DEBUG BF_PORT PRT :0:128:-: Disable
2023-04-25 09:03:39.771409 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:39.771500 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 09:03:39.771523 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 09:03:39.786874 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 09:03:39.787765 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 1/0 (128) : MAC : 23/0
2023-04-25 09:03:39.787794 DEBUG BF_PORT 0:128: RTESTMODE = 0
2023-04-25 09:03:39.792256 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:2/0:1(loopback_mode)
2023-04-25 09:03:40.006825 DEBUG BF_PORT port_mgr_port_enable:149:0:136:1(enb)
2023-04-25 09:03:40.006888 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:1(enb)
2023-04-25 09:03:40.006905 DEBUG BF_PORT PRT :0:136:-: Enable
2023-04-25 09:03:40.006927 INFO  BF_TM Set dev:0 port:136 admin_state:1
2023-04-25 09:03:40.006942 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 09:03:40.006965 INFO  BF_TM Set dev:0 port:136 admin_state:0
2023-04-25 09:03:40.006979 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 09:03:40.006999 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 09:03:40.007012 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 09:03:40.007023 DEBUG BF_PORT port_mgr_port_enable:149:0:136:0(enb)
2023-04-25 09:03:40.007035 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:0(enb)
2023-04-25 09:03:40.007047 DEBUG BF_PORT PRT :0:136:-: Disable
2023-04-25 09:03:40.007060 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:40.007147 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 09:03:40.007169 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 09:03:40.022497 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 09:03:40.023348 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 2/0 (136) : MAC : 22/0
2023-04-25 09:03:40.023369 DEBUG BF_PORT 0:136: RTESTMODE = 0
2023-04-25 09:03:40.027556 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:3/0:1(loopback_mode)
2023-04-25 09:03:40.241846 DEBUG BF_PORT port_mgr_port_enable:149:0:144:1(enb)
2023-04-25 09:03:40.241887 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:1(enb)
2023-04-25 09:03:40.241902 DEBUG BF_PORT PRT :0:144:-: Enable
2023-04-25 09:03:40.241924 INFO  BF_TM Set dev:0 port:144 admin_state:1
2023-04-25 09:03:40.241938 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 09:03:40.241961 INFO  BF_TM Set dev:0 port:144 admin_state:0
2023-04-25 09:03:40.241975 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 09:03:40.241995 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 09:03:40.242009 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 09:03:40.242026 DEBUG BF_PORT port_mgr_port_enable:149:0:144:0(enb)
2023-04-25 09:03:40.242044 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:0(enb)
2023-04-25 09:03:40.242061 DEBUG BF_PORT PRT :0:144:-: Disable
2023-04-25 09:03:40.242074 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:40.242159 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 09:03:40.242181 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 09:03:40.257567 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 09:03:40.258425 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 3/0 (144) : MAC : 21/0
2023-04-25 09:03:40.258454 DEBUG BF_PORT 0:144: RTESTMODE = 0
2023-04-25 09:03:40.262832 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:4/0:1(loopback_mode)
2023-04-25 09:03:40.477457 DEBUG BF_PORT port_mgr_port_enable:149:0:152:1(enb)
2023-04-25 09:03:40.477494 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:1(enb)
2023-04-25 09:03:40.477507 DEBUG BF_PORT PRT :0:152:-: Enable
2023-04-25 09:03:40.477528 INFO  BF_TM Set dev:0 port:152 admin_state:1
2023-04-25 09:03:40.477542 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 09:03:40.477563 INFO  BF_TM Set dev:0 port:152 admin_state:0
2023-04-25 09:03:40.477576 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 09:03:40.477596 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 09:03:40.477616 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 09:03:40.477651 DEBUG BF_PORT port_mgr_port_enable:149:0:152:0(enb)
2023-04-25 09:03:40.477665 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:0(enb)
2023-04-25 09:03:40.477678 DEBUG BF_PORT PRT :0:152:-: Disable
2023-04-25 09:03:40.477697 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:40.477788 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 09:03:40.477812 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 09:03:40.493180 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 09:03:40.494036 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 4/0 (152) : MAC : 20/0
2023-04-25 09:03:40.494062 DEBUG BF_PORT 0:152: RTESTMODE = 0
2023-04-25 09:03:40.498594 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:5/0:1(loopback_mode)
2023-04-25 09:03:40.713311 DEBUG BF_PORT port_mgr_port_enable:149:0:160:1(enb)
2023-04-25 09:03:40.713349 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:1(enb)
2023-04-25 09:03:40.713362 DEBUG BF_PORT PRT :0:160:-: Enable
2023-04-25 09:03:40.713384 INFO  BF_TM Set dev:0 port:160 admin_state:1
2023-04-25 09:03:40.713398 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 09:03:40.713420 INFO  BF_TM Set dev:0 port:160 admin_state:0
2023-04-25 09:03:40.713433 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 09:03:40.713453 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 09:03:40.713465 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 09:03:40.713477 DEBUG BF_PORT port_mgr_port_enable:149:0:160:0(enb)
2023-04-25 09:03:40.713490 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:0(enb)
2023-04-25 09:03:40.713502 DEBUG BF_PORT PRT :0:160:-: Disable
2023-04-25 09:03:40.713514 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:40.713599 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 09:03:40.713619 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 09:03:40.728982 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 09:03:40.729832 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 5/0 (160) : MAC : 19/0
2023-04-25 09:03:40.729853 DEBUG BF_PORT 0:160: RTESTMODE = 0
2023-04-25 09:03:40.734143 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:6/0:1(loopback_mode)
2023-04-25 09:03:40.948933 DEBUG BF_PORT port_mgr_port_enable:149:0:168:1(enb)
2023-04-25 09:03:40.948968 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:1(enb)
2023-04-25 09:03:40.948982 DEBUG BF_PORT PRT :0:168:-: Enable
2023-04-25 09:03:40.949004 INFO  BF_TM Set dev:0 port:168 admin_state:1
2023-04-25 09:03:40.949024 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 09:03:40.949046 INFO  BF_TM Set dev:0 port:168 admin_state:0
2023-04-25 09:03:40.949059 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 09:03:40.949078 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 09:03:40.949090 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 09:03:40.949102 DEBUG BF_PORT port_mgr_port_enable:149:0:168:0(enb)
2023-04-25 09:03:40.949114 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:0(enb)
2023-04-25 09:03:40.949126 DEBUG BF_PORT PRT :0:168:-: Disable
2023-04-25 09:03:40.949137 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:40.949222 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 09:03:40.949243 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 09:03:40.964539 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 09:03:40.965396 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 6/0 (168) : MAC : 18/0
2023-04-25 09:03:40.965419 DEBUG BF_PORT 0:168: RTESTMODE = 0
2023-04-25 09:03:40.969776 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:7/0:1(loopback_mode)
2023-04-25 09:03:41.185098 DEBUG BF_PORT port_mgr_port_enable:149:0:176:1(enb)
2023-04-25 09:03:41.185150 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:1(enb)
2023-04-25 09:03:41.185173 DEBUG BF_PORT PRT :0:176:-: Enable
2023-04-25 09:03:41.185210 INFO  BF_TM Set dev:0 port:176 admin_state:1
2023-04-25 09:03:41.185233 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 09:03:41.185268 INFO  BF_TM Set dev:0 port:176 admin_state:0
2023-04-25 09:03:41.185291 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 09:03:41.185325 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 09:03:41.185347 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 09:03:41.185367 DEBUG BF_PORT port_mgr_port_enable:149:0:176:0(enb)
2023-04-25 09:03:41.185387 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:0(enb)
2023-04-25 09:03:41.185408 DEBUG BF_PORT PRT :0:176:-: Disable
2023-04-25 09:03:41.185433 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:41.185531 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 09:03:41.185556 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 09:03:41.200881 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 09:03:41.201750 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 7/0 (176) : MAC : 17/0
2023-04-25 09:03:41.201779 DEBUG BF_PORT 0:176: RTESTMODE = 0
2023-04-25 09:03:41.206204 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:8/0:1(loopback_mode)
2023-04-25 09:03:41.420694 DEBUG BF_PORT port_mgr_port_enable:149:0:184:1(enb)
2023-04-25 09:03:41.420740 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:1(enb)
2023-04-25 09:03:41.420764 DEBUG BF_PORT PRT :0:184:-: Enable
2023-04-25 09:03:41.420800 INFO  BF_TM Set dev:0 port:184 admin_state:1
2023-04-25 09:03:41.420826 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 09:03:41.420861 INFO  BF_TM Set dev:0 port:184 admin_state:0
2023-04-25 09:03:41.420884 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 09:03:41.420918 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 09:03:41.420938 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 09:03:41.420957 DEBUG BF_PORT port_mgr_port_enable:149:0:184:0(enb)
2023-04-25 09:03:41.420978 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:0(enb)
2023-04-25 09:03:41.420998 DEBUG BF_PORT PRT :0:184:-: Disable
2023-04-25 09:03:41.421018 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:41.421114 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 09:03:41.421139 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 09:03:41.436479 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 09:03:41.437349 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 8/0 (184) : MAC : 16/0
2023-04-25 09:03:41.437377 DEBUG BF_PORT 0:184: RTESTMODE = 0
2023-04-25 09:03:41.441909 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:9/0:1(loopback_mode)
2023-04-25 09:03:41.656926 DEBUG BF_PORT port_mgr_port_enable:149:0:60:1(enb)
2023-04-25 09:03:41.656972 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:1(enb)
2023-04-25 09:03:41.656996 DEBUG BF_PORT PRT :0: 60:-: Enable
2023-04-25 09:03:41.657031 INFO  BF_TM Set dev:0 port:60 admin_state:1
2023-04-25 09:03:41.657057 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 60
2023-04-25 09:03:41.657092 INFO  BF_TM Set dev:0 port:60 admin_state:0
2023-04-25 09:03:41.657115 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 60
2023-04-25 09:03:41.657148 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 09:03:41.657171 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 09:03:41.657212 DEBUG BF_PORT port_mgr_port_enable:149:0:60:0(enb)
2023-04-25 09:03:41.657234 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:0(enb)
2023-04-25 09:03:41.657259 DEBUG BF_PORT PRT :0: 60:-: Disable
2023-04-25 09:03:41.657281 DEBUG BF_PORT PRT :0: 60:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:41.657377 DEBUG BF_PORT PRT :0: 60:-: Disable MAC Rx
2023-04-25 09:03:41.657401 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = false
2023-04-25 09:03:41.673955 DEBUG BF_PORT MAC: DIS: 0:31:0 : Disable channel
2023-04-25 09:03:41.674889 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 9/0 (60) : MAC : 15/0
2023-04-25 09:03:41.674918 DEBUG BF_PORT 0: 60: RTESTMODE = 0
2023-04-25 09:03:41.679588 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:10/0:1(loopback_mode)
2023-04-25 09:03:41.894841 DEBUG BF_PORT port_mgr_port_enable:149:0:52:1(enb)
2023-04-25 09:03:41.894887 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:1(enb)
2023-04-25 09:03:41.894910 DEBUG BF_PORT PRT :0: 52:-: Enable
2023-04-25 09:03:41.894946 INFO  BF_TM Set dev:0 port:52 admin_state:1
2023-04-25 09:03:41.894971 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 52
2023-04-25 09:03:41.895005 INFO  BF_TM Set dev:0 port:52 admin_state:0
2023-04-25 09:03:41.895029 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 52
2023-04-25 09:03:41.895063 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 09:03:41.895086 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 09:03:41.895105 DEBUG BF_PORT port_mgr_port_enable:149:0:52:0(enb)
2023-04-25 09:03:41.895126 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:0(enb)
2023-04-25 09:03:41.895146 DEBUG BF_PORT PRT :0: 52:-: Disable
2023-04-25 09:03:41.895167 DEBUG BF_PORT PRT :0: 52:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:41.895266 DEBUG BF_PORT PRT :0: 52:-: Disable MAC Rx
2023-04-25 09:03:41.895291 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = false
2023-04-25 09:03:41.911869 DEBUG BF_PORT MAC: DIS: 0:29:0 : Disable channel
2023-04-25 09:03:41.912806 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 10/0 (52) : MAC : 14/0
2023-04-25 09:03:41.912837 DEBUG BF_PORT 0: 52: RTESTMODE = 0
2023-04-25 09:03:41.917333 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:11/0:1(loopback_mode)
2023-04-25 09:03:42.132280 DEBUG BF_PORT port_mgr_port_enable:149:0:44:1(enb)
2023-04-25 09:03:42.132330 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:1(enb)
2023-04-25 09:03:42.132353 DEBUG BF_PORT PRT :0: 44:-: Enable
2023-04-25 09:03:42.132399 INFO  BF_TM Set dev:0 port:44 admin_state:1
2023-04-25 09:03:42.132423 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 44
2023-04-25 09:03:42.132457 INFO  BF_TM Set dev:0 port:44 admin_state:0
2023-04-25 09:03:42.132481 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 44
2023-04-25 09:03:42.132514 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 09:03:42.132535 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 09:03:42.132554 DEBUG BF_PORT port_mgr_port_enable:149:0:44:0(enb)
2023-04-25 09:03:42.132575 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:0(enb)
2023-04-25 09:03:42.132595 DEBUG BF_PORT PRT :0: 44:-: Disable
2023-04-25 09:03:42.132620 DEBUG BF_PORT PRT :0: 44:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:42.132717 DEBUG BF_PORT PRT :0: 44:-: Disable MAC Rx
2023-04-25 09:03:42.132741 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = false
2023-04-25 09:03:42.149280 DEBUG BF_PORT MAC: DIS: 0:27:0 : Disable channel
2023-04-25 09:03:42.150220 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 11/0 (44) : MAC : 13/0
2023-04-25 09:03:42.150249 DEBUG BF_PORT 0: 44: RTESTMODE = 0
2023-04-25 09:03:42.154954 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:12/0:1(loopback_mode)
2023-04-25 09:03:42.369625 DEBUG BF_PORT port_mgr_port_enable:149:0:36:1(enb)
2023-04-25 09:03:42.369671 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:1(enb)
2023-04-25 09:03:42.369695 DEBUG BF_PORT PRT :0: 36:-: Enable
2023-04-25 09:03:42.369731 INFO  BF_TM Set dev:0 port:36 admin_state:1
2023-04-25 09:03:42.369757 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 36
2023-04-25 09:03:42.369792 INFO  BF_TM Set dev:0 port:36 admin_state:0
2023-04-25 09:03:42.369815 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 36
2023-04-25 09:03:42.369850 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 09:03:42.369872 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 09:03:42.369891 DEBUG BF_PORT port_mgr_port_enable:149:0:36:0(enb)
2023-04-25 09:03:42.369912 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:0(enb)
2023-04-25 09:03:42.369932 DEBUG BF_PORT PRT :0: 36:-: Disable
2023-04-25 09:03:42.369953 DEBUG BF_PORT PRT :0: 36:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:42.370052 DEBUG BF_PORT PRT :0: 36:-: Disable MAC Rx
2023-04-25 09:03:42.370077 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = false
2023-04-25 09:03:42.386628 DEBUG BF_PORT MAC: DIS: 0:25:0 : Disable channel
2023-04-25 09:03:42.387562 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 12/0 (36) : MAC : 12/0
2023-04-25 09:03:42.387590 DEBUG BF_PORT 0: 36: RTESTMODE = 0
2023-04-25 09:03:42.392301 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:13/0:1(loopback_mode)
2023-04-25 09:03:42.607926 DEBUG BF_PORT port_mgr_port_enable:149:0:28:1(enb)
2023-04-25 09:03:42.607973 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:1(enb)
2023-04-25 09:03:42.607995 DEBUG BF_PORT PRT :0: 28:-: Enable
2023-04-25 09:03:42.608032 INFO  BF_TM Set dev:0 port:28 admin_state:1
2023-04-25 09:03:42.608058 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2023-04-25 09:03:42.608092 INFO  BF_TM Set dev:0 port:28 admin_state:0
2023-04-25 09:03:42.608115 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2023-04-25 09:03:42.608148 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 09:03:42.608170 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 09:03:42.608191 DEBUG BF_PORT port_mgr_port_enable:149:0:28:0(enb)
2023-04-25 09:03:42.608214 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:0(enb)
2023-04-25 09:03:42.608234 DEBUG BF_PORT PRT :0: 28:-: Disable
2023-04-25 09:03:42.608255 DEBUG BF_PORT PRT :0: 28:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:42.608350 DEBUG BF_PORT PRT :0: 28:-: Disable MAC Rx
2023-04-25 09:03:42.608375 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = false
2023-04-25 09:03:42.624937 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2023-04-25 09:03:42.625868 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 13/0 (28) : MAC : 11/0
2023-04-25 09:03:42.625895 DEBUG BF_PORT 0: 28: RTESTMODE = 0
2023-04-25 09:03:42.630352 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:14/0:1(loopback_mode)
2023-04-25 09:03:42.845622 DEBUG BF_PORT port_mgr_port_enable:149:0:20:1(enb)
2023-04-25 09:03:42.845668 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:1(enb)
2023-04-25 09:03:42.845692 DEBUG BF_PORT PRT :0: 20:-: Enable
2023-04-25 09:03:42.845727 INFO  BF_TM Set dev:0 port:20 admin_state:1
2023-04-25 09:03:42.845751 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2023-04-25 09:03:42.845785 INFO  BF_TM Set dev:0 port:20 admin_state:0
2023-04-25 09:03:42.845808 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2023-04-25 09:03:42.845841 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 09:03:42.845878 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 09:03:42.845900 DEBUG BF_PORT port_mgr_port_enable:149:0:20:0(enb)
2023-04-25 09:03:42.845920 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:0(enb)
2023-04-25 09:03:42.845940 DEBUG BF_PORT PRT :0: 20:-: Disable
2023-04-25 09:03:42.845961 DEBUG BF_PORT PRT :0: 20:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:42.846057 DEBUG BF_PORT PRT :0: 20:-: Disable MAC Rx
2023-04-25 09:03:42.846082 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = false
2023-04-25 09:03:42.862640 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2023-04-25 09:03:42.863576 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 14/0 (20) : MAC : 10/0
2023-04-25 09:03:42.863604 DEBUG BF_PORT 0: 20: RTESTMODE = 0
2023-04-25 09:03:42.868161 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:25/0:1(loopback_mode)
2023-04-25 09:03:43.083482 DEBUG BF_PORT port_mgr_port_enable:149:0:188:1(enb)
2023-04-25 09:03:43.083535 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:1(enb)
2023-04-25 09:03:43.083558 DEBUG BF_PORT PRT :0:188:-: Enable
2023-04-25 09:03:43.083593 INFO  BF_TM Set dev:0 port:188 admin_state:1
2023-04-25 09:03:43.083616 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 09:03:43.083651 INFO  BF_TM Set dev:0 port:188 admin_state:0
2023-04-25 09:03:43.083673 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 09:03:43.083705 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 09:03:43.083727 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 09:03:43.083747 DEBUG BF_PORT port_mgr_port_enable:149:0:188:0(enb)
2023-04-25 09:03:43.083767 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:0(enb)
2023-04-25 09:03:43.083788 DEBUG BF_PORT PRT :0:188:-: Disable
2023-04-25 09:03:43.083808 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:43.083909 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 09:03:43.083933 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 09:03:43.099274 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 09:03:43.100141 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 25/0 (188) : MAC : 31/0
2023-04-25 09:03:43.100169 DEBUG BF_PORT 0:188: RTESTMODE = 0
2023-04-25 09:03:43.104829 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:26/0:1(loopback_mode)
2023-04-25 09:03:43.319758 DEBUG BF_PORT port_mgr_port_enable:149:0:180:1(enb)
2023-04-25 09:03:43.319825 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:1(enb)
2023-04-25 09:03:43.319865 DEBUG BF_PORT PRT :0:180:-: Enable
2023-04-25 09:03:43.319930 INFO  BF_TM Set dev:0 port:180 admin_state:1
2023-04-25 09:03:43.319973 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 09:03:43.320032 INFO  BF_TM Set dev:0 port:180 admin_state:0
2023-04-25 09:03:43.320075 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 09:03:43.320136 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 09:03:43.320176 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 09:03:43.320213 DEBUG BF_PORT port_mgr_port_enable:149:0:180:0(enb)
2023-04-25 09:03:43.320253 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:0(enb)
2023-04-25 09:03:43.320299 DEBUG BF_PORT PRT :0:180:-: Disable
2023-04-25 09:03:43.320338 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:43.320483 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 09:03:43.320531 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 09:03:43.335918 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 09:03:43.336798 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 26/0 (180) : MAC : 30/0
2023-04-25 09:03:43.336844 DEBUG BF_PORT 0:180: RTESTMODE = 0
2023-04-25 09:03:43.341319 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:27/0:1(loopback_mode)
2023-04-25 09:03:43.556103 DEBUG BF_PORT port_mgr_port_enable:149:0:172:1(enb)
2023-04-25 09:03:43.556153 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:1(enb)
2023-04-25 09:03:43.557070 DEBUG BF_PORT PRT :0:172:-: Enable
2023-04-25 09:03:43.557119 INFO  BF_TM Set dev:0 port:172 admin_state:1
2023-04-25 09:03:43.557143 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 09:03:43.557177 INFO  BF_TM Set dev:0 port:172 admin_state:0
2023-04-25 09:03:43.557200 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 09:03:43.557234 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 09:03:43.557256 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 09:03:43.557277 DEBUG BF_PORT port_mgr_port_enable:149:0:172:0(enb)
2023-04-25 09:03:43.557298 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:0(enb)
2023-04-25 09:03:43.557317 DEBUG BF_PORT PRT :0:172:-: Disable
2023-04-25 09:03:43.557337 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:43.557432 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 09:03:43.557456 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 09:03:43.572805 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 09:03:43.573676 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 27/0 (172) : MAC : 29/0
2023-04-25 09:03:43.573705 DEBUG BF_PORT 0:172: RTESTMODE = 0
2023-04-25 09:03:43.578126 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:28/0:1(loopback_mode)
2023-04-25 09:03:43.793649 DEBUG BF_PORT port_mgr_port_enable:149:0:164:1(enb)
2023-04-25 09:03:43.793689 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:1(enb)
2023-04-25 09:03:43.793711 DEBUG BF_PORT PRT :0:164:-: Enable
2023-04-25 09:03:43.793746 INFO  BF_TM Set dev:0 port:164 admin_state:1
2023-04-25 09:03:43.793768 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 09:03:43.793802 INFO  BF_TM Set dev:0 port:164 admin_state:0
2023-04-25 09:03:43.793824 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 09:03:43.793857 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 09:03:43.793879 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 09:03:43.793899 DEBUG BF_PORT port_mgr_port_enable:149:0:164:0(enb)
2023-04-25 09:03:43.793919 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:0(enb)
2023-04-25 09:03:43.793938 DEBUG BF_PORT PRT :0:164:-: Disable
2023-04-25 09:03:43.793963 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:43.794058 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 09:03:43.794085 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 09:03:43.809492 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 09:03:43.810365 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 28/0 (164) : MAC : 28/0
2023-04-25 09:03:43.810394 DEBUG BF_PORT 0:164: RTESTMODE = 0
2023-04-25 09:03:43.814896 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:29/0:1(loopback_mode)
2023-04-25 09:03:44.029396 DEBUG BF_PORT port_mgr_port_enable:149:0:148:1(enb)
2023-04-25 09:03:44.029441 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:1(enb)
2023-04-25 09:03:44.029463 DEBUG BF_PORT PRT :0:148:-: Enable
2023-04-25 09:03:44.029497 INFO  BF_TM Set dev:0 port:148 admin_state:1
2023-04-25 09:03:44.029519 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 09:03:44.029552 INFO  BF_TM Set dev:0 port:148 admin_state:0
2023-04-25 09:03:44.029574 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 09:03:44.029608 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 09:03:44.029642 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 09:03:44.029662 DEBUG BF_PORT port_mgr_port_enable:149:0:148:0(enb)
2023-04-25 09:03:44.029683 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:0(enb)
2023-04-25 09:03:44.029708 DEBUG BF_PORT PRT :0:148:-: Disable
2023-04-25 09:03:44.029730 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:44.029826 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 09:03:44.029850 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 09:03:44.045162 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 09:03:44.046029 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 29/0 (148) : MAC : 26/0
2023-04-25 09:03:44.046057 DEBUG BF_PORT 0:148: RTESTMODE = 0
2023-04-25 09:03:44.050401 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:30/0:1(loopback_mode)
2023-04-25 09:03:44.265556 DEBUG BF_PORT port_mgr_port_enable:149:0:156:1(enb)
2023-04-25 09:03:44.265612 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:1(enb)
2023-04-25 09:03:44.265630 DEBUG BF_PORT PRT :0:156:-: Enable
2023-04-25 09:03:44.265663 INFO  BF_TM Set dev:0 port:156 admin_state:1
2023-04-25 09:03:44.265691 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 09:03:44.265719 INFO  BF_TM Set dev:0 port:156 admin_state:0
2023-04-25 09:03:44.265739 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 09:03:44.265764 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 09:03:44.265783 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 09:03:44.265798 DEBUG BF_PORT port_mgr_port_enable:149:0:156:0(enb)
2023-04-25 09:03:44.265813 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:0(enb)
2023-04-25 09:03:44.265828 DEBUG BF_PORT PRT :0:156:-: Disable
2023-04-25 09:03:44.265843 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:44.265933 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 09:03:44.265961 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 09:03:44.281418 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 09:03:44.282279 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 30/0 (156) : MAC : 27/0
2023-04-25 09:03:44.282303 DEBUG BF_PORT 0:156: RTESTMODE = 0
2023-04-25 09:03:44.286576 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:31/0:1(loopback_mode)
2023-04-25 09:03:44.501573 DEBUG BF_PORT port_mgr_port_enable:149:0:132:1(enb)
2023-04-25 09:03:44.501615 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:1(enb)
2023-04-25 09:03:44.501631 DEBUG BF_PORT PRT :0:132:-: Enable
2023-04-25 09:03:44.501652 INFO  BF_TM Set dev:0 port:132 admin_state:1
2023-04-25 09:03:44.501666 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 09:03:44.501687 INFO  BF_TM Set dev:0 port:132 admin_state:0
2023-04-25 09:03:44.501701 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 09:03:44.501721 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 09:03:44.501741 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 09:03:44.501754 DEBUG BF_PORT port_mgr_port_enable:149:0:132:0(enb)
2023-04-25 09:03:44.501766 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:0(enb)
2023-04-25 09:03:44.501779 DEBUG BF_PORT PRT :0:132:-: Disable
2023-04-25 09:03:44.501791 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:44.501882 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 09:03:44.501905 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 09:03:44.517279 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 09:03:44.518135 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 31/0 (132) : MAC : 24/0
2023-04-25 09:03:44.518175 DEBUG BF_PORT 0:132: RTESTMODE = 0
2023-04-25 09:03:44.522588 INFO  BF_PM bf_pm_port_loopback_mode_set:8241 0:32/0:1(loopback_mode)
2023-04-25 09:03:44.737207 DEBUG BF_PORT port_mgr_port_enable:149:0:140:1(enb)
2023-04-25 09:03:44.737243 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:1(enb)
2023-04-25 09:03:44.737257 DEBUG BF_PORT PRT :0:140:-: Enable
2023-04-25 09:03:44.737277 INFO  BF_TM Set dev:0 port:140 admin_state:1
2023-04-25 09:03:44.737291 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 09:03:44.737312 INFO  BF_TM Set dev:0 port:140 admin_state:0
2023-04-25 09:03:44.737325 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 09:03:44.737345 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 09:03:44.737362 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 09:03:44.737374 DEBUG BF_PORT port_mgr_port_enable:149:0:140:0(enb)
2023-04-25 09:03:44.737386 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:0(enb)
2023-04-25 09:03:44.737398 DEBUG BF_PORT PRT :0:140:-: Disable
2023-04-25 09:03:44.737410 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:44.737496 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 09:03:44.737525 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 09:03:44.752918 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 09:03:44.753771 DEBUG BF_PM pm_port_set_mac_lb_mode:7862 MAC loopback success for dev : 0 : front port : 32/0 (140) : MAC : 25/0
2023-04-25 09:03:44.753796 DEBUG BF_PORT 0:140: RTESTMODE = 0
2023-04-25 09:03:44.758883 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/0:2(an_policy)
2023-04-25 09:03:44.758911 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/1:2(an_policy)
2023-04-25 09:03:44.758923 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/2:2(an_policy)
2023-04-25 09:03:44.758935 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:1/3:2(an_policy)
2023-04-25 09:03:44.758948 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/0:2(an_policy)
2023-04-25 09:03:44.758966 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/1:2(an_policy)
2023-04-25 09:03:44.758982 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/2:2(an_policy)
2023-04-25 09:03:44.758994 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:2/3:2(an_policy)
2023-04-25 09:03:44.759006 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/0:2(an_policy)
2023-04-25 09:03:44.759017 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/1:2(an_policy)
2023-04-25 09:03:44.759028 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/2:2(an_policy)
2023-04-25 09:03:44.759040 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:3/3:2(an_policy)
2023-04-25 09:03:44.759051 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/0:2(an_policy)
2023-04-25 09:03:44.759062 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/1:2(an_policy)
2023-04-25 09:03:44.759073 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/2:2(an_policy)
2023-04-25 09:03:44.759084 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:4/3:2(an_policy)
2023-04-25 09:03:44.759096 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/0:2(an_policy)
2023-04-25 09:03:44.759107 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/1:2(an_policy)
2023-04-25 09:03:44.759118 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/2:2(an_policy)
2023-04-25 09:03:44.759130 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:5/3:2(an_policy)
2023-04-25 09:03:44.759141 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/0:2(an_policy)
2023-04-25 09:03:44.759152 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/1:2(an_policy)
2023-04-25 09:03:44.759164 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/2:2(an_policy)
2023-04-25 09:03:44.759175 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:6/3:2(an_policy)
2023-04-25 09:03:44.759187 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/0:2(an_policy)
2023-04-25 09:03:44.759199 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/1:2(an_policy)
2023-04-25 09:03:44.759210 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/2:2(an_policy)
2023-04-25 09:03:44.759243 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:7/3:2(an_policy)
2023-04-25 09:03:44.759255 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/0:2(an_policy)
2023-04-25 09:03:44.759268 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/1:2(an_policy)
2023-04-25 09:03:44.759279 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/2:2(an_policy)
2023-04-25 09:03:44.759291 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:8/3:2(an_policy)
2023-04-25 09:03:44.759302 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/0:2(an_policy)
2023-04-25 09:03:44.759314 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/1:2(an_policy)
2023-04-25 09:03:44.759331 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/2:2(an_policy)
2023-04-25 09:03:44.759349 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:9/3:2(an_policy)
2023-04-25 09:03:44.759361 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/0:2(an_policy)
2023-04-25 09:03:44.759373 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/1:2(an_policy)
2023-04-25 09:03:44.759384 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/2:2(an_policy)
2023-04-25 09:03:44.759396 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:10/3:2(an_policy)
2023-04-25 09:03:44.759407 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/0:2(an_policy)
2023-04-25 09:03:44.759418 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/1:2(an_policy)
2023-04-25 09:03:44.759430 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/2:2(an_policy)
2023-04-25 09:03:44.759441 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:11/3:2(an_policy)
2023-04-25 09:03:44.759453 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/0:2(an_policy)
2023-04-25 09:03:44.759465 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/1:2(an_policy)
2023-04-25 09:03:44.759476 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/2:2(an_policy)
2023-04-25 09:03:44.759487 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:12/3:2(an_policy)
2023-04-25 09:03:44.759498 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/0:2(an_policy)
2023-04-25 09:03:44.759510 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/1:2(an_policy)
2023-04-25 09:03:44.759521 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/2:2(an_policy)
2023-04-25 09:03:44.759532 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:13/3:2(an_policy)
2023-04-25 09:03:44.759544 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/0:2(an_policy)
2023-04-25 09:03:44.759555 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/1:2(an_policy)
2023-04-25 09:03:44.759566 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/2:2(an_policy)
2023-04-25 09:03:44.759578 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:14/3:2(an_policy)
2023-04-25 09:03:44.759589 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/0:2(an_policy)
2023-04-25 09:03:44.759619 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/1:2(an_policy)
2023-04-25 09:03:44.759630 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/2:2(an_policy)
2023-04-25 09:03:44.759642 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:15/3:2(an_policy)
2023-04-25 09:03:44.759653 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/0:2(an_policy)
2023-04-25 09:03:44.759664 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/1:2(an_policy)
2023-04-25 09:03:44.759676 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/2:2(an_policy)
2023-04-25 09:03:44.759687 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:16/3:2(an_policy)
2023-04-25 09:03:44.759703 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/0:2(an_policy)
2023-04-25 09:03:44.759721 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/1:2(an_policy)
2023-04-25 09:03:44.759734 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/2:2(an_policy)
2023-04-25 09:03:44.759745 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:17/3:2(an_policy)
2023-04-25 09:03:44.759756 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/0:2(an_policy)
2023-04-25 09:03:44.759767 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/1:2(an_policy)
2023-04-25 09:03:44.759779 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/2:2(an_policy)
2023-04-25 09:03:44.759791 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:18/3:2(an_policy)
2023-04-25 09:03:44.759802 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/0:2(an_policy)
2023-04-25 09:03:44.759813 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/1:2(an_policy)
2023-04-25 09:03:44.759831 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/2:2(an_policy)
2023-04-25 09:03:44.759843 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:19/3:2(an_policy)
2023-04-25 09:03:44.759854 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/0:2(an_policy)
2023-04-25 09:03:44.759866 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/1:2(an_policy)
2023-04-25 09:03:44.759877 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/2:2(an_policy)
2023-04-25 09:03:44.759888 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:20/3:2(an_policy)
2023-04-25 09:03:44.759900 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/0:2(an_policy)
2023-04-25 09:03:44.759911 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/1:2(an_policy)
2023-04-25 09:03:44.759922 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/2:2(an_policy)
2023-04-25 09:03:44.759934 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:21/3:2(an_policy)
2023-04-25 09:03:44.759945 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/0:2(an_policy)
2023-04-25 09:03:44.759956 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/1:2(an_policy)
2023-04-25 09:03:44.759967 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/2:2(an_policy)
2023-04-25 09:03:44.759979 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:22/3:2(an_policy)
2023-04-25 09:03:44.759990 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/0:2(an_policy)
2023-04-25 09:03:44.760001 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/1:2(an_policy)
2023-04-25 09:03:44.760012 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/2:2(an_policy)
2023-04-25 09:03:44.760024 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:23/3:2(an_policy)
2023-04-25 09:03:44.760035 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/0:2(an_policy)
2023-04-25 09:03:44.760047 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/1:2(an_policy)
2023-04-25 09:03:44.760058 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/2:2(an_policy)
2023-04-25 09:03:44.760073 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:24/3:2(an_policy)
2023-04-25 09:03:44.760092 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/0:2(an_policy)
2023-04-25 09:03:44.760105 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/1:2(an_policy)
2023-04-25 09:03:44.760116 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/2:2(an_policy)
2023-04-25 09:03:44.760128 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:25/3:2(an_policy)
2023-04-25 09:03:44.760140 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/0:2(an_policy)
2023-04-25 09:03:44.760152 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/1:2(an_policy)
2023-04-25 09:03:44.760163 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/2:2(an_policy)
2023-04-25 09:03:44.760174 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:26/3:2(an_policy)
2023-04-25 09:03:44.760186 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/0:2(an_policy)
2023-04-25 09:03:44.760197 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/1:2(an_policy)
2023-04-25 09:03:44.760209 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/2:2(an_policy)
2023-04-25 09:03:44.760220 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:27/3:2(an_policy)
2023-04-25 09:03:44.760231 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/0:2(an_policy)
2023-04-25 09:03:44.760242 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/1:2(an_policy)
2023-04-25 09:03:44.760253 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/2:2(an_policy)
2023-04-25 09:03:44.760265 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:28/3:2(an_policy)
2023-04-25 09:03:44.760276 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/0:2(an_policy)
2023-04-25 09:03:44.760288 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/1:2(an_policy)
2023-04-25 09:03:44.760299 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/2:2(an_policy)
2023-04-25 09:03:44.760311 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:29/3:2(an_policy)
2023-04-25 09:03:44.760323 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/0:2(an_policy)
2023-04-25 09:03:44.760334 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/1:2(an_policy)
2023-04-25 09:03:44.760346 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/2:2(an_policy)
2023-04-25 09:03:44.760357 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:30/3:2(an_policy)
2023-04-25 09:03:44.760369 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/0:2(an_policy)
2023-04-25 09:03:44.760398 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/1:2(an_policy)
2023-04-25 09:03:44.760421 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/2:2(an_policy)
2023-04-25 09:03:44.760433 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:31/3:2(an_policy)
2023-04-25 09:03:44.760445 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/0:2(an_policy)
2023-04-25 09:03:44.760456 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/1:2(an_policy)
2023-04-25 09:03:44.760468 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/2:2(an_policy)
2023-04-25 09:03:44.760479 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:32/3:2(an_policy)
2023-04-25 09:03:44.760490 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/0:2(an_policy)
2023-04-25 09:03:44.760501 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/1:2(an_policy)
2023-04-25 09:03:44.760513 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/2:2(an_policy)
2023-04-25 09:03:44.760524 INFO  BF_PM bf_pm_port_autoneg_set:6343 0:33/3:2(an_policy)
2023-04-25 09:03:44.761713 INFO  BF_PM bf_pm_port_enable:5919 0:1/0
2023-04-25 09:03:44.764931 DEBUG BF_PORT port_mgr_port_enable:149:0:128:1(enb)
2023-04-25 09:03:44.764960 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:1(enb)
2023-04-25 09:03:44.764973 DEBUG BF_PORT PRT :0:128:-: Enable
2023-04-25 09:03:44.764994 INFO  BF_TM Set dev:0 port:128 admin_state:1
2023-04-25 09:03:44.765008 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 09:03:44.765041 INFO  BF_PM bf_pm_port_enable:5919 0:2/0
2023-04-25 09:03:44.765343 DEBUG BF_PORT MAC: ENA: 0:47:0 : Enable channel
2023-04-25 09:03:44.765423 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.765846 DEBUG BF_PORT MAC: 0:47:0 :  set tx enable = true
2023-04-25 09:03:44.765886 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = true
2023-04-25 09:03:44.765909 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.766302 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.767908 DEBUG BF_PORT port_mgr_port_enable:149:0:136:1(enb)
2023-04-25 09:03:44.767982 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:1(enb)
2023-04-25 09:03:44.768012 DEBUG BF_PORT PRT :0:136:-: Enable
2023-04-25 09:03:44.768064 INFO  BF_TM Set dev:0 port:136 admin_state:1
2023-04-25 09:03:44.768095 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 09:03:44.768153 DEBUG BF_PORT MAC: ENA: 0:45:0 : Enable channel
2023-04-25 09:03:44.768163 INFO  BF_PM bf_pm_port_enable:5919 0:3/0
2023-04-25 09:03:44.768187 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.768588 DEBUG BF_PORT MAC: 0:45:0 :  set tx enable = true
2023-04-25 09:03:44.768627 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = true
2023-04-25 09:03:44.768653 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.769046 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.770913 DEBUG BF_PORT port_mgr_port_enable:149:0:144:1(enb)
2023-04-25 09:03:44.770959 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:1(enb)
2023-04-25 09:03:44.770986 DEBUG BF_PORT PRT :0:144:-: Enable
2023-04-25 09:03:44.771027 INFO  BF_TM Set dev:0 port:144 admin_state:1
2023-04-25 09:03:44.771055 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 09:03:44.771118 INFO  BF_PM bf_pm_port_enable:5919 0:4/0
2023-04-25 09:03:44.771261 DEBUG BF_PORT MAC: ENA: 0:43:0 : Enable channel
2023-04-25 09:03:44.771296 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.771728 DEBUG BF_PORT MAC: 0:43:0 :  set tx enable = true
2023-04-25 09:03:44.771769 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = true
2023-04-25 09:03:44.771808 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.772234 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.773913 DEBUG BF_PORT port_mgr_port_enable:149:0:152:1(enb)
2023-04-25 09:03:44.773969 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:1(enb)
2023-04-25 09:03:44.774004 DEBUG BF_PORT PRT :0:152:-: Enable
2023-04-25 09:03:44.774045 INFO  BF_TM Set dev:0 port:152 admin_state:1
2023-04-25 09:03:44.774074 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 09:03:44.774140 INFO  BF_PM bf_pm_port_enable:5919 0:5/0
2023-04-25 09:03:44.774197 DEBUG BF_PORT MAC: ENA: 0:41:0 : Enable channel
2023-04-25 09:03:44.774244 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.774655 DEBUG BF_PORT MAC: 0:41:0 :  set tx enable = true
2023-04-25 09:03:44.774689 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = true
2023-04-25 09:03:44.774727 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.775131 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.776902 DEBUG BF_PORT port_mgr_port_enable:149:0:160:1(enb)
2023-04-25 09:03:44.776948 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:1(enb)
2023-04-25 09:03:44.776972 DEBUG BF_PORT PRT :0:160:-: Enable
2023-04-25 09:03:44.777021 INFO  BF_TM Set dev:0 port:160 admin_state:1
2023-04-25 09:03:44.777057 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 09:03:44.777125 INFO  BF_PM bf_pm_port_enable:5919 0:6/0
2023-04-25 09:03:44.777377 DEBUG BF_PORT MAC: ENA: 0:39:0 : Enable channel
2023-04-25 09:03:44.777420 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.777844 DEBUG BF_PORT MAC: 0:39:0 :  set tx enable = true
2023-04-25 09:03:44.777884 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = true
2023-04-25 09:03:44.777907 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.778319 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.779897 DEBUG BF_PORT port_mgr_port_enable:149:0:168:1(enb)
2023-04-25 09:03:44.779940 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:1(enb)
2023-04-25 09:03:44.779963 DEBUG BF_PORT PRT :0:168:-: Enable
2023-04-25 09:03:44.780004 INFO  BF_TM Set dev:0 port:168 admin_state:1
2023-04-25 09:03:44.780032 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 09:03:44.780115 INFO  BF_PM bf_pm_port_enable:5919 0:7/0
2023-04-25 09:03:44.780277 DEBUG BF_PORT MAC: ENA: 0:37:0 : Enable channel
2023-04-25 09:03:44.780320 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.780758 DEBUG BF_PORT MAC: 0:37:0 :  set tx enable = true
2023-04-25 09:03:44.780804 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = true
2023-04-25 09:03:44.780841 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.781266 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.782897 DEBUG BF_PORT port_mgr_port_enable:149:0:176:1(enb)
2023-04-25 09:03:44.782941 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:1(enb)
2023-04-25 09:03:44.782965 DEBUG BF_PORT PRT :0:176:-: Enable
2023-04-25 09:03:44.783001 INFO  BF_TM Set dev:0 port:176 admin_state:1
2023-04-25 09:03:44.783034 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 09:03:44.783117 INFO  BF_PM bf_pm_port_enable:5919 0:8/0
2023-04-25 09:03:44.783226 DEBUG BF_PORT MAC: ENA: 0:35:0 : Enable channel
2023-04-25 09:03:44.783267 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.783678 DEBUG BF_PORT MAC: 0:35:0 :  set tx enable = true
2023-04-25 09:03:44.783723 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = true
2023-04-25 09:03:44.783747 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.784141 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.785899 DEBUG BF_PORT port_mgr_port_enable:149:0:184:1(enb)
2023-04-25 09:03:44.785946 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:1(enb)
2023-04-25 09:03:44.785969 DEBUG BF_PORT PRT :0:184:-: Enable
2023-04-25 09:03:44.786010 INFO  BF_TM Set dev:0 port:184 admin_state:1
2023-04-25 09:03:44.786038 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 09:03:44.786105 DEBUG BF_PORT MAC: ENA: 0:33:0 : Enable channel
2023-04-25 09:03:44.786113 INFO  BF_PM bf_pm_port_enable:5919 0:9/0
2023-04-25 09:03:44.786151 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.786582 DEBUG BF_PORT MAC: 0:33:0 :  set tx enable = true
2023-04-25 09:03:44.786623 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = true
2023-04-25 09:03:44.786647 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.787080 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.788900 DEBUG BF_PORT port_mgr_port_enable:149:0:60:1(enb)
2023-04-25 09:03:44.788947 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:1(enb)
2023-04-25 09:03:44.788971 DEBUG BF_PORT PRT :0: 60:-: Enable
2023-04-25 09:03:44.789012 INFO  BF_TM Set dev:0 port:60 admin_state:1
2023-04-25 09:03:44.789041 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 60
2023-04-25 09:03:44.789116 INFO  BF_PM bf_pm_port_enable:5919 0:10/0
2023-04-25 09:03:44.789397 DEBUG BF_PORT MAC: ENA: 0:31:0 : Enable channel
2023-04-25 09:03:44.789438 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.789874 DEBUG BF_PORT MAC: 0:31:0 :  set tx enable = true
2023-04-25 09:03:44.789915 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = true
2023-04-25 09:03:44.789938 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.790366 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.792365 DEBUG BF_PLTFM QSFP: 10 : ch[0] : dev_port= 52 : is COPPER
2023-04-25 09:03:44.792444 DEBUG BF_PORT port_mgr_port_enable:149:0:52:1(enb)
2023-04-25 09:03:44.792476 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:1(enb)
2023-04-25 09:03:44.792499 DEBUG BF_PORT PRT :0: 52:-: Enable
2023-04-25 09:03:44.792540 INFO  BF_TM Set dev:0 port:52 admin_state:1
2023-04-25 09:03:44.792568 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 52
2023-04-25 09:03:44.792666 INFO  BF_PM bf_pm_port_enable:5919 0:11/0
2023-04-25 09:03:44.792735 DEBUG BF_PORT MAC: ENA: 0:29:0 : Enable channel
2023-04-25 09:03:44.792778 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.793182 DEBUG BF_PORT MAC: 0:29:0 :  set tx enable = true
2023-04-25 09:03:44.793217 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = true
2023-04-25 09:03:44.793251 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.793682 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.795901 DEBUG BF_PORT port_mgr_port_enable:149:0:44:1(enb)
2023-04-25 09:03:44.795945 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:1(enb)
2023-04-25 09:03:44.795973 DEBUG BF_PORT PRT :0: 44:-: Enable
2023-04-25 09:03:44.796013 INFO  BF_TM Set dev:0 port:44 admin_state:1
2023-04-25 09:03:44.796041 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 44
2023-04-25 09:03:44.796135 INFO  BF_PM bf_pm_port_enable:5919 0:12/0
2023-04-25 09:03:44.796425 DEBUG BF_PORT MAC: ENA: 0:27:0 : Enable channel
2023-04-25 09:03:44.796472 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.796883 DEBUG BF_PORT MAC: 0:27:0 :  set tx enable = true
2023-04-25 09:03:44.796918 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = true
2023-04-25 09:03:44.796940 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.797352 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.799330 DEBUG BF_PLTFM QSFP: 12 : ch[0] : dev_port= 36 : is COPPER
2023-04-25 09:03:44.799391 DEBUG BF_PORT port_mgr_port_enable:149:0:36:1(enb)
2023-04-25 09:03:44.799422 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:1(enb)
2023-04-25 09:03:44.799445 DEBUG BF_PORT PRT :0: 36:-: Enable
2023-04-25 09:03:44.799480 INFO  BF_TM Set dev:0 port:36 admin_state:1
2023-04-25 09:03:44.799515 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 36
2023-04-25 09:03:44.799612 INFO  BF_PM bf_pm_port_enable:5919 0:13/0
2023-04-25 09:03:44.799696 DEBUG BF_PORT MAC: ENA: 0:25:0 : Enable channel
2023-04-25 09:03:44.799738 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.800136 DEBUG BF_PORT MAC: 0:25:0 :  set tx enable = true
2023-04-25 09:03:44.800170 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = true
2023-04-25 09:03:44.800192 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.800590 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.802923 DEBUG BF_PORT port_mgr_port_enable:149:0:28:1(enb)
2023-04-25 09:03:44.802977 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:1(enb)
2023-04-25 09:03:44.803001 DEBUG BF_PORT PRT :0: 28:-: Enable
2023-04-25 09:03:44.803045 INFO  BF_TM Set dev:0 port:28 admin_state:1
2023-04-25 09:03:44.803074 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2023-04-25 09:03:44.803161 INFO  BF_PM bf_pm_port_enable:5919 0:14/0
2023-04-25 09:03:44.803319 DEBUG BF_PORT MAC: ENA: 0:23:0 : Enable channel
2023-04-25 09:03:44.803361 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.803791 DEBUG BF_PORT MAC: 0:23:0 :  set tx enable = true
2023-04-25 09:03:44.803834 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = true
2023-04-25 09:03:44.803861 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.804291 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.805921 DEBUG BF_PORT port_mgr_port_enable:149:0:20:1(enb)
2023-04-25 09:03:44.805973 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:1(enb)
2023-04-25 09:03:44.806008 DEBUG BF_PORT PRT :0: 20:-: Enable
2023-04-25 09:03:44.806049 INFO  BF_TM Set dev:0 port:20 admin_state:1
2023-04-25 09:03:44.806078 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2023-04-25 09:03:44.806169 INFO  BF_PM bf_pm_port_enable:5919 0:15/0
2023-04-25 09:03:44.806252 DEBUG BF_PORT MAC: ENA: 0:21:0 : Enable channel
2023-04-25 09:03:44.806295 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.806707 DEBUG BF_PORT MAC: 0:21:0 :  set tx enable = true
2023-04-25 09:03:44.806741 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = true
2023-04-25 09:03:44.806764 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.807154 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.809334 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2023-04-25 09:03:44.809411 DEBUG BF_PORT port_mgr_port_enable:149:0:12:1(enb)
2023-04-25 09:03:44.809445 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:1(enb)
2023-04-25 09:03:44.809468 DEBUG BF_PORT PRT :0: 12:-: Enable
2023-04-25 09:03:44.809503 INFO  BF_TM Set dev:0 port:12 admin_state:1
2023-04-25 09:03:44.809531 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:03:44.809630 INFO  BF_PM bf_pm_port_enable:5919 0:16/0
2023-04-25 09:03:44.809777 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:44.814171 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2023-04-25 09:03:44.814265 DEBUG BF_PORT port_mgr_port_enable:149:0:4:1(enb)
2023-04-25 09:03:44.814293 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:1(enb)
2023-04-25 09:03:44.814324 DEBUG BF_PORT PRT :0:  4:-: Enable
2023-04-25 09:03:44.814377 INFO  BF_TM Set dev:0 port:4 admin_state:1
2023-04-25 09:03:44.814408 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:03:44.815105 INFO  BF_PM bf_pm_port_enable:5919 0:25/0
2023-04-25 09:03:44.817914 DEBUG BF_PORT port_mgr_port_enable:149:0:188:1(enb)
2023-04-25 09:03:44.817960 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:1(enb)
2023-04-25 09:03:44.817985 DEBUG BF_PORT PRT :0:188:-: Enable
2023-04-25 09:03:44.818022 INFO  BF_TM Set dev:0 port:188 admin_state:1
2023-04-25 09:03:44.818045 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 09:03:44.818185 INFO  BF_PM bf_pm_port_enable:5919 0:26/0
2023-04-25 09:03:44.820914 DEBUG BF_PORT port_mgr_port_enable:149:0:180:1(enb)
2023-04-25 09:03:44.820959 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:1(enb)
2023-04-25 09:03:44.820983 DEBUG BF_PORT PRT :0:180:-: Enable
2023-04-25 09:03:44.821019 INFO  BF_TM Set dev:0 port:180 admin_state:1
2023-04-25 09:03:44.821047 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 09:03:44.821174 INFO  BF_PM bf_pm_port_enable:5919 0:27/0
2023-04-25 09:03:44.823935 DEBUG BF_PORT port_mgr_port_enable:149:0:172:1(enb)
2023-04-25 09:03:44.823978 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:1(enb)
2023-04-25 09:03:44.824001 DEBUG BF_PORT PRT :0:172:-: Enable
2023-04-25 09:03:44.824036 INFO  BF_TM Set dev:0 port:172 admin_state:1
2023-04-25 09:03:44.824064 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 09:03:44.824192 INFO  BF_PM bf_pm_port_enable:5919 0:28/0
2023-04-25 09:03:44.826001 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-25 09:03:44.826419 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:03:44.826945 DEBUG BF_PORT port_mgr_port_enable:149:0:164:1(enb)
2023-04-25 09:03:44.826991 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:1(enb)
2023-04-25 09:03:44.827014 DEBUG BF_PORT PRT :0:164:-: Enable
2023-04-25 09:03:44.827050 INFO  BF_TM Set dev:0 port:164 admin_state:1
2023-04-25 09:03:44.827078 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 09:03:44.827209 INFO  BF_PM bf_pm_port_enable:5919 0:29/0
2023-04-25 09:03:44.829936 DEBUG BF_PORT port_mgr_port_enable:149:0:148:1(enb)
2023-04-25 09:03:44.829991 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:1(enb)
2023-04-25 09:03:44.830021 DEBUG BF_PORT PRT :0:148:-: Enable
2023-04-25 09:03:44.830057 INFO  BF_TM Set dev:0 port:148 admin_state:1
2023-04-25 09:03:44.830085 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 09:03:44.830217 INFO  BF_PM bf_pm_port_enable:5919 0:30/0
2023-04-25 09:03:44.832916 DEBUG BF_PORT port_mgr_port_enable:149:0:156:1(enb)
2023-04-25 09:03:44.832962 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:1(enb)
2023-04-25 09:03:44.832986 DEBUG BF_PORT PRT :0:156:-: Enable
2023-04-25 09:03:44.833037 INFO  BF_TM Set dev:0 port:156 admin_state:1
2023-04-25 09:03:44.833067 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 09:03:44.833203 INFO  BF_PM bf_pm_port_enable:5919 0:31/0
2023-04-25 09:03:44.835917 DEBUG BF_PORT port_mgr_port_enable:149:0:132:1(enb)
2023-04-25 09:03:44.835959 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:1(enb)
2023-04-25 09:03:44.835982 DEBUG BF_PORT PRT :0:132:-: Enable
2023-04-25 09:03:44.836017 INFO  BF_TM Set dev:0 port:132 admin_state:1
2023-04-25 09:03:44.836045 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 09:03:44.836197 INFO  BF_PM bf_pm_port_enable:5919 0:32/0
2023-04-25 09:03:44.838918 DEBUG BF_PORT port_mgr_port_enable:149:0:140:1(enb)
2023-04-25 09:03:44.838963 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:1(enb)
2023-04-25 09:03:44.838987 DEBUG BF_PORT PRT :0:140:-: Enable
2023-04-25 09:03:44.839047 INFO  BF_TM Set dev:0 port:140 admin_state:1
2023-04-25 09:03:44.839083 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 09:03:44.841764 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_WAIT_PLL         
2023-04-25 09:03:44.841817 DEBUG BF_PORT FSM :0:128:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.841842 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.841869 DEBUG BF_PORT MAC: ENA: 0:63:0 : Enable channel
2023-04-25 09:03:44.841893 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.841917 DEBUG BF_PORT FSM :0:136:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.841937 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.841963 DEBUG BF_PORT MAC: ENA: 0:61:0 : Enable channel
2023-04-25 09:03:44.841988 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842005 DEBUG BF_PORT FSM :0:144:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842018 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842035 DEBUG BF_PORT MAC: ENA: 0:59:0 : Enable channel
2023-04-25 09:03:44.842048 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842063 DEBUG BF_PORT FSM :0:152:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842076 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842457 DEBUG BF_PORT MAC: ENA: 0:57:0 : Enable channel
2023-04-25 09:03:44.842480 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842497 DEBUG BF_PORT FSM :0:160:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842510 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842527 DEBUG BF_PORT MAC: ENA: 0:53:0 : Enable channel
2023-04-25 09:03:44.842539 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842555 DEBUG BF_PORT FSM :0:168:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842567 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842584 DEBUG BF_PORT MAC: ENA: 0:55:0 : Enable channel
2023-04-25 09:03:44.842597 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842612 DEBUG BF_PORT FSM :0:176:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842624 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842641 DEBUG BF_PORT MAC: ENA: 0:49:0 : Enable channel
2023-04-25 09:03:44.842654 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842669 DEBUG BF_PORT FSM :0:184:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842681 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842698 DEBUG BF_PORT MAC: ENA: 0:51:0 : Enable channel
2023-04-25 09:03:44.842711 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_IDLE             --> BF_FSM_ST_ENABLE_MAC_TX_RX 
2023-04-25 09:03:44.842726 DEBUG BF_PORT FSM :0: 60:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.842738 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.842753 DEBUG BF_PORT MAC: 0:63:0 :  set tx enable = true
2023-04-25 09:03:44.842767 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = true
2023-04-25 09:03:44.842779 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.842793 DEBUG BF_PORT MAC: 0:61:0 :  set tx enable = true
2023-04-25 09:03:44.842806 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = true
2023-04-25 09:03:44.842836 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.842851 DEBUG BF_PORT MAC: 0:59:0 :  set tx enable = true
2023-04-25 09:03:44.842864 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = true
2023-04-25 09:03:44.842875 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.843268 DEBUG BF_PORT MAC: 0:57:0 :  set tx enable = true
2023-04-25 09:03:44.843292 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = true
2023-04-25 09:03:44.843303 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.843318 DEBUG BF_PORT MAC: 0:53:0 :  set tx enable = true
2023-04-25 09:03:44.843335 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = true
2023-04-25 09:03:44.843352 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.843366 DEBUG BF_PORT MAC: 0:55:0 :  set tx enable = true
2023-04-25 09:03:44.843379 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = true
2023-04-25 09:03:44.843390 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.843404 DEBUG BF_PORT MAC: 0:49:0 :  set tx enable = true
2023-04-25 09:03:44.843417 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = true
2023-04-25 09:03:44.843428 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.843441 DEBUG BF_PORT MAC: 0:51:0 :  set tx enable = true
2023-04-25 09:03:44.843454 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = true
2023-04-25 09:03:44.843465 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_ENABLE_MAC_TX_RX --> BF_FSM_ST_ASSERT_RS_FEC    
2023-04-25 09:03:44.843477 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843489 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843501 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843892 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843915 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843927 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843939 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843950 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_ASSERT_RS_FEC    --> BF_FSM_ST_DEASSERT_RS_FEC  
2023-04-25 09:03:44.843968 DEBUG BF_PORT FSM :0: 52:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.843981 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.847410 DEBUG BF_PORT FSM :0: 44:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.847454 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.850846 DEBUG BF_PORT FSM :0: 36:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.850902 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.854677 DEBUG BF_PORT FSM :0: 28:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.854702 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.857342 DEBUG BF_PORT FSM :0: 20:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.857367 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.876874 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-25 09:03:44.888845 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.890635 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.892405 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.894200 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.894346 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:03:44.894377 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:03:44.894403 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:03:44.894434 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:03:44.894473 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:03:44.895379 DEBUG BF_PORT FSM :0: 12:-: Serdes TX driver ON
2023-04-25 09:03:44.895408 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:03:44.895454 DEBUG BF_PLTFM QSFP: 15 : ch[0] : dev_port= 12 : is COPPER
2023-04-25 09:03:44.896334 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PLL         --> BF_FSM_ST_CFG_SERDES       
2023-04-25 09:03:44.896383 DEBUG BF_PORT FSM :0:128:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.896431 DEBUG BF_PORT 0:128: --- Up
2023-04-25 09:03:44.896478 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 1/0 (128) : UP
2023-04-25 09:03:44.899914 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 128
2023-04-25 09:03:44.899982 DEBUG BF_PORT FSM :0:136:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.900014 DEBUG BF_PORT 0:136: --- Up
2023-04-25 09:03:44.900042 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 2/0 (136) : UP
2023-04-25 09:03:44.902924 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 136
2023-04-25 09:03:44.902985 DEBUG BF_PORT FSM :0:144:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.903003 DEBUG BF_PORT 0:144: --- Up
2023-04-25 09:03:44.903020 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 3/0 (144) : UP
2023-04-25 09:03:44.905901 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 144
2023-04-25 09:03:44.906005 DEBUG BF_PORT FSM :0:152:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.906042 DEBUG BF_PORT 0:152: --- Up
2023-04-25 09:03:44.906076 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 4/0 (152) : UP
2023-04-25 09:03:44.908915 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 152
2023-04-25 09:03:44.908981 DEBUG BF_PORT FSM :0:160:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.909000 DEBUG BF_PORT 0:160: --- Up
2023-04-25 09:03:44.909018 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 5/0 (160) : UP
2023-04-25 09:03:44.911936 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 160
2023-04-25 09:03:44.912039 DEBUG BF_PORT FSM :0:168:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.919813 DEBUG BF_PORT 0:168: --- Up
2023-04-25 09:03:44.919890 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 6/0 (168) : UP
2023-04-25 09:03:44.922943 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 168
2023-04-25 09:03:44.923049 DEBUG BF_PORT FSM :0:176:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.923087 DEBUG BF_PORT 0:176: --- Up
2023-04-25 09:03:44.923137 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 7/0 (176) : UP
2023-04-25 09:03:44.925937 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 176
2023-04-25 09:03:44.926041 DEBUG BF_PORT FSM :0:184:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.926079 DEBUG BF_PORT 0:184: --- Up
2023-04-25 09:03:44.926116 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 8/0 (184) : UP
2023-04-25 09:03:44.928892 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 184
2023-04-25 09:03:44.928998 DEBUG BF_PORT FSM :0: 60:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.929037 DEBUG BF_PORT 0: 60: --- Up
2023-04-25 09:03:44.929075 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 9/0 (60) : UP
2023-04-25 09:03:44.931963 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 60
2023-04-25 09:03:44.932084 DEBUG BF_PORT FSM :0:188:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932125 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932158 DEBUG BF_PORT FSM :0:180:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932186 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932216 DEBUG BF_PORT FSM :0:172:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932244 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932274 DEBUG BF_PORT FSM :0:164:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932301 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932330 DEBUG BF_PORT FSM :0:148:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932359 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932415 DEBUG BF_PORT FSM :0:156:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932449 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932479 DEBUG BF_PORT FSM :0:132:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932507 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932536 DEBUG BF_PORT FSM :0:140:-: RS-FEC SIG_LO  de-asserted to un-reset Rx
2023-04-25 09:03:44.932563 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_DEASSERT_RS_FEC  --> BF_FSM_ST_WAIT_LPBK_UP 
2023-04-25 09:03:44.932589 DEBUG BF_PORT FSM :0: 52:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.932617 DEBUG BF_PORT 0: 52: --- Up
2023-04-25 09:03:44.932654 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 10/0 (52) : UP
2023-04-25 09:03:44.935950 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 52
2023-04-25 09:03:44.936462 DEBUG BF_PORT FSM :0: 44:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.936517 DEBUG BF_PORT 0: 44: --- Up
2023-04-25 09:03:44.936557 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 11/0 (44) : UP
2023-04-25 09:03:44.939904 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 44
2023-04-25 09:03:44.940006 DEBUG BF_PORT FSM :0: 36:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.940043 DEBUG BF_PORT 0: 36: --- Up
2023-04-25 09:03:44.940088 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 12/0 (36) : UP
2023-04-25 09:03:44.942954 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 36
2023-04-25 09:03:44.943064 DEBUG BF_PORT FSM :0: 28:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.943114 DEBUG BF_PORT 0: 28: --- Up
2023-04-25 09:03:44.943155 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 13/0 (28) : UP
2023-04-25 09:03:44.945936 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 28
2023-04-25 09:03:44.947700 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.949516 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.951282 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.953054 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:03:44.953197 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:03:44.953226 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:03:44.953249 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:03:44.953273 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:03:44.953311 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:03:44.954206 DEBUG BF_PORT FSM :0:  4:-: Serdes TX driver ON
2023-04-25 09:03:44.954252 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_CFG_SERDES       --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:03:44.954292 DEBUG BF_PLTFM QSFP: 16 : ch[0] : dev_port=  4 : is COPPER
2023-04-25 09:03:44.954322 DEBUG BF_PORT FSM :0: 20:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.954347 DEBUG BF_PORT 0: 20: --- Up
2023-04-25 09:03:44.954379 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 14/0 (20) : UP
2023-04-25 09:03:44.957964 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 20
2023-04-25 09:03:44.982320 DEBUG BF_PORT FSM :0:188:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.982373 DEBUG BF_PORT 0:188: --- Up
2023-04-25 09:03:44.982427 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 25/0 (188) : UP
2023-04-25 09:03:44.985912 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 188
2023-04-25 09:03:44.985980 DEBUG BF_PORT FSM :0:180:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.986020 DEBUG BF_PORT 0:180: --- Up
2023-04-25 09:03:44.986079 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 26/0 (180) : UP
2023-04-25 09:03:44.988936 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 180
2023-04-25 09:03:44.989037 DEBUG BF_PORT FSM :0:172:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.989074 DEBUG BF_PORT 0:172: --- Up
2023-04-25 09:03:44.989125 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 27/0 (172) : UP
2023-04-25 09:03:44.991951 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 172
2023-04-25 09:03:44.992458 DEBUG BF_PORT FSM :0:164:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.992510 DEBUG BF_PORT 0:164: --- Up
2023-04-25 09:03:44.992571 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 28/0 (164) : UP
2023-04-25 09:03:44.995962 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 164
2023-04-25 09:03:44.996065 DEBUG BF_PORT FSM :0:148:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.996102 DEBUG BF_PORT 0:148: --- Up
2023-04-25 09:03:44.996156 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 29/0 (148) : UP
2023-04-25 09:03:44.998954 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 148
2023-04-25 09:03:44.999056 DEBUG BF_PORT FSM :0:156:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:44.999088 DEBUG BF_PORT 0:156: --- Up
2023-04-25 09:03:44.999150 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 30/0 (156) : UP
2023-04-25 09:03:45.001952 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 156
2023-04-25 09:03:45.002065 DEBUG BF_PORT FSM :0:132:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:45.002103 DEBUG BF_PORT 0:132: --- Up
2023-04-25 09:03:45.002158 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 31/0 (132) : UP
2023-04-25 09:03:45.004899 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 132
2023-04-25 09:03:45.005003 DEBUG BF_PORT FSM :0:140:-: BF_FSM_ST_WAIT_LPBK_UP --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:45.005041 DEBUG BF_PORT 0:140: --- Up
2023-04-25 09:03:45.005097 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 32/0 (140) : UP
2023-04-25 09:03:45.007908 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 140
2023-04-25 09:03:45.295720 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:03:45.296637 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.297449 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.298254 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.299059 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.299088 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:03:45.341945 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:03:45.354446 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:03:45.355274 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.356076 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.356899 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.357702 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:03:45.357732 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:03:45.400533 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:03:46.055211 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:03:46.055266 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 09:03:46.064730 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 09:03:46.064752 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 09:03:46.077410 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:03:46.077431 DEBUG BF_PORT FSM :0: 12:2: 1e06=360mV/ 40mV
2023-04-25 09:03:46.090017 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:03:46.090038 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 09:03:46.090050 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:03:46.090068 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:03:46.090083 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:03:46.090097 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:03:46.090546 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:03:46.091206 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:03:46.091971 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:03:46.092841 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:03:46.092968 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:03:46.109533 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:03:46.109567 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:03:46.116955 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:03:46.116974 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:03:46.124261 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:03:46.124279 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:03:46.130539 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:03:46.130558 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:03:46.130569 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:03:46.130585 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:03:46.130598 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:03:46.130612 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:03:46.131052 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:03:46.131712 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:03:46.132476 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:03:46.133349 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:03:46.133473 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:03:46.193252 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:46.233709 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:46.301221 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:46.341593 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:46.342097 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_REMOTE_FAULT     (alt 2)
2023-04-25 09:03:46.401884 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:46.502563 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:46.503098 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:46.503136 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:03:46.503182 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:03:46.505970 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:03:47.243182 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:03:47.243263 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_REMOTE_FAULT     --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:03:47.243291 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:03:47.243335 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:03:47.246929 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:04:17.410180 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:04:17.410291 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:04:17.410322 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:04:17.411376 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:04:17.411408 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:04:17.411447 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:04:17.411478 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:04:17.411502 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:04:17.411556 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:04:17.411670 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:04:17.415308 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:04:17.415408 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:04:17.415443 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:04:17.415892 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:04:17.415946 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:04:17.415976 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:04:17.424700 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:04:17.475063 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:04:17.475121 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:04:17.478605 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:04:17.479056 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:04:17.479100 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:04:17.479127 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:04:17.480189 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:04:17.480221 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:04:17.480258 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:04:17.480285 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:04:17.480308 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:04:17.480350 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:04:17.480472 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:04:17.483264 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:04:17.483326 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:04:17.483393 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:04:17.483796 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:04:17.483830 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:04:17.483848 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:04:17.492395 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:04:17.529420 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:04:17.529858 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:04:17.529902 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:04:17.529929 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:04:17.530831 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.531835 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.532843 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.533850 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.533986 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:04:17.542506 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:04:17.542557 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:04:17.546064 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:04:17.584213 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:04:17.585140 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.585960 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.586765 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.587564 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.587598 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:04:17.630867 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:04:17.631782 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:04:17.632239 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:04:17.632285 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:04:17.632312 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:04:17.633223 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.634234 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.635236 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.636236 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:04:17.636372 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:04:17.686481 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:04:17.687349 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.688179 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.689042 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.689866 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:04:17.689895 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:04:17.733137 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:04:18.139176 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:04:18.139228 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:04:18.146574 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:04:18.146615 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:04:18.153945 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:04:18.153967 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:04:18.160216 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:04:18.160236 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:04:18.160248 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:04:18.160266 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:04:18.160280 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:04:18.160295 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:04:18.160741 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:04:18.161404 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:04:18.162172 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:04:18.163042 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:04:18.163167 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:04:18.263471 DEBUG BF_PORT FSM :0:  4:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:18.371647 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:18.472369 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:18.573204 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:18.573720 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:04:18.573755 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:04:18.573799 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:04:18.577261 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:04:18.646588 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:04:18.646622 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 09:04:18.660318 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 09:04:18.660339 DEBUG BF_PORT FSM :0: 12:1: 1e06=340mV/ 40mV
2023-04-25 09:04:18.668697 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:04:18.668717 DEBUG BF_PORT FSM :0: 12:2: 1e06=260mV/ 40mV
2023-04-25 09:04:18.681311 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:04:18.681330 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 09:04:18.681342 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:04:18.681359 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:04:18.681373 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:04:18.681387 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:04:18.681831 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:04:18.682490 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:04:18.683251 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:04:18.684124 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:04:18.684250 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:04:18.784567 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:18.892523 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:18.993379 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:19.094241 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:04:19.094773 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:04:19.094809 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:04:19.094851 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:04:19.098265 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:05:58.914890 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:05:58.915022 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:05:58.915052 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:05:58.916129 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:05:58.916165 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:05:58.916202 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:05:58.916232 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:05:58.916259 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:05:58.916307 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:05:58.916437 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:05:58.919428 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:05:58.919527 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:05:58.919569 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:05:58.920022 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:05:58.920067 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=1 local_fault=1 remote fault =1
2023-04-25 09:05:58.920094 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_WAIT_PCS_UP      (alt 2)
2023-04-25 09:05:58.920118 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:05:58.920159 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:05:58.920258 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=1 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=1 algn-lk=fffff
2023-04-25 09:05:58.920363 DEBUG BF_PM bf_pm_port_log_pcs_counters:4454 PCS: Dev : 0 : front port : 15/0 (12) : err-blk=3056 : syn-lst=1 : bk-lk-lst=3 : hi_ber=1 : val-err=0 : unk-err=255 : inv-err=8 : bip=127
2023-04-25 09:05:58.923475 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:05:58.923584 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:05:58.923625 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:05:58.923659 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:05:58.923706 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:05:58.923739 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:05:58.932423 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:05:58.982638 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:05:58.982698 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:05:58.986074 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:05:59.023925 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:05:59.023988 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=1 remote fault =1
2023-04-25 09:05:59.036700 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:05:59.037135 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:05:59.037180 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:05:59.037206 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:05:59.038115 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.039133 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.040142 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.041168 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.041311 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:05:59.091526 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:05:59.092365 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.093189 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.094009 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.094809 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.094838 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:05:59.138055 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:05:59.138558 DEBUG BF_PORT FSM :0: 12:-: state=0 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:05:59.139057 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:05:59.139086 DEBUG BF_PORT FSM :0: 12: detected LOS
2023-04-25 09:05:59.139112 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:05:59.140183 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:05:59.140216 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:05:59.140253 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:05:59.140278 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:05:59.140668 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:05:59.140713 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:05:59.140741 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:05:59.149378 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:05:59.199658 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:05:59.199718 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:05:59.203203 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:05:59.253932 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:05:59.254353 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:05:59.254392 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:05:59.254419 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:05:59.255326 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.256352 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.257400 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.258425 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:05:59.258575 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:05:59.308873 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:05:59.309716 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.310526 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.311335 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.312143 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:05:59.312178 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:05:59.355507 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:05:59.646435 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:05:59.646502 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:05:59.653931 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:05:59.653952 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:05:59.661230 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:05:59.661250 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:05:59.667482 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:05:59.667517 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:05:59.667529 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:05:59.667549 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:05:59.667564 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:05:59.667578 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:05:59.668022 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:05:59.668678 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:05:59.669443 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:05:59.670308 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:05:59.670431 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:05:59.770860 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:05:59.879088 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:05:59.979799 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:00.080436 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:00.080960 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:06:00.080991 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:06:00.081038 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:06:00.084462 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:06:00.269207 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:06:00.269248 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 09:06:00.277619 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:06:00.277640 DEBUG BF_PORT FSM :0: 12:1: 1e06=260mV/ 40mV
2023-04-25 09:06:00.291293 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 09:06:00.291315 DEBUG BF_PORT FSM :0: 12:2: 1e06=340mV/ 40mV
2023-04-25 09:06:00.304979 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 09:06:00.304999 DEBUG BF_PORT FSM :0: 12:3: 1e06=340mV/ 40mV
2023-04-25 09:06:00.305011 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:06:00.305030 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:06:00.305044 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:06:00.305058 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:06:00.305502 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:06:00.306156 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:06:00.306919 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:06:00.307784 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:06:00.307908 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:06:00.408285 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:00.516256 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:00.616835 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:00.717610 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:00.718125 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:06:00.718157 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:06:00.718202 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:06:00.721455 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:06:11.143321 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:06:11.143418 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:06:11.143448 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:06:11.144544 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:06:11.144611 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:06:11.144650 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:06:11.144679 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:06:11.144702 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:06:11.144747 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:06:11.144843 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=b3333 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:06:11.147550 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:06:11.147655 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:06:11.147691 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:06:11.148117 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:11.148171 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:06:11.148200 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:06:11.157150 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:06:11.207402 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:11.207469 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:06:11.210964 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:06:11.243144 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:06:11.243196 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:06:11.243221 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:06:11.244288 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:06:11.244323 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:06:11.244359 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:06:11.244407 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:06:11.244459 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:06:11.244523 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:06:11.244637 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:06:11.247535 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:06:11.247599 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:06:11.247626 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:06:11.248044 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:11.248093 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:06:11.248120 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:06:11.256842 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:06:11.261513 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:06:11.261926 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:06:11.261955 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:06:11.261969 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:06:11.262842 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.263822 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.264798 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.265777 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.265903 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:06:11.307184 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:11.307252 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:06:11.310711 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:06:11.316064 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:06:11.316896 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.317698 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.318494 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.319291 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.319318 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:06:11.362456 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:06:11.363398 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:06:11.363814 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:06:11.363855 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:06:11.363883 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:06:11.364793 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.365820 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.366835 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.367852 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:11.367994 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:06:11.418296 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:06:11.419229 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.420067 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.420865 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 0 calibration=ok
2023-04-25 09:06:11.421665 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:11.421691 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:06:11.464990 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:06:11.973163 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:06:11.973229 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:06:11.980584 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:06:11.980606 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:06:11.987906 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:06:11.987925 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:06:11.994166 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:06:11.994185 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:06:11.994197 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:06:11.994215 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:06:11.994229 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:06:11.994242 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:06:11.994685 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:06:11.995345 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:06:11.996107 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:06:11.996983 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:06:11.997122 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:06:12.074566 DEBUG BF_PORT Upper eye edge: +/- 200 mV (ht=400mV)
2023-04-25 09:06:12.074601 DEBUG BF_PORT FSM :0: 12:0: 1e06=400mV/ 40mV
2023-04-25 09:06:12.083991 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 09:06:12.084012 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 09:06:12.097693 DEBUG BF_PORT Upper eye edge: +/- 170 mV (ht=340mV)
2023-04-25 09:06:12.097714 DEBUG BF_PORT FSM :0: 12:2: 1e06=340mV/ 40mV
2023-04-25 09:06:12.110307 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:06:12.110331 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 09:06:12.110343 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:06:12.110360 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:06:12.110374 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:06:12.110387 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:06:12.110830 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:06:12.111486 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:06:12.112249 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:06:12.113121 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:06:12.113248 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:06:12.113630 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.213324 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.221614 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.321623 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.322553 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.422182 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.423118 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.423606 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:06:12.423636 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:06:12.423685 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:06:12.426576 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:06:12.522949 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:12.523479 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:06:12.523513 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:06:12.523557 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:06:12.526546 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:06:32.970071 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:06:32.970181 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:06:32.970214 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:06:32.971245 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:06:32.971282 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:06:32.971320 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:06:32.971347 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:06:32.971372 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:06:32.971434 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:06:32.971555 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:06:32.974809 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:06:32.974914 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:06:32.974944 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:06:32.975426 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:06:32.975472 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:06:32.975526 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:06:32.976624 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:06:32.976664 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:06:32.976700 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:06:32.976724 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:06:32.976746 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:06:32.976798 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:06:32.976924 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:06:32.979809 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:06:32.979907 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:06:32.979939 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:06:32.979992 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:32.980051 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:06:32.980097 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:06:32.988793 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:06:32.989203 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:32.989242 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:06:32.989265 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:06:32.997806 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:06:33.039174 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:33.039242 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:06:33.042778 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:06:33.048197 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:06:33.048249 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:06:33.051711 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:06:33.093557 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:06:33.093974 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:06:33.094016 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:06:33.094042 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:06:33.094957 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.095971 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.097003 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.098018 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.098159 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:06:33.102478 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:06:33.102875 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:06:33.102905 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:06:33.102924 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:06:33.103802 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.104799 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.105802 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.106792 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:06:33.106921 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:06:33.148482 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:06:33.149320 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.150114 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.150905 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.151695 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.151721 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:06:33.195079 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:06:33.195536 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:06:33.196412 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.197242 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.198068 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.198882 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:06:33.198911 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:06:33.242195 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:06:33.904820 DEBUG BF_PORT Upper eye edge: +/- 220 mV (ht=440mV)
2023-04-25 09:06:33.904871 DEBUG BF_PORT FSM :0: 12:0: 1e06=440mV/ 40mV
2023-04-25 09:06:33.913270 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:06:33.913291 DEBUG BF_PORT FSM :0: 12:1: 1e06=260mV/ 40mV
2023-04-25 09:06:33.925859 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:06:33.925880 DEBUG BF_PORT FSM :0: 12:2: 1e06=360mV/ 40mV
2023-04-25 09:06:33.938442 DEBUG BF_PORT Upper eye edge: +/- 180 mV (ht=360mV)
2023-04-25 09:06:33.938463 DEBUG BF_PORT FSM :0: 12:3: 1e06=360mV/ 40mV
2023-04-25 09:06:33.938475 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:06:33.938493 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:06:33.938508 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:06:33.938522 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:06:33.938965 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:06:33.939622 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:06:33.940383 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:06:33.941258 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:06:33.941383 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:06:33.950909 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:06:33.950932 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:06:33.958232 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:06:33.958249 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:06:33.966557 DEBUG BF_PORT Upper eye edge: +/- 130 mV (ht=260mV)
2023-04-25 09:06:33.966576 DEBUG BF_PORT FSM :0:  4:2: 1e06=260mV/ 40mV
2023-04-25 09:06:33.973838 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:06:33.973855 DEBUG BF_PORT FSM :0:  4:3: 1e06=280mV/ 40mV
2023-04-25 09:06:33.973867 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:06:33.973883 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:06:33.973896 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:06:33.973910 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:06:33.974348 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:06:33.975004 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:06:33.975764 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:06:33.976630 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:06:33.976758 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:06:34.041490 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.076950 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.149422 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.184900 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.249982 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.285429 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.350642 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.351180 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:06:34.351219 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:06:34.351268 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:06:34.383794 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 09:06:34.386268 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:06:34.386774 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:06:34.386807 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:06:34.386848 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:06:34.389770 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:07:22.289238 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:07:22.289352 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:07:22.289384 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:07:22.290490 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:07:22.290529 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 09:07:22.290568 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 09:07:22.290594 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 09:07:22.290620 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 09:07:22.290668 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 09:07:22.290782 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=22222 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:07:22.294361 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 09:07:22.294440 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 09:07:22.294468 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 09:07:22.294881 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 09:07:22.294919 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 09:07:22.294945 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 09:07:22.296009 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 09:07:22.296044 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 09:07:22.296081 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 09:07:22.296107 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 09:07:22.296131 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 09:07:22.296171 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 09:07:22.296289 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 09:07:22.299368 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 09:07:22.299446 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 09:07:22.299507 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 09:07:22.299540 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:07:22.299583 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 09:07:22.299616 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:07:22.308405 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:07:22.308825 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:07:22.308854 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 09:07:22.308868 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:07:22.317393 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 09:07:22.358812 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:07:22.358876 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 09:07:22.362442 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:07:22.367560 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 09:07:22.367601 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 09:07:22.370963 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 09:07:22.413218 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:07:22.413638 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:07:22.413681 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 09:07:22.413709 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 09:07:22.414623 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.415645 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.416685 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.417703 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.417847 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:07:22.421594 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 09:07:22.422003 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 09:07:22.422041 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 09:07:22.422064 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 09:07:22.422958 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.423963 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.424966 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.425977 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 09:07:22.426118 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 09:07:22.468216 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:07:22.469090 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.469900 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.470706 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.471504 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.471534 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:07:22.514345 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:07:22.514764 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 09:07:22.515582 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.516407 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.517219 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.518053 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=0 flock= 1 calibration=ok
2023-04-25 09:07:22.518084 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 09:07:22.560963 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 09:07:23.069065 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:07:23.069122 DEBUG BF_PORT FSM :0:  4:0: 1e06=280mV/ 40mV
2023-04-25 09:07:23.076585 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:07:23.076607 DEBUG BF_PORT FSM :0:  4:1: 1e06=280mV/ 40mV
2023-04-25 09:07:23.083906 DEBUG BF_PORT Upper eye edge: +/- 140 mV (ht=280mV)
2023-04-25 09:07:23.083926 DEBUG BF_PORT FSM :0:  4:2: 1e06=280mV/ 40mV
2023-04-25 09:07:23.090184 DEBUG BF_PORT Upper eye edge: +/- 150 mV (ht=300mV)
2023-04-25 09:07:23.090204 DEBUG BF_PORT FSM :0:  4:3: 1e06=300mV/ 40mV
2023-04-25 09:07:23.090216 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:07:23.090234 DEBUG BF_PORT FSM :0:  4:-: Enable MAC TX and RX for app logic
2023-04-25 09:07:23.090248 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = true
2023-04-25 09:07:23.090263 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = true
2023-04-25 09:07:23.090705 DEBUG BF_PORT 0:  4: ln:0 LOS=1 Port Dn
2023-04-25 09:07:23.091363 DEBUG BF_PORT 0:  4: ln:1 LOS=1 Port Dn
2023-04-25 09:07:23.092126 DEBUG BF_PORT 0:  4: ln:2 LOS=1 Port Dn
2023-04-25 09:07:23.092999 DEBUG BF_PORT 0:  4: ln:3 LOS=1 Port Dn
2023-04-25 09:07:23.093127 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:07:23.193454 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.301494 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.402075 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.427950 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:07:23.427982 DEBUG BF_PORT FSM :0: 12:0: 1e06=380mV/ 40mV
2023-04-25 09:07:23.437459 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 09:07:23.437479 DEBUG BF_PORT FSM :0: 12:1: 1e06=240mV/ 40mV
2023-04-25 09:07:23.449021 DEBUG BF_PORT Upper eye edge: +/- 190 mV (ht=380mV)
2023-04-25 09:07:23.449041 DEBUG BF_PORT FSM :0: 12:2: 1e06=380mV/ 40mV
2023-04-25 09:07:23.458442 DEBUG BF_PORT Upper eye edge: +/- 120 mV (ht=240mV)
2023-04-25 09:07:23.458461 DEBUG BF_PORT FSM :0: 12:3: 1e06=240mV/ 40mV
2023-04-25 09:07:23.458473 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=PASS-THRU
2023-04-25 09:07:23.458490 DEBUG BF_PORT FSM :0: 12:-: Enable MAC TX and RX for app logic
2023-04-25 09:07:23.458504 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = true
2023-04-25 09:07:23.458518 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = true
2023-04-25 09:07:23.458961 DEBUG BF_PORT 0: 12: ln:0 LOS=1 Port Dn
2023-04-25 09:07:23.459618 DEBUG BF_PORT 0: 12: ln:1 LOS=1 Port Dn
2023-04-25 09:07:23.460380 DEBUG BF_PORT 0: 12: ln:2 LOS=1 Port Dn
2023-04-25 09:07:23.461263 DEBUG BF_PORT 0: 12: ln:3 LOS=1 Port Dn
2023-04-25 09:07:23.461388 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_WAIT_PCS_UP      
2023-04-25 09:07:23.502718 DEBUG BF_PORT FSM :0:  4:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.503220 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:07:23.503252 DEBUG BF_PORT 0:  4: --- Up
2023-04-25 09:07:23.503297 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : UP
2023-04-25 09:07:23.506369 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 4
2023-04-25 09:07:23.561774 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.670008 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.770681 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.871558 DEBUG BF_PORT FSM :0: 12:-: state=1 PCS_status=1 local_fault=0 remote fault =0
2023-04-25 09:07:23.872087 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_PCS_UP      --> BF_FSM_ST_WAIT_DWN_EVNT    
2023-04-25 09:07:23.872121 DEBUG BF_PORT 0: 12: --- Up
2023-04-25 09:07:23.872163 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : UP
2023-04-25 09:07:23.884345 INFO  BF_TM Enabling QAC rx during port-enable for dev 0, dev_port 12
2023-04-25 10:31:38.927045 DEBUG BF_PORT 0 : MAC17: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 10:31:38.927156 DEBUG BF_PORT FSM :0:  4:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 10:31:38.927188 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 10:31:38.928221 DEBUG BF_PORT 0:  4: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 10:31:38.928258 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 10:31:38.928297 DEBUG BF_PORT MAC: ENA: 0:17:0 : Enable channel
2023-04-25 10:31:38.928323 DEBUG BF_PORT 0:  4: hw ctrs cleared.
2023-04-25 10:31:38.928350 DEBUG BF_PORT 0:  4: --- Dn
2023-04-25 10:31:38.928422 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 16/0 (4) : DOWN
2023-04-25 10:31:38.928553 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 16/0 (4) : pcs-sts=0 blk-lk=fffff blk-lk-all=1 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:38.931414 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 10:31:38.931515 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 10:31:38.931565 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 10:31:38.932067 DEBUG BF_PORT 0 : MAC19: CH0: link_interrups: 0x0030 RF: 1, LF: 1
2023-04-25 10:31:38.932113 DEBUG BF_PORT FSM :0: 12:-: (WDEV) state=0 PCS_status=0 local_fault=1 remote fault =1
2023-04-25 10:31:38.932141 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DWN_EVNT    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 10:31:38.933244 DEBUG BF_PORT 0: 12: updated historical ctrs, wait for hw ctrs clear.
2023-04-25 10:31:38.933285 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 10:31:38.933323 DEBUG BF_PORT MAC: ENA: 0:19:0 : Enable channel
2023-04-25 10:31:38.933349 DEBUG BF_PORT 0: 12: hw ctrs cleared.
2023-04-25 10:31:38.933373 DEBUG BF_PORT 0: 12: --- Dn
2023-04-25 10:31:38.933428 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 15/0 (12) : DOWN
2023-04-25 10:31:38.933543 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 15/0 (12) : pcs-sts=0 blk-lk=bbbbb blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:38.936451 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 10:31:38.936556 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 10:31:38.936606 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 10:31:38.936664 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:38.936720 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 10:31:38.936767 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 10:31:38.945482 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 10:31:38.945874 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:38.945903 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 10:31:38.945919 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 10:31:38.954417 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 10:31:38.995525 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:38.995586 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 10:31:38.998995 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 10:31:39.004744 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:39.004816 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 10:31:39.008259 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 10:31:39.049557 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 10:31:39.049980 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 10:31:39.050024 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 10:31:39.050052 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 10:31:39.050960 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.051979 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.053005 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.054019 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.054160 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 10:31:39.058863 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 10:31:39.059297 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 10:31:39.059340 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 10:31:39.059366 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 10:31:39.060263 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.061266 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.062271 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.063270 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.063407 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 10:31:39.104232 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 10:31:39.105074 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.105895 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.106690 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 10:31:39.107483 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.107509 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 10:31:39.150827 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 10:31:39.151279 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 10:31:39.152106 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 10:31:39.152914 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 10:31:39.153727 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.154528 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.154560 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 10:31:39.197702 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 10:31:39.654831 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 10:31:39.654893 DEBUG BF_PORT FSM :0:  4:0: 1e06=900mV/ 40mV
2023-04-25 10:31:39.654919 DEBUG BF_PORT FSM :0:  4:0: Invalid eye height: 900
2023-04-25 10:31:39.654942 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 10:31:39.655358 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:39.655408 DEBUG BF_PORT FSM :0:  4:-: Disable MAC Rx
2023-04-25 10:31:39.655435 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 10:31:39.656782 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 10:31:39.703833 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:39.703899 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 40mV
2023-04-25 10:31:39.709231 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:39.709265 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 40mV
2023-04-25 10:31:39.714524 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:39.714541 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 40mV
2023-04-25 10:31:39.719724 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:39.719740 DEBUG BF_PORT FSM :0: 12:3: 1e06=  0mV/ 40mV
2023-04-25 10:31:39.719754 DEBUG BF_PORT FSM :0: 12:0: Re-Start ICAL
2023-04-25 10:31:39.730423 DEBUG BF_PORT FSM :0: 12:1: Re-Start ICAL
2023-04-25 10:31:39.741156 DEBUG BF_PORT FSM :0: 12:2: Re-Start ICAL
2023-04-25 10:31:39.751949 DEBUG BF_PORT FSM :0: 12:3: Re-Start ICAL
2023-04-25 10:31:39.763106 DEBUG BF_PORT FSM :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:39.763192 DEBUG BF_PORT FSM :0:  4:-: Serdes Rx=ON
2023-04-25 10:31:39.766688 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 10:31:39.817317 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 10:31:39.817764 DEBUG BF_PORT FSM :0:  4:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 10:31:39.817812 DEBUG BF_PORT MAC: 0:17:0 :  set tx enable = false
2023-04-25 10:31:39.817839 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 10:31:39.818746 DEBUG BF_PORT FSM :0:0: 82: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.819759 DEBUG BF_PORT FSM :0:0: 83: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.820761 DEBUG BF_PORT FSM :0:0: 80: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.821776 DEBUG BF_PORT FSM :0:0: 81: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:39.821909 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 10:31:39.872148 DEBUG BF_PORT FSM :0:  4: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 10:31:39.873035 DEBUG BF_PORT FSM :0:  4:0: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.873854 DEBUG BF_PORT FSM :0:  4:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.874670 DEBUG BF_PORT FSM :0:  4:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:39.875464 DEBUG BF_PORT FSM :0:  4:3: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 10:31:39.875490 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 10:31:39.918755 DEBUG BF_PORT FSM :0:  4:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 10:31:40.168983 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.169034 DEBUG BF_PORT FSM :0: 12:0: 1e06=  0mV/ 19mV
2023-04-25 10:31:40.174308 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.174332 DEBUG BF_PORT FSM :0: 12:1: 1e06=  0mV/ 19mV
2023-04-25 10:31:40.179531 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.179548 DEBUG BF_PORT FSM :0: 12:2: 1e06=  0mV/ 19mV
2023-04-25 10:31:40.182745 DEBUG BF_PORT Upper eye edge: +/- 450 mV (ht=900mV)
2023-04-25 10:31:40.182763 DEBUG BF_PORT FSM :0: 12:3: 1e06=900mV/ 19mV
2023-04-25 10:31:40.182775 DEBUG BF_PORT FSM :0: 12:3: Invalid eye height: 900
2023-04-25 10:31:40.182786 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_DFE_DONE    --> BF_FSM_ST_ABORT            (alt)
2023-04-25 10:31:40.183178 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.183200 DEBUG BF_PORT FSM :0: 12:-: Disable MAC Rx
2023-04-25 10:31:40.183214 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 10:31:40.184504 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_ABORT            --> BF_FSM_ST_RE_INIT_SERDES_RX 
2023-04-25 10:31:40.234724 DEBUG BF_PORT FSM :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.234799 DEBUG BF_PORT FSM :0: 12:-: Serdes Rx=ON
2023-04-25 10:31:40.238288 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_INIT_SERDES_RX --> BF_FSM_ST_WAIT_RX_PLL      
2023-04-25 10:31:40.289138 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_RX_PLL      --> BF_FSM_ST_RE_CFG_SERDES_RX 
2023-04-25 10:31:40.289624 DEBUG BF_PORT FSM :0: 12:-: Disable MAC CH TX/RX, toggle swreset
2023-04-25 10:31:40.289670 DEBUG BF_PORT MAC: 0:19:0 :  set tx enable = false
2023-04-25 10:31:40.289697 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 10:31:40.290613 DEBUG BF_PORT FSM :0:0: 90: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:40.291626 DEBUG BF_PORT FSM :0:0: 91: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:40.292631 DEBUG BF_PORT FSM :0:0: 88: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:40.293640 DEBUG BF_PORT FSM :0:0: 89: Tx loop bandwidth setting: 503h <1283>
2023-04-25 10:31:40.293777 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_RE_CFG_SERDES_RX --> BF_FSM_ST_WAIT_SIGNAL_OK   
2023-04-25 10:31:40.343901 DEBUG BF_PORT FSM :0: 12: is_opt=0 : is_ready=0 : LOS=0 debounce_thr=4
2023-04-25 10:31:40.344757 DEBUG BF_PORT FSM :0: 12:0: LOS=1 EI=1 flock= 0 calibration=ok
2023-04-25 10:31:40.345575 DEBUG BF_PORT FSM :0: 12:1: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:40.346371 DEBUG BF_PORT FSM :0: 12:2: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:40.347171 DEBUG BF_PORT FSM :0: 12:3: LOS=1 EI=1 flock= 1 calibration=ok
2023-04-25 10:31:40.347199 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_WAIT_SIGNAL_OK   --> BF_FSM_ST_START_DFE        
2023-04-25 10:31:40.390435 DEBUG BF_PORT FSM :0: 12:-: BF_FSM_ST_START_DFE        --> BF_FSM_ST_WAIT_DFE_DONE    
2023-04-25 10:31:40.424701 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.424750 DEBUG BF_PORT FSM :0:  4:0: 1e06=  0mV/ 40mV
2023-04-25 10:31:40.430034 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.430056 DEBUG BF_PORT FSM :0:  4:1: 1e06=  0mV/ 40mV
2023-04-25 10:31:40.435292 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.435315 DEBUG BF_PORT FSM :0:  4:2: 1e06=  0mV/ 40mV
2023-04-25 10:31:40.440500 DEBUG BF_PORT Upper eye edge: +/- 0 mV (ht=0mV)
2023-04-25 10:31:40.440520 DEBUG BF_PORT FSM :0:  4:3: 1e06=  0mV/ 40mV
2023-04-25 10:31:40.440533 DEBUG BF_PORT FSM :0:  4:0: Re-Start ICAL
2023-04-25 10:31:40.451146 DEBUG BF_PORT FSM :0:  4:1: Re-Start ICAL
2023-04-25 10:31:40.461930 DEBUG BF_PORT FSM :0:  4:2: Re-Start ICAL
2023-04-25 10:31:40.472713 DEBUG BF_PORT FSM :0:  4:3: Re-Start ICAL
2023-04-25 10:31:40.569020 INFO  BF_TM Set dev:0 port:128 admin_state:0
2023-04-25 10:31:40.569125 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 10:31:40.569180 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 10:31:40.569224 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 10:31:40.569259 DEBUG BF_PORT port_mgr_port_enable:149:0:128:0(enb)
2023-04-25 10:31:40.569299 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:128:0(enb)
2023-04-25 10:31:40.569332 DEBUG BF_PORT PRT :0:128:-: Disable
2023-04-25 10:31:40.569370 DEBUG BF_PORT PRT :0:128:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.569489 DEBUG BF_PORT PRT :0:128:-: Disable MAC Rx
2023-04-25 10:31:40.569527 DEBUG BF_PORT MAC: 0:47:0 :  set rx enable = false
2023-04-25 10:31:40.585492 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 1/0 (128) : DOWN
2023-04-25 10:31:40.585539 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 1/0 (128) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.588339 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 128
2023-04-25 10:31:40.588374 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 10:31:40.588403 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 10:31:40.588423 DEBUG BF_PORT MAC: DIS: 0:47:0 : Disable channel
2023-04-25 10:31:40.588452 DEBUG BF_PORT port_mgr_port_remove:106:0:128:0(direction)
2023-04-25 10:31:40.588477 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:128:0(direction)
2023-04-25 10:31:40.589020 INFO  BF_TM Remove dev:0 port:128 direction:0
2023-04-25 10:31:40.589211 INFO  BF_TM Remove dev:0 port:128 direction:1
2023-04-25 10:31:40.589232 INFO  BF_TM Delete dev:0 port:128
2023-04-25 10:31:40.589256 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 128 before wait 1 is 0
2023-04-25 10:31:40.589278 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 128 after 0 waits
2023-04-25 10:31:40.589316 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=0 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.589499 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 128 remove.
2023-04-25 10:31:40.589868 DEBUG BF_PORT port_mgr_port_remove:106:0:128:1(direction)
2023-04-25 10:31:40.589903 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:128:1(direction)
2023-04-25 10:31:40.590115 INFO  BF_DVM Dev 0 port 128 removed sts Success (0)
2023-04-25 10:31:40.590165 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=81h
2023-04-25 10:31:40.590181 INFO  BF_DVM Dev 0 port 129 removed sts Object not found (6)
2023-04-25 10:31:40.590201 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=82h
2023-04-25 10:31:40.590218 INFO  BF_DVM Dev 0 port 130 removed sts Object not found (6)
2023-04-25 10:31:40.590235 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=83h
2023-04-25 10:31:40.590249 INFO  BF_DVM Dev 0 port 131 removed sts Object not found (6)
2023-04-25 10:31:40.590268 INFO  BF_TM Set dev:0 port:136 admin_state:0
2023-04-25 10:31:40.590282 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 10:31:40.590314 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 10:31:40.590335 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 10:31:40.590347 DEBUG BF_PORT port_mgr_port_enable:149:0:136:0(enb)
2023-04-25 10:31:40.590360 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:136:0(enb)
2023-04-25 10:31:40.590373 DEBUG BF_PORT PRT :0:136:-: Disable
2023-04-25 10:31:40.590387 DEBUG BF_PORT PRT :0:136:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.590478 DEBUG BF_PORT PRT :0:136:-: Disable MAC Rx
2023-04-25 10:31:40.590498 DEBUG BF_PORT MAC: 0:45:0 :  set rx enable = false
2023-04-25 10:31:40.605863 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 2/0 (136) : DOWN
2023-04-25 10:31:40.605906 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 2/0 (136) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.609387 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 136
2023-04-25 10:31:40.609442 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 10:31:40.609459 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 10:31:40.609472 DEBUG BF_PORT MAC: DIS: 0:45:0 : Disable channel
2023-04-25 10:31:40.609504 DEBUG BF_PORT port_mgr_port_remove:106:0:136:0(direction)
2023-04-25 10:31:40.609526 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:136:0(direction)
2023-04-25 10:31:40.610034 INFO  BF_TM Remove dev:0 port:136 direction:0
2023-04-25 10:31:40.610211 INFO  BF_TM Remove dev:0 port:136 direction:1
2023-04-25 10:31:40.610229 INFO  BF_TM Delete dev:0 port:136
2023-04-25 10:31:40.610253 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 136 before wait 1 is 0
2023-04-25 10:31:40.610275 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 136 after 0 waits
2023-04-25 10:31:40.610309 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=8 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.610492 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 136 remove.
2023-04-25 10:31:40.610833 DEBUG BF_PORT port_mgr_port_remove:106:0:136:1(direction)
2023-04-25 10:31:40.610866 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:136:1(direction)
2023-04-25 10:31:40.611049 INFO  BF_DVM Dev 0 port 136 removed sts Success (0)
2023-04-25 10:31:40.611072 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=89h
2023-04-25 10:31:40.611086 INFO  BF_DVM Dev 0 port 137 removed sts Object not found (6)
2023-04-25 10:31:40.611099 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8ah
2023-04-25 10:31:40.611118 INFO  BF_DVM Dev 0 port 138 removed sts Object not found (6)
2023-04-25 10:31:40.611132 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8bh
2023-04-25 10:31:40.611149 INFO  BF_DVM Dev 0 port 139 removed sts Object not found (6)
2023-04-25 10:31:40.611166 INFO  BF_TM Set dev:0 port:144 admin_state:0
2023-04-25 10:31:40.611184 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 10:31:40.611219 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 10:31:40.611241 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 10:31:40.611254 DEBUG BF_PORT port_mgr_port_enable:149:0:144:0(enb)
2023-04-25 10:31:40.611267 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:144:0(enb)
2023-04-25 10:31:40.611280 DEBUG BF_PORT PRT :0:144:-: Disable
2023-04-25 10:31:40.611298 DEBUG BF_PORT PRT :0:144:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.611385 DEBUG BF_PORT PRT :0:144:-: Disable MAC Rx
2023-04-25 10:31:40.611404 DEBUG BF_PORT MAC: 0:43:0 :  set rx enable = false
2023-04-25 10:31:40.626777 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 3/0 (144) : DOWN
2023-04-25 10:31:40.626824 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 3/0 (144) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.630425 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 144
2023-04-25 10:31:40.630520 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 10:31:40.630567 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 10:31:40.630611 DEBUG BF_PORT MAC: DIS: 0:43:0 : Disable channel
2023-04-25 10:31:40.630692 DEBUG BF_PORT port_mgr_port_remove:106:0:144:0(direction)
2023-04-25 10:31:40.630711 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:144:0(direction)
2023-04-25 10:31:40.631227 INFO  BF_TM Remove dev:0 port:144 direction:0
2023-04-25 10:31:40.631402 INFO  BF_TM Remove dev:0 port:144 direction:1
2023-04-25 10:31:40.631419 INFO  BF_TM Delete dev:0 port:144
2023-04-25 10:31:40.631442 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 144 before wait 1 is 0
2023-04-25 10:31:40.631467 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 144 after 0 waits
2023-04-25 10:31:40.631495 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=16 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.631681 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 144 remove.
2023-04-25 10:31:40.632021 DEBUG BF_PORT port_mgr_port_remove:106:0:144:1(direction)
2023-04-25 10:31:40.632039 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:144:1(direction)
2023-04-25 10:31:40.632220 INFO  BF_DVM Dev 0 port 144 removed sts Success (0)
2023-04-25 10:31:40.632241 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=91h
2023-04-25 10:31:40.632254 INFO  BF_DVM Dev 0 port 145 removed sts Object not found (6)
2023-04-25 10:31:40.632267 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=92h
2023-04-25 10:31:40.632279 INFO  BF_DVM Dev 0 port 146 removed sts Object not found (6)
2023-04-25 10:31:40.632296 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=93h
2023-04-25 10:31:40.632327 INFO  BF_DVM Dev 0 port 147 removed sts Object not found (6)
2023-04-25 10:31:40.632342 INFO  BF_TM Set dev:0 port:152 admin_state:0
2023-04-25 10:31:40.632357 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 10:31:40.632410 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 10:31:40.632437 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 10:31:40.632450 DEBUG BF_PORT port_mgr_port_enable:149:0:152:0(enb)
2023-04-25 10:31:40.632463 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:152:0(enb)
2023-04-25 10:31:40.632477 DEBUG BF_PORT PRT :0:152:-: Disable
2023-04-25 10:31:40.632495 DEBUG BF_PORT PRT :0:152:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.632584 DEBUG BF_PORT PRT :0:152:-: Disable MAC Rx
2023-04-25 10:31:40.632605 DEBUG BF_PORT MAC: 0:41:0 :  set rx enable = false
2023-04-25 10:31:40.647946 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 4/0 (152) : DOWN
2023-04-25 10:31:40.647993 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 4/0 (152) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.651393 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 152
2023-04-25 10:31:40.651446 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 10:31:40.651461 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 10:31:40.651475 DEBUG BF_PORT MAC: DIS: 0:41:0 : Disable channel
2023-04-25 10:31:40.651500 DEBUG BF_PORT port_mgr_port_remove:106:0:152:0(direction)
2023-04-25 10:31:40.651523 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:152:0(direction)
2023-04-25 10:31:40.652031 INFO  BF_TM Remove dev:0 port:152 direction:0
2023-04-25 10:31:40.652207 INFO  BF_TM Remove dev:0 port:152 direction:1
2023-04-25 10:31:40.652223 INFO  BF_TM Delete dev:0 port:152
2023-04-25 10:31:40.652245 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 152 before wait 1 is 0
2023-04-25 10:31:40.652259 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 152 after 0 waits
2023-04-25 10:31:40.652300 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=24 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.652491 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 152 remove.
2023-04-25 10:31:40.652849 DEBUG BF_PORT port_mgr_port_remove:106:0:152:1(direction)
2023-04-25 10:31:40.652866 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:152:1(direction)
2023-04-25 10:31:40.653047 INFO  BF_DVM Dev 0 port 152 removed sts Success (0)
2023-04-25 10:31:40.653068 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=99h
2023-04-25 10:31:40.653081 INFO  BF_DVM Dev 0 port 153 removed sts Object not found (6)
2023-04-25 10:31:40.653094 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9ah
2023-04-25 10:31:40.653111 INFO  BF_DVM Dev 0 port 154 removed sts Object not found (6)
2023-04-25 10:31:40.653125 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9bh
2023-04-25 10:31:40.653137 INFO  BF_DVM Dev 0 port 155 removed sts Object not found (6)
2023-04-25 10:31:40.653156 INFO  BF_TM Set dev:0 port:160 admin_state:0
2023-04-25 10:31:40.653172 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 10:31:40.653205 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 10:31:40.653227 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 10:31:40.653239 DEBUG BF_PORT port_mgr_port_enable:149:0:160:0(enb)
2023-04-25 10:31:40.653252 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:160:0(enb)
2023-04-25 10:31:40.653284 DEBUG BF_PORT PRT :0:160:-: Disable
2023-04-25 10:31:40.653298 DEBUG BF_PORT PRT :0:160:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.653381 DEBUG BF_PORT PRT :0:160:-: Disable MAC Rx
2023-04-25 10:31:40.653403 DEBUG BF_PORT MAC: 0:39:0 :  set rx enable = false
2023-04-25 10:31:40.668725 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 5/0 (160) : DOWN
2023-04-25 10:31:40.668773 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 5/0 (160) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.684467 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 160
2023-04-25 10:31:40.684568 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 10:31:40.684602 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 10:31:40.684628 DEBUG BF_PORT MAC: DIS: 0:39:0 : Disable channel
2023-04-25 10:31:40.684694 DEBUG BF_PORT port_mgr_port_remove:106:0:160:0(direction)
2023-04-25 10:31:40.684726 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:160:0(direction)
2023-04-25 10:31:40.685263 INFO  BF_TM Remove dev:0 port:160 direction:0
2023-04-25 10:31:40.685459 INFO  BF_TM Remove dev:0 port:160 direction:1
2023-04-25 10:31:40.685498 INFO  BF_TM Delete dev:0 port:160
2023-04-25 10:31:40.685538 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 160 before wait 1 is 0
2023-04-25 10:31:40.685565 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 160 after 0 waits
2023-04-25 10:31:40.685617 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=32 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.685816 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 160 remove.
2023-04-25 10:31:40.686189 DEBUG BF_PORT port_mgr_port_remove:106:0:160:1(direction)
2023-04-25 10:31:40.686223 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:160:1(direction)
2023-04-25 10:31:40.686436 INFO  BF_DVM Dev 0 port 160 removed sts Success (0)
2023-04-25 10:31:40.686474 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a1h
2023-04-25 10:31:40.686509 INFO  BF_DVM Dev 0 port 161 removed sts Object not found (6)
2023-04-25 10:31:40.686544 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a2h
2023-04-25 10:31:40.686567 INFO  BF_DVM Dev 0 port 162 removed sts Object not found (6)
2023-04-25 10:31:40.686595 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a3h
2023-04-25 10:31:40.686617 INFO  BF_DVM Dev 0 port 163 removed sts Object not found (6)
2023-04-25 10:31:40.686648 INFO  BF_TM Set dev:0 port:168 admin_state:0
2023-04-25 10:31:40.686677 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 10:31:40.686719 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 10:31:40.686746 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 10:31:40.686769 DEBUG BF_PORT port_mgr_port_enable:149:0:168:0(enb)
2023-04-25 10:31:40.686792 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:168:0(enb)
2023-04-25 10:31:40.686819 DEBUG BF_PORT PRT :0:168:-: Disable
2023-04-25 10:31:40.686845 DEBUG BF_PORT PRT :0:168:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.686959 DEBUG BF_PORT PRT :0:168:-: Disable MAC Rx
2023-04-25 10:31:40.686995 DEBUG BF_PORT MAC: 0:37:0 :  set rx enable = false
2023-04-25 10:31:40.702882 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 6/0 (168) : DOWN
2023-04-25 10:31:40.702938 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 6/0 (168) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.706410 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 168
2023-04-25 10:31:40.706516 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 10:31:40.706550 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 10:31:40.706599 DEBUG BF_PORT MAC: DIS: 0:37:0 : Disable channel
2023-04-25 10:31:40.706625 DEBUG BF_PORT port_mgr_port_remove:106:0:168:0(direction)
2023-04-25 10:31:40.706638 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:168:0(direction)
2023-04-25 10:31:40.707137 INFO  BF_TM Remove dev:0 port:168 direction:0
2023-04-25 10:31:40.707332 INFO  BF_TM Remove dev:0 port:168 direction:1
2023-04-25 10:31:40.707362 INFO  BF_TM Delete dev:0 port:168
2023-04-25 10:31:40.707400 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 168 before wait 1 is 0
2023-04-25 10:31:40.707427 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 168 after 0 waits
2023-04-25 10:31:40.707476 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=40 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.707668 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 168 remove.
2023-04-25 10:31:40.708007 DEBUG BF_PORT port_mgr_port_remove:106:0:168:1(direction)
2023-04-25 10:31:40.708025 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:168:1(direction)
2023-04-25 10:31:40.708205 INFO  BF_DVM Dev 0 port 168 removed sts Success (0)
2023-04-25 10:31:40.708226 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a9h
2023-04-25 10:31:40.708239 INFO  BF_DVM Dev 0 port 169 removed sts Object not found (6)
2023-04-25 10:31:40.708251 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aah
2023-04-25 10:31:40.708262 INFO  BF_DVM Dev 0 port 170 removed sts Object not found (6)
2023-04-25 10:31:40.708274 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=abh
2023-04-25 10:31:40.708286 INFO  BF_DVM Dev 0 port 171 removed sts Object not found (6)
2023-04-25 10:31:40.708299 INFO  BF_TM Set dev:0 port:176 admin_state:0
2023-04-25 10:31:40.708311 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 10:31:40.708334 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 10:31:40.708354 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 10:31:40.708371 DEBUG BF_PORT port_mgr_port_enable:149:0:176:0(enb)
2023-04-25 10:31:40.708394 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:176:0(enb)
2023-04-25 10:31:40.708411 DEBUG BF_PORT PRT :0:176:-: Disable
2023-04-25 10:31:40.708423 DEBUG BF_PORT PRT :0:176:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.708506 DEBUG BF_PORT PRT :0:176:-: Disable MAC Rx
2023-04-25 10:31:40.708526 DEBUG BF_PORT MAC: 0:35:0 :  set rx enable = false
2023-04-25 10:31:40.723900 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 7/0 (176) : DOWN
2023-04-25 10:31:40.723953 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 7/0 (176) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.727413 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 176
2023-04-25 10:31:40.727474 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 10:31:40.727487 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 10:31:40.727499 DEBUG BF_PORT MAC: DIS: 0:35:0 : Disable channel
2023-04-25 10:31:40.727523 DEBUG BF_PORT port_mgr_port_remove:106:0:176:0(direction)
2023-04-25 10:31:40.727539 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:176:0(direction)
2023-04-25 10:31:40.728062 INFO  BF_TM Remove dev:0 port:176 direction:0
2023-04-25 10:31:40.728236 INFO  BF_TM Remove dev:0 port:176 direction:1
2023-04-25 10:31:40.728255 INFO  BF_TM Delete dev:0 port:176
2023-04-25 10:31:40.728291 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 176 before wait 1 is 0
2023-04-25 10:31:40.728304 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 176 after 0 waits
2023-04-25 10:31:40.728330 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=48 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.728508 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 176 remove.
2023-04-25 10:31:40.728863 DEBUG BF_PORT port_mgr_port_remove:106:0:176:1(direction)
2023-04-25 10:31:40.728879 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:176:1(direction)
2023-04-25 10:31:40.729059 INFO  BF_DVM Dev 0 port 176 removed sts Success (0)
2023-04-25 10:31:40.729081 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b1h
2023-04-25 10:31:40.729093 INFO  BF_DVM Dev 0 port 177 removed sts Object not found (6)
2023-04-25 10:31:40.729105 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b2h
2023-04-25 10:31:40.729116 INFO  BF_DVM Dev 0 port 178 removed sts Object not found (6)
2023-04-25 10:31:40.729127 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b3h
2023-04-25 10:31:40.729138 INFO  BF_DVM Dev 0 port 179 removed sts Object not found (6)
2023-04-25 10:31:40.729151 INFO  BF_TM Set dev:0 port:184 admin_state:0
2023-04-25 10:31:40.729163 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 10:31:40.729186 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 10:31:40.729204 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 10:31:40.729216 DEBUG BF_PORT port_mgr_port_enable:149:0:184:0(enb)
2023-04-25 10:31:40.729229 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:184:0(enb)
2023-04-25 10:31:40.729241 DEBUG BF_PORT PRT :0:184:-: Disable
2023-04-25 10:31:40.729253 DEBUG BF_PORT PRT :0:184:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.729336 DEBUG BF_PORT PRT :0:184:-: Disable MAC Rx
2023-04-25 10:31:40.729357 DEBUG BF_PORT MAC: 0:33:0 :  set rx enable = false
2023-04-25 10:31:40.744747 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 8/0 (184) : DOWN
2023-04-25 10:31:40.744799 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 8/0 (184) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.748406 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 184
2023-04-25 10:31:40.748441 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 10:31:40.748454 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 10:31:40.748466 DEBUG BF_PORT MAC: DIS: 0:33:0 : Disable channel
2023-04-25 10:31:40.748497 DEBUG BF_PORT port_mgr_port_remove:106:0:184:0(direction)
2023-04-25 10:31:40.748511 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:184:0(direction)
2023-04-25 10:31:40.749010 INFO  BF_TM Remove dev:0 port:184 direction:0
2023-04-25 10:31:40.749208 INFO  BF_TM Remove dev:0 port:184 direction:1
2023-04-25 10:31:40.749243 INFO  BF_TM Delete dev:0 port:184
2023-04-25 10:31:40.749279 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 184 before wait 1 is 0
2023-04-25 10:31:40.749306 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 184 after 0 waits
2023-04-25 10:31:40.749354 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=56 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.749545 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 184 remove.
2023-04-25 10:31:40.749881 DEBUG BF_PORT port_mgr_port_remove:106:0:184:1(direction)
2023-04-25 10:31:40.749898 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:184:1(direction)
2023-04-25 10:31:40.750097 INFO  BF_DVM Dev 0 port 184 removed sts Success (0)
2023-04-25 10:31:40.750126 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b9h
2023-04-25 10:31:40.750139 INFO  BF_DVM Dev 0 port 185 removed sts Object not found (6)
2023-04-25 10:31:40.750151 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bah
2023-04-25 10:31:40.750162 INFO  BF_DVM Dev 0 port 186 removed sts Object not found (6)
2023-04-25 10:31:40.750173 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bbh
2023-04-25 10:31:40.750184 INFO  BF_DVM Dev 0 port 187 removed sts Object not found (6)
2023-04-25 10:31:40.750198 INFO  BF_TM Set dev:0 port:60 admin_state:0
2023-04-25 10:31:40.750209 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 60
2023-04-25 10:31:40.750233 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 10:31:40.750251 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 10:31:40.750262 DEBUG BF_PORT port_mgr_port_enable:149:0:60:0(enb)
2023-04-25 10:31:40.750274 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:60:0(enb)
2023-04-25 10:31:40.750289 DEBUG BF_PORT PRT :0: 60:-: Disable
2023-04-25 10:31:40.750307 DEBUG BF_PORT PRT :0: 60:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.750390 DEBUG BF_PORT PRT :0: 60:-: Disable MAC Rx
2023-04-25 10:31:40.750409 DEBUG BF_PORT MAC: 0:31:0 :  set rx enable = false
2023-04-25 10:31:40.767002 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 9/0 (60) : DOWN
2023-04-25 10:31:40.767055 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 9/0 (60) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.770418 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 60
2023-04-25 10:31:40.770453 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 10:31:40.770466 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 10:31:40.770478 DEBUG BF_PORT MAC: DIS: 0:31:0 : Disable channel
2023-04-25 10:31:40.770500 DEBUG BF_PORT port_mgr_port_remove:106:0:60:0(direction)
2023-04-25 10:31:40.770513 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:60:0(direction)
2023-04-25 10:31:40.771013 INFO  BF_TM Remove dev:0 port:60 direction:0
2023-04-25 10:31:40.771206 INFO  BF_TM Remove dev:0 port:60 direction:1
2023-04-25 10:31:40.771236 INFO  BF_TM Delete dev:0 port:60
2023-04-25 10:31:40.771283 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 60 before wait 1 is 0
2023-04-25 10:31:40.771312 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 60 after 0 waits
2023-04-25 10:31:40.771359 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=60 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.771550 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 60 remove.
2023-04-25 10:31:40.771887 DEBUG BF_PORT port_mgr_port_remove:106:0:60:1(direction)
2023-04-25 10:31:40.771904 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:60:1(direction)
2023-04-25 10:31:40.772084 INFO  BF_DVM Dev 0 port 60 removed sts Success (0)
2023-04-25 10:31:40.772105 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3dh
2023-04-25 10:31:40.772117 INFO  BF_DVM Dev 0 port 61 removed sts Object not found (6)
2023-04-25 10:31:40.772129 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3eh
2023-04-25 10:31:40.772141 INFO  BF_DVM Dev 0 port 62 removed sts Object not found (6)
2023-04-25 10:31:40.772153 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3fh
2023-04-25 10:31:40.772163 INFO  BF_DVM Dev 0 port 63 removed sts Object not found (6)
2023-04-25 10:31:40.772176 INFO  BF_TM Set dev:0 port:52 admin_state:0
2023-04-25 10:31:40.772197 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 52
2023-04-25 10:31:40.772220 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 10:31:40.772232 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 10:31:40.772243 DEBUG BF_PORT port_mgr_port_enable:149:0:52:0(enb)
2023-04-25 10:31:40.772255 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:52:0(enb)
2023-04-25 10:31:40.772268 DEBUG BF_PORT PRT :0: 52:-: Disable
2023-04-25 10:31:40.772280 DEBUG BF_PORT PRT :0: 52:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.772362 DEBUG BF_PORT PRT :0: 52:-: Disable MAC Rx
2023-04-25 10:31:40.772381 DEBUG BF_PORT MAC: 0:29:0 :  set rx enable = false
2023-04-25 10:31:40.788947 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 10/0 (52) : DOWN
2023-04-25 10:31:40.789001 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 10/0 (52) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.792412 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 52
2023-04-25 10:31:40.792454 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 10:31:40.792471 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 10:31:40.792486 DEBUG BF_PORT MAC: DIS: 0:29:0 : Disable channel
2023-04-25 10:31:40.792515 DEBUG BF_PORT port_mgr_port_remove:106:0:52:0(direction)
2023-04-25 10:31:40.792531 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:52:0(direction)
2023-04-25 10:31:40.793048 INFO  BF_TM Remove dev:0 port:52 direction:0
2023-04-25 10:31:40.793222 INFO  BF_TM Remove dev:0 port:52 direction:1
2023-04-25 10:31:40.793238 INFO  BF_TM Delete dev:0 port:52
2023-04-25 10:31:40.793259 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 52 before wait 1 is 0
2023-04-25 10:31:40.793272 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 52 after 0 waits
2023-04-25 10:31:40.793297 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=52 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.793479 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 52 remove.
2023-04-25 10:31:40.793833 DEBUG BF_PORT port_mgr_port_remove:106:0:52:1(direction)
2023-04-25 10:31:40.793849 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:52:1(direction)
2023-04-25 10:31:40.794030 INFO  BF_DVM Dev 0 port 52 removed sts Success (0)
2023-04-25 10:31:40.794053 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=35h
2023-04-25 10:31:40.794065 INFO  BF_DVM Dev 0 port 53 removed sts Object not found (6)
2023-04-25 10:31:40.794077 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=36h
2023-04-25 10:31:40.794089 INFO  BF_DVM Dev 0 port 54 removed sts Object not found (6)
2023-04-25 10:31:40.794101 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=37h
2023-04-25 10:31:40.794112 INFO  BF_DVM Dev 0 port 55 removed sts Object not found (6)
2023-04-25 10:31:40.794124 INFO  BF_TM Set dev:0 port:44 admin_state:0
2023-04-25 10:31:40.794136 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 44
2023-04-25 10:31:40.794159 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 10:31:40.794179 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 10:31:40.794190 DEBUG BF_PORT port_mgr_port_enable:149:0:44:0(enb)
2023-04-25 10:31:40.794202 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:44:0(enb)
2023-04-25 10:31:40.794214 DEBUG BF_PORT PRT :0: 44:-: Disable
2023-04-25 10:31:40.794226 DEBUG BF_PORT PRT :0: 44:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.794308 DEBUG BF_PORT PRT :0: 44:-: Disable MAC Rx
2023-04-25 10:31:40.794336 DEBUG BF_PORT MAC: 0:27:0 :  set rx enable = false
2023-04-25 10:31:40.810904 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 11/0 (44) : DOWN
2023-04-25 10:31:40.810961 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 11/0 (44) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.814414 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 44
2023-04-25 10:31:40.814465 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 10:31:40.814485 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 10:31:40.814504 DEBUG BF_PORT MAC: DIS: 0:27:0 : Disable channel
2023-04-25 10:31:40.814538 DEBUG BF_PORT port_mgr_port_remove:106:0:44:0(direction)
2023-04-25 10:31:40.814563 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:44:0(direction)
2023-04-25 10:31:40.815090 INFO  BF_TM Remove dev:0 port:44 direction:0
2023-04-25 10:31:40.815263 INFO  BF_TM Remove dev:0 port:44 direction:1
2023-04-25 10:31:40.815280 INFO  BF_TM Delete dev:0 port:44
2023-04-25 10:31:40.815301 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 44 before wait 1 is 0
2023-04-25 10:31:40.815313 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 44 after 0 waits
2023-04-25 10:31:40.815337 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=44 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.815521 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 44 remove.
2023-04-25 10:31:40.815857 DEBUG BF_PORT port_mgr_port_remove:106:0:44:1(direction)
2023-04-25 10:31:40.815874 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:44:1(direction)
2023-04-25 10:31:40.816054 INFO  BF_DVM Dev 0 port 44 removed sts Success (0)
2023-04-25 10:31:40.816076 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2dh
2023-04-25 10:31:40.816092 INFO  BF_DVM Dev 0 port 45 removed sts Object not found (6)
2023-04-25 10:31:40.816104 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2eh
2023-04-25 10:31:40.816115 INFO  BF_DVM Dev 0 port 46 removed sts Object not found (6)
2023-04-25 10:31:40.816127 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2fh
2023-04-25 10:31:40.816138 INFO  BF_DVM Dev 0 port 47 removed sts Object not found (6)
2023-04-25 10:31:40.816151 INFO  BF_TM Set dev:0 port:36 admin_state:0
2023-04-25 10:31:40.816163 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 36
2023-04-25 10:31:40.816184 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 10:31:40.816203 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 10:31:40.816214 DEBUG BF_PORT port_mgr_port_enable:149:0:36:0(enb)
2023-04-25 10:31:40.816226 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:36:0(enb)
2023-04-25 10:31:40.816239 DEBUG BF_PORT PRT :0: 36:-: Disable
2023-04-25 10:31:40.816251 DEBUG BF_PORT PRT :0: 36:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.816332 DEBUG BF_PORT PRT :0: 36:-: Disable MAC Rx
2023-04-25 10:31:40.816352 DEBUG BF_PORT MAC: 0:25:0 :  set rx enable = false
2023-04-25 10:31:40.832914 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 12/0 (36) : DOWN
2023-04-25 10:31:40.832972 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 12/0 (36) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.836414 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 36
2023-04-25 10:31:40.836462 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 10:31:40.836481 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 10:31:40.836510 DEBUG BF_PORT MAC: DIS: 0:25:0 : Disable channel
2023-04-25 10:31:40.836550 DEBUG BF_PORT port_mgr_port_remove:106:0:36:0(direction)
2023-04-25 10:31:40.836564 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:36:0(direction)
2023-04-25 10:31:40.837058 INFO  BF_TM Remove dev:0 port:36 direction:0
2023-04-25 10:31:40.837231 INFO  BF_TM Remove dev:0 port:36 direction:1
2023-04-25 10:31:40.837248 INFO  BF_TM Delete dev:0 port:36
2023-04-25 10:31:40.837269 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 36 before wait 1 is 0
2023-04-25 10:31:40.837281 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 36 after 0 waits
2023-04-25 10:31:40.837305 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=36 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.837478 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 36 remove.
2023-04-25 10:31:40.837814 DEBUG BF_PORT port_mgr_port_remove:106:0:36:1(direction)
2023-04-25 10:31:40.837831 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:36:1(direction)
2023-04-25 10:31:40.838010 INFO  BF_DVM Dev 0 port 36 removed sts Success (0)
2023-04-25 10:31:40.838030 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=25h
2023-04-25 10:31:40.838042 INFO  BF_DVM Dev 0 port 37 removed sts Object not found (6)
2023-04-25 10:31:40.838053 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=26h
2023-04-25 10:31:40.838064 INFO  BF_DVM Dev 0 port 38 removed sts Object not found (6)
2023-04-25 10:31:40.838075 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=27h
2023-04-25 10:31:40.838087 INFO  BF_DVM Dev 0 port 39 removed sts Object not found (6)
2023-04-25 10:31:40.838100 INFO  BF_TM Set dev:0 port:28 admin_state:0
2023-04-25 10:31:40.838113 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2023-04-25 10:31:40.838142 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 10:31:40.838158 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 10:31:40.838169 DEBUG BF_PORT port_mgr_port_enable:149:0:28:0(enb)
2023-04-25 10:31:40.838181 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:28:0(enb)
2023-04-25 10:31:40.838193 DEBUG BF_PORT PRT :0: 28:-: Disable
2023-04-25 10:31:40.838205 DEBUG BF_PORT PRT :0: 28:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.838287 DEBUG BF_PORT PRT :0: 28:-: Disable MAC Rx
2023-04-25 10:31:40.838306 DEBUG BF_PORT MAC: 0:23:0 :  set rx enable = false
2023-04-25 10:31:40.854884 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 13/0 (28) : DOWN
2023-04-25 10:31:40.854948 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 13/0 (28) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.858356 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 28
2023-04-25 10:31:40.858391 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 10:31:40.858405 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 10:31:40.858416 DEBUG BF_PORT MAC: DIS: 0:23:0 : Disable channel
2023-04-25 10:31:40.858439 DEBUG BF_PORT port_mgr_port_remove:106:0:28:0(direction)
2023-04-25 10:31:40.858451 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:28:0(direction)
2023-04-25 10:31:40.858944 INFO  BF_TM Remove dev:0 port:28 direction:0
2023-04-25 10:31:40.859120 INFO  BF_TM Remove dev:0 port:28 direction:1
2023-04-25 10:31:40.859137 INFO  BF_TM Delete dev:0 port:28
2023-04-25 10:31:40.859158 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 28 before wait 1 is 0
2023-04-25 10:31:40.859171 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 28 after 0 waits
2023-04-25 10:31:40.859204 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=28 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.859381 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 28 remove.
2023-04-25 10:31:40.859717 DEBUG BF_PORT port_mgr_port_remove:106:0:28:1(direction)
2023-04-25 10:31:40.859734 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:28:1(direction)
2023-04-25 10:31:40.859913 INFO  BF_DVM Dev 0 port 28 removed sts Success (0)
2023-04-25 10:31:40.859932 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1dh
2023-04-25 10:31:40.859944 INFO  BF_DVM Dev 0 port 29 removed sts Object not found (6)
2023-04-25 10:31:40.859956 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1eh
2023-04-25 10:31:40.859967 INFO  BF_DVM Dev 0 port 30 removed sts Object not found (6)
2023-04-25 10:31:40.859979 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1fh
2023-04-25 10:31:40.859990 INFO  BF_DVM Dev 0 port 31 removed sts Object not found (6)
2023-04-25 10:31:40.860003 INFO  BF_TM Set dev:0 port:20 admin_state:0
2023-04-25 10:31:40.860014 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2023-04-25 10:31:40.860035 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 10:31:40.860048 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 10:31:40.860059 DEBUG BF_PORT port_mgr_port_enable:149:0:20:0(enb)
2023-04-25 10:31:40.860071 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:20:0(enb)
2023-04-25 10:31:40.860083 DEBUG BF_PORT PRT :0: 20:-: Disable
2023-04-25 10:31:40.860095 DEBUG BF_PORT PRT :0: 20:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.860176 DEBUG BF_PORT PRT :0: 20:-: Disable MAC Rx
2023-04-25 10:31:40.860196 DEBUG BF_PORT MAC: 0:21:0 :  set rx enable = false
2023-04-25 10:31:40.876811 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 14/0 (20) : DOWN
2023-04-25 10:31:40.876889 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 14/0 (20) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.880401 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 20
2023-04-25 10:31:40.880463 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 10:31:40.880477 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 10:31:40.880490 DEBUG BF_PORT MAC: DIS: 0:21:0 : Disable channel
2023-04-25 10:31:40.880513 DEBUG BF_PORT port_mgr_port_remove:106:0:20:0(direction)
2023-04-25 10:31:40.880526 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:20:0(direction)
2023-04-25 10:31:40.881033 INFO  BF_TM Remove dev:0 port:20 direction:0
2023-04-25 10:31:40.881208 INFO  BF_TM Remove dev:0 port:20 direction:1
2023-04-25 10:31:40.881226 INFO  BF_TM Delete dev:0 port:20
2023-04-25 10:31:40.881249 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 20 before wait 1 is 0
2023-04-25 10:31:40.881261 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 20 after 0 waits
2023-04-25 10:31:40.881286 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=20 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.881460 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 20 remove.
2023-04-25 10:31:40.881801 DEBUG BF_PORT port_mgr_port_remove:106:0:20:1(direction)
2023-04-25 10:31:40.881821 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:20:1(direction)
2023-04-25 10:31:40.882003 INFO  BF_DVM Dev 0 port 20 removed sts Success (0)
2023-04-25 10:31:40.882022 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=15h
2023-04-25 10:31:40.882035 INFO  BF_DVM Dev 0 port 21 removed sts Object not found (6)
2023-04-25 10:31:40.882046 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=16h
2023-04-25 10:31:40.882068 INFO  BF_DVM Dev 0 port 22 removed sts Object not found (6)
2023-04-25 10:31:40.882080 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=17h
2023-04-25 10:31:40.882090 INFO  BF_DVM Dev 0 port 23 removed sts Object not found (6)
2023-04-25 10:31:40.882104 INFO  BF_TM Set dev:0 port:12 admin_state:0
2023-04-25 10:31:40.882116 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 12
2023-04-25 10:31:40.882139 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 10:31:40.882151 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 10:31:40.882162 DEBUG BF_PORT port_mgr_port_enable:149:0:12:0(enb)
2023-04-25 10:31:40.882177 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:12:0(enb)
2023-04-25 10:31:40.882195 DEBUG BF_PORT PRT :0: 12:-: Disable
2023-04-25 10:31:40.882208 DEBUG BF_PORT PRT :0: 12:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.882292 DEBUG BF_PORT PRT :0: 12:-: Disable MAC Rx
2023-04-25 10:31:40.882311 DEBUG BF_PORT MAC: 0:19:0 :  set rx enable = false
2023-04-25 10:31:40.898874 DEBUG BF_PORT MAC: DIS: 0:19:0 : Disable channel
2023-04-25 10:31:40.898906 DEBUG BF_PORT port_mgr_port_remove:106:0:12:0(direction)
2023-04-25 10:31:40.898919 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:0(direction)
2023-04-25 10:31:40.899409 INFO  BF_TM Remove dev:0 port:12 direction:0
2023-04-25 10:31:40.899581 INFO  BF_TM Remove dev:0 port:12 direction:1
2023-04-25 10:31:40.899597 INFO  BF_TM Delete dev:0 port:12
2023-04-25 10:31:40.899621 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 12 before wait 1 is 0
2023-04-25 10:31:40.899634 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 12 after 0 waits
2023-04-25 10:31:40.899657 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.899833 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 12 remove.
2023-04-25 10:31:40.900170 DEBUG BF_PORT port_mgr_port_remove:106:0:12:1(direction)
2023-04-25 10:31:40.900189 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:12:1(direction)
2023-04-25 10:31:40.900373 INFO  BF_DVM Dev 0 port 12 removed sts Success (0)
2023-04-25 10:31:40.900429 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=dh
2023-04-25 10:31:40.900458 INFO  BF_DVM Dev 0 port 13 removed sts Object not found (6)
2023-04-25 10:31:40.900493 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=eh
2023-04-25 10:31:40.900516 INFO  BF_DVM Dev 0 port 14 removed sts Object not found (6)
2023-04-25 10:31:40.900538 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=fh
2023-04-25 10:31:40.900559 INFO  BF_DVM Dev 0 port 15 removed sts Object not found (6)
2023-04-25 10:31:40.900584 INFO  BF_TM Set dev:0 port:4 admin_state:0
2023-04-25 10:31:40.900608 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 4
2023-04-25 10:31:40.900656 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 10:31:40.900684 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 10:31:40.900706 DEBUG BF_PORT port_mgr_port_enable:149:0:4:0(enb)
2023-04-25 10:31:40.900729 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:4:0(enb)
2023-04-25 10:31:40.900753 DEBUG BF_PORT PRT :0:  4:-: Disable
2023-04-25 10:31:40.900776 DEBUG BF_PORT PRT :0:  4:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.900878 DEBUG BF_PORT PRT :0:  4:-: Disable MAC Rx
2023-04-25 10:31:40.900898 DEBUG BF_PORT MAC: 0:17:0 :  set rx enable = false
2023-04-25 10:31:40.917471 DEBUG BF_PORT MAC: DIS: 0:17:0 : Disable channel
2023-04-25 10:31:40.917503 DEBUG BF_PORT port_mgr_port_remove:106:0:4:0(direction)
2023-04-25 10:31:40.917525 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:0(direction)
2023-04-25 10:31:40.918019 INFO  BF_TM Remove dev:0 port:4 direction:0
2023-04-25 10:31:40.918194 INFO  BF_TM Remove dev:0 port:4 direction:1
2023-04-25 10:31:40.918210 INFO  BF_TM Delete dev:0 port:4
2023-04-25 10:31:40.918233 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 4 before wait 1 is 0
2023-04-25 10:31:40.918245 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 4 after 0 waits
2023-04-25 10:31:40.918268 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=0 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.918452 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 4 remove.
2023-04-25 10:31:40.918818 DEBUG BF_PORT port_mgr_port_remove:106:0:4:1(direction)
2023-04-25 10:31:40.918850 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:4:1(direction)
2023-04-25 10:31:40.919048 INFO  BF_DVM Dev 0 port 4 removed sts Success (0)
2023-04-25 10:31:40.919067 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=5h
2023-04-25 10:31:40.919079 INFO  BF_DVM Dev 0 port 5 removed sts Object not found (6)
2023-04-25 10:31:40.919092 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=6h
2023-04-25 10:31:40.919109 INFO  BF_DVM Dev 0 port 6 removed sts Object not found (6)
2023-04-25 10:31:40.919122 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=7h
2023-04-25 10:31:40.919133 INFO  BF_DVM Dev 0 port 7 removed sts Object not found (6)
2023-04-25 10:31:40.919144 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=0h
2023-04-25 10:31:40.919155 INFO  BF_DVM Dev 0 port 0 removed sts Object not found (6)
2023-04-25 10:31:40.919167 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1h
2023-04-25 10:31:40.919178 INFO  BF_DVM Dev 0 port 1 removed sts Object not found (6)
2023-04-25 10:31:40.919189 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2h
2023-04-25 10:31:40.919200 INFO  BF_DVM Dev 0 port 2 removed sts Object not found (6)
2023-04-25 10:31:40.919212 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3h
2023-04-25 10:31:40.919223 INFO  BF_DVM Dev 0 port 3 removed sts Object not found (6)
2023-04-25 10:31:40.919234 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8h
2023-04-25 10:31:40.919245 INFO  BF_DVM Dev 0 port 8 removed sts Object not found (6)
2023-04-25 10:31:40.919257 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9h
2023-04-25 10:31:40.919268 INFO  BF_DVM Dev 0 port 9 removed sts Object not found (6)
2023-04-25 10:31:40.919279 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=ah
2023-04-25 10:31:40.919290 INFO  BF_DVM Dev 0 port 10 removed sts Object not found (6)
2023-04-25 10:31:40.919301 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bh
2023-04-25 10:31:40.919312 INFO  BF_DVM Dev 0 port 11 removed sts Object not found (6)
2023-04-25 10:31:40.919324 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=10h
2023-04-25 10:31:40.919335 INFO  BF_DVM Dev 0 port 16 removed sts Object not found (6)
2023-04-25 10:31:40.919346 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=11h
2023-04-25 10:31:40.919357 INFO  BF_DVM Dev 0 port 17 removed sts Object not found (6)
2023-04-25 10:31:40.919368 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=12h
2023-04-25 10:31:40.919380 INFO  BF_DVM Dev 0 port 18 removed sts Object not found (6)
2023-04-25 10:31:40.919404 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=13h
2023-04-25 10:31:40.919415 INFO  BF_DVM Dev 0 port 19 removed sts Object not found (6)
2023-04-25 10:31:40.919427 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=18h
2023-04-25 10:31:40.919438 INFO  BF_DVM Dev 0 port 24 removed sts Object not found (6)
2023-04-25 10:31:40.919449 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=19h
2023-04-25 10:31:40.919464 INFO  BF_DVM Dev 0 port 25 removed sts Object not found (6)
2023-04-25 10:31:40.919480 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1ah
2023-04-25 10:31:40.919491 INFO  BF_DVM Dev 0 port 26 removed sts Object not found (6)
2023-04-25 10:31:40.919503 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=1bh
2023-04-25 10:31:40.919514 INFO  BF_DVM Dev 0 port 27 removed sts Object not found (6)
2023-04-25 10:31:40.919525 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=20h
2023-04-25 10:31:40.919536 INFO  BF_DVM Dev 0 port 32 removed sts Object not found (6)
2023-04-25 10:31:40.919548 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=21h
2023-04-25 10:31:40.919559 INFO  BF_DVM Dev 0 port 33 removed sts Object not found (6)
2023-04-25 10:31:40.919571 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=22h
2023-04-25 10:31:40.919582 INFO  BF_DVM Dev 0 port 34 removed sts Object not found (6)
2023-04-25 10:31:40.919594 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=23h
2023-04-25 10:31:40.919605 INFO  BF_DVM Dev 0 port 35 removed sts Object not found (6)
2023-04-25 10:31:40.919616 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=28h
2023-04-25 10:31:40.919627 INFO  BF_DVM Dev 0 port 40 removed sts Object not found (6)
2023-04-25 10:31:40.919639 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=29h
2023-04-25 10:31:40.919650 INFO  BF_DVM Dev 0 port 41 removed sts Object not found (6)
2023-04-25 10:31:40.919661 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2ah
2023-04-25 10:31:40.919672 INFO  BF_DVM Dev 0 port 42 removed sts Object not found (6)
2023-04-25 10:31:40.919685 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=2bh
2023-04-25 10:31:40.919696 INFO  BF_DVM Dev 0 port 43 removed sts Object not found (6)
2023-04-25 10:31:40.919707 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=30h
2023-04-25 10:31:40.919719 INFO  BF_DVM Dev 0 port 48 removed sts Object not found (6)
2023-04-25 10:31:40.919730 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=31h
2023-04-25 10:31:40.919741 INFO  BF_DVM Dev 0 port 49 removed sts Object not found (6)
2023-04-25 10:31:40.919752 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=32h
2023-04-25 10:31:40.919763 INFO  BF_DVM Dev 0 port 50 removed sts Object not found (6)
2023-04-25 10:31:40.919775 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=33h
2023-04-25 10:31:40.919786 INFO  BF_DVM Dev 0 port 51 removed sts Object not found (6)
2023-04-25 10:31:40.919798 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=38h
2023-04-25 10:31:40.919809 INFO  BF_DVM Dev 0 port 56 removed sts Object not found (6)
2023-04-25 10:31:40.919823 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=39h
2023-04-25 10:31:40.919838 INFO  BF_DVM Dev 0 port 57 removed sts Object not found (6)
2023-04-25 10:31:40.919856 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3ah
2023-04-25 10:31:40.919868 INFO  BF_DVM Dev 0 port 58 removed sts Object not found (6)
2023-04-25 10:31:40.919880 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=3bh
2023-04-25 10:31:40.919891 INFO  BF_DVM Dev 0 port 59 removed sts Object not found (6)
2023-04-25 10:31:40.919903 INFO  BF_TM Set dev:0 port:188 admin_state:0
2023-04-25 10:31:40.919915 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 10:31:40.919940 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 10:31:40.919952 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 10:31:40.919963 DEBUG BF_PORT port_mgr_port_enable:149:0:188:0(enb)
2023-04-25 10:31:40.919975 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:188:0(enb)
2023-04-25 10:31:40.919988 DEBUG BF_PORT PRT :0:188:-: Disable
2023-04-25 10:31:40.920000 DEBUG BF_PORT PRT :0:188:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.920082 DEBUG BF_PORT PRT :0:188:-: Disable MAC Rx
2023-04-25 10:31:40.920102 DEBUG BF_PORT MAC: 0:63:0 :  set rx enable = false
2023-04-25 10:31:40.935452 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 25/0 (188) : DOWN
2023-04-25 10:31:40.935536 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 25/0 (188) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.938369 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 188
2023-04-25 10:31:40.938433 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 10:31:40.938458 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 10:31:40.938481 DEBUG BF_PORT MAC: DIS: 0:63:0 : Disable channel
2023-04-25 10:31:40.938523 DEBUG BF_PORT port_mgr_port_remove:106:0:188:0(direction)
2023-04-25 10:31:40.938551 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:188:0(direction)
2023-04-25 10:31:40.939066 INFO  BF_TM Remove dev:0 port:188 direction:0
2023-04-25 10:31:40.939239 INFO  BF_TM Remove dev:0 port:188 direction:1
2023-04-25 10:31:40.939256 INFO  BF_TM Delete dev:0 port:188
2023-04-25 10:31:40.939277 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 188 before wait 1 is 0
2023-04-25 10:31:40.939289 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 188 after 0 waits
2023-04-25 10:31:40.939320 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=60 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.939497 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 188 remove.
2023-04-25 10:31:40.939836 DEBUG BF_PORT port_mgr_port_remove:106:0:188:1(direction)
2023-04-25 10:31:40.939853 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:188:1(direction)
2023-04-25 10:31:40.940034 INFO  BF_DVM Dev 0 port 188 removed sts Success (0)
2023-04-25 10:31:40.940055 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bdh
2023-04-25 10:31:40.940067 INFO  BF_DVM Dev 0 port 189 removed sts Object not found (6)
2023-04-25 10:31:40.940079 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=beh
2023-04-25 10:31:40.940090 INFO  BF_DVM Dev 0 port 190 removed sts Object not found (6)
2023-04-25 10:31:40.940102 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=bfh
2023-04-25 10:31:40.940113 INFO  BF_DVM Dev 0 port 191 removed sts Object not found (6)
2023-04-25 10:31:40.940126 INFO  BF_TM Set dev:0 port:180 admin_state:0
2023-04-25 10:31:40.940138 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 10:31:40.940159 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 10:31:40.940183 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 10:31:40.940195 DEBUG BF_PORT port_mgr_port_enable:149:0:180:0(enb)
2023-04-25 10:31:40.944043 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:180:0(enb)
2023-04-25 10:31:40.944100 DEBUG BF_PORT PRT :0:180:-: Disable
2023-04-25 10:31:40.944136 DEBUG BF_PORT PRT :0:180:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.944250 DEBUG BF_PORT PRT :0:180:-: Disable MAC Rx
2023-04-25 10:31:40.944287 DEBUG BF_PORT MAC: 0:61:0 :  set rx enable = false
2023-04-25 10:31:40.959903 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 26/0 (180) : DOWN
2023-04-25 10:31:40.959999 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 26/0 (180) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:40.984403 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 180
2023-04-25 10:31:40.984482 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 10:31:40.984515 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 10:31:40.984550 DEBUG BF_PORT MAC: DIS: 0:61:0 : Disable channel
2023-04-25 10:31:40.984596 DEBUG BF_PORT port_mgr_port_remove:106:0:180:0(direction)
2023-04-25 10:31:40.984626 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:180:0(direction)
2023-04-25 10:31:40.985158 INFO  BF_TM Remove dev:0 port:180 direction:0
2023-04-25 10:31:40.985354 INFO  BF_TM Remove dev:0 port:180 direction:1
2023-04-25 10:31:40.985387 INFO  BF_TM Delete dev:0 port:180
2023-04-25 10:31:40.985427 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 180 before wait 1 is 0
2023-04-25 10:31:40.985456 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 180 after 0 waits
2023-04-25 10:31:40.985504 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=52 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:40.985717 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 180 remove.
2023-04-25 10:31:40.986157 DEBUG BF_PORT port_mgr_port_remove:106:0:180:1(direction)
2023-04-25 10:31:40.986202 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:180:1(direction)
2023-04-25 10:31:40.986417 INFO  BF_DVM Dev 0 port 180 removed sts Success (0)
2023-04-25 10:31:40.986459 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b5h
2023-04-25 10:31:40.986502 INFO  BF_DVM Dev 0 port 181 removed sts Object not found (6)
2023-04-25 10:31:40.986529 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b6h
2023-04-25 10:31:40.986552 INFO  BF_DVM Dev 0 port 182 removed sts Object not found (6)
2023-04-25 10:31:40.986575 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=b7h
2023-04-25 10:31:40.986598 INFO  BF_DVM Dev 0 port 183 removed sts Object not found (6)
2023-04-25 10:31:40.986624 INFO  BF_TM Set dev:0 port:172 admin_state:0
2023-04-25 10:31:40.986650 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 10:31:40.986714 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 10:31:40.986745 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 10:31:40.986770 DEBUG BF_PORT port_mgr_port_enable:149:0:172:0(enb)
2023-04-25 10:31:40.986796 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:172:0(enb)
2023-04-25 10:31:40.986827 DEBUG BF_PORT PRT :0:172:-: Disable
2023-04-25 10:31:40.986873 DEBUG BF_PORT PRT :0:172:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:40.986979 DEBUG BF_PORT PRT :0:172:-: Disable MAC Rx
2023-04-25 10:31:40.987015 DEBUG BF_PORT MAC: 0:59:0 :  set rx enable = false
2023-04-25 10:31:41.003001 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 27/0 (172) : DOWN
2023-04-25 10:31:41.003125 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 27/0 (172) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:41.006387 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 172
2023-04-25 10:31:41.006466 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 10:31:41.006499 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 10:31:41.006524 DEBUG BF_PORT MAC: DIS: 0:59:0 : Disable channel
2023-04-25 10:31:41.006568 DEBUG BF_PORT port_mgr_port_remove:106:0:172:0(direction)
2023-04-25 10:31:41.006596 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:172:0(direction)
2023-04-25 10:31:41.007109 INFO  BF_TM Remove dev:0 port:172 direction:0
2023-04-25 10:31:41.007286 INFO  BF_TM Remove dev:0 port:172 direction:1
2023-04-25 10:31:41.007305 INFO  BF_TM Delete dev:0 port:172
2023-04-25 10:31:41.007328 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 172 before wait 1 is 0
2023-04-25 10:31:41.007341 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 172 after 0 waits
2023-04-25 10:31:41.007367 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=44 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:41.007544 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 172 remove.
2023-04-25 10:31:41.007884 DEBUG BF_PORT port_mgr_port_remove:106:0:172:1(direction)
2023-04-25 10:31:41.007901 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:172:1(direction)
2023-04-25 10:31:41.008083 INFO  BF_DVM Dev 0 port 172 removed sts Success (0)
2023-04-25 10:31:41.008104 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=adh
2023-04-25 10:31:41.008116 INFO  BF_DVM Dev 0 port 173 removed sts Object not found (6)
2023-04-25 10:31:41.008128 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=aeh
2023-04-25 10:31:41.008140 INFO  BF_DVM Dev 0 port 174 removed sts Object not found (6)
2023-04-25 10:31:41.008151 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=afh
2023-04-25 10:31:41.008163 INFO  BF_DVM Dev 0 port 175 removed sts Object not found (6)
2023-04-25 10:31:41.008176 INFO  BF_TM Set dev:0 port:164 admin_state:0
2023-04-25 10:31:41.008188 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 10:31:41.008210 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 10:31:41.008223 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 10:31:41.008240 DEBUG BF_PORT port_mgr_port_enable:149:0:164:0(enb)
2023-04-25 10:31:41.008255 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:164:0(enb)
2023-04-25 10:31:41.008267 DEBUG BF_PORT PRT :0:164:-: Disable
2023-04-25 10:31:41.008279 DEBUG BF_PORT PRT :0:164:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:41.008363 DEBUG BF_PORT PRT :0:164:-: Disable MAC Rx
2023-04-25 10:31:41.008383 DEBUG BF_PORT MAC: 0:57:0 :  set rx enable = false
2023-04-25 10:31:41.023784 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 28/0 (164) : DOWN
2023-04-25 10:31:41.023875 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 28/0 (164) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:41.027369 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 164
2023-04-25 10:31:41.027430 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 10:31:41.027455 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 10:31:41.027490 DEBUG BF_PORT MAC: DIS: 0:57:0 : Disable channel
2023-04-25 10:31:41.027514 DEBUG BF_PORT port_mgr_port_remove:106:0:164:0(direction)
2023-04-25 10:31:41.027539 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:164:0(direction)
2023-04-25 10:31:41.028077 INFO  BF_TM Remove dev:0 port:164 direction:0
2023-04-25 10:31:41.028299 INFO  BF_TM Remove dev:0 port:164 direction:1
2023-04-25 10:31:41.028338 INFO  BF_TM Delete dev:0 port:164
2023-04-25 10:31:41.028379 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 164 before wait 1 is 0
2023-04-25 10:31:41.028441 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 164 after 0 waits
2023-04-25 10:31:41.028493 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=36 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:41.028685 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 164 remove.
2023-04-25 10:31:41.029024 DEBUG BF_PORT port_mgr_port_remove:106:0:164:1(direction)
2023-04-25 10:31:41.029043 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:164:1(direction)
2023-04-25 10:31:41.029225 INFO  BF_DVM Dev 0 port 164 removed sts Success (0)
2023-04-25 10:31:41.029246 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a5h
2023-04-25 10:31:41.029259 INFO  BF_DVM Dev 0 port 165 removed sts Object not found (6)
2023-04-25 10:31:41.029271 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a6h
2023-04-25 10:31:41.029282 INFO  BF_DVM Dev 0 port 166 removed sts Object not found (6)
2023-04-25 10:31:41.029294 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=a7h
2023-04-25 10:31:41.029306 INFO  BF_DVM Dev 0 port 167 removed sts Object not found (6)
2023-04-25 10:31:41.029319 INFO  BF_TM Set dev:0 port:148 admin_state:0
2023-04-25 10:31:41.029331 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 10:31:41.029355 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 10:31:41.029374 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 10:31:41.029386 DEBUG BF_PORT port_mgr_port_enable:149:0:148:0(enb)
2023-04-25 10:31:41.029398 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:148:0(enb)
2023-04-25 10:31:41.029411 DEBUG BF_PORT PRT :0:148:-: Disable
2023-04-25 10:31:41.029423 DEBUG BF_PORT PRT :0:148:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:41.029505 DEBUG BF_PORT PRT :0:148:-: Disable MAC Rx
2023-04-25 10:31:41.029526 DEBUG BF_PORT MAC: 0:53:0 :  set rx enable = false
2023-04-25 10:31:41.044923 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 29/0 (148) : DOWN
2023-04-25 10:31:41.045015 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 29/0 (148) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:41.048367 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 148
2023-04-25 10:31:41.048442 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 10:31:41.048474 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 10:31:41.048497 DEBUG BF_PORT MAC: DIS: 0:53:0 : Disable channel
2023-04-25 10:31:41.048540 DEBUG BF_PORT port_mgr_port_remove:106:0:148:0(direction)
2023-04-25 10:31:41.048568 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:148:0(direction)
2023-04-25 10:31:41.049106 INFO  BF_TM Remove dev:0 port:148 direction:0
2023-04-25 10:31:41.049279 INFO  BF_TM Remove dev:0 port:148 direction:1
2023-04-25 10:31:41.049297 INFO  BF_TM Delete dev:0 port:148
2023-04-25 10:31:41.049322 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 148 before wait 1 is 0
2023-04-25 10:31:41.049339 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 148 after 0 waits
2023-04-25 10:31:41.049364 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=20 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:41.049549 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 148 remove.
2023-04-25 10:31:41.049886 DEBUG BF_PORT port_mgr_port_remove:106:0:148:1(direction)
2023-04-25 10:31:41.049905 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:148:1(direction)
2023-04-25 10:31:41.050085 INFO  BF_DVM Dev 0 port 148 removed sts Success (0)
2023-04-25 10:31:41.050106 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=95h
2023-04-25 10:31:41.050119 INFO  BF_DVM Dev 0 port 149 removed sts Object not found (6)
2023-04-25 10:31:41.050131 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=96h
2023-04-25 10:31:41.050142 INFO  BF_DVM Dev 0 port 150 removed sts Object not found (6)
2023-04-25 10:31:41.050154 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=97h
2023-04-25 10:31:41.050165 INFO  BF_DVM Dev 0 port 151 removed sts Object not found (6)
2023-04-25 10:31:41.050178 INFO  BF_TM Set dev:0 port:156 admin_state:0
2023-04-25 10:31:41.050190 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 10:31:41.050212 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 10:31:41.050224 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 10:31:41.050236 DEBUG BF_PORT port_mgr_port_enable:149:0:156:0(enb)
2023-04-25 10:31:41.050247 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:156:0(enb)
2023-04-25 10:31:41.050260 DEBUG BF_PORT PRT :0:156:-: Disable
2023-04-25 10:31:41.050272 DEBUG BF_PORT PRT :0:156:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:41.050354 DEBUG BF_PORT PRT :0:156:-: Disable MAC Rx
2023-04-25 10:31:41.050378 DEBUG BF_PORT MAC: 0:55:0 :  set rx enable = false
2023-04-25 10:31:41.065731 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 30/0 (156) : DOWN
2023-04-25 10:31:41.065825 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 30/0 (156) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:41.069386 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 156
2023-04-25 10:31:41.069447 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 10:31:41.069476 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 10:31:41.069508 DEBUG BF_PORT MAC: DIS: 0:55:0 : Disable channel
2023-04-25 10:31:41.069551 DEBUG BF_PORT port_mgr_port_remove:106:0:156:0(direction)
2023-04-25 10:31:41.069579 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:156:0(direction)
2023-04-25 10:31:41.070112 INFO  BF_TM Remove dev:0 port:156 direction:0
2023-04-25 10:31:41.070284 INFO  BF_TM Remove dev:0 port:156 direction:1
2023-04-25 10:31:41.070301 INFO  BF_TM Delete dev:0 port:156
2023-04-25 10:31:41.070322 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 156 before wait 1 is 0
2023-04-25 10:31:41.070335 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 156 after 0 waits
2023-04-25 10:31:41.070359 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=28 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:41.070535 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 156 remove.
2023-04-25 10:31:41.070896 DEBUG BF_PORT port_mgr_port_remove:106:0:156:1(direction)
2023-04-25 10:31:41.070934 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:156:1(direction)
2023-04-25 10:31:41.071143 INFO  BF_DVM Dev 0 port 156 removed sts Success (0)
2023-04-25 10:31:41.071178 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9dh
2023-04-25 10:31:41.071201 INFO  BF_DVM Dev 0 port 157 removed sts Object not found (6)
2023-04-25 10:31:41.071235 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9eh
2023-04-25 10:31:41.071256 INFO  BF_DVM Dev 0 port 158 removed sts Object not found (6)
2023-04-25 10:31:41.071268 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=9fh
2023-04-25 10:31:41.071279 INFO  BF_DVM Dev 0 port 159 removed sts Object not found (6)
2023-04-25 10:31:41.071295 INFO  BF_TM Set dev:0 port:132 admin_state:0
2023-04-25 10:31:41.071310 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 10:31:41.071332 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 10:31:41.071347 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 10:31:41.071358 DEBUG BF_PORT port_mgr_port_enable:149:0:132:0(enb)
2023-04-25 10:31:41.071371 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:132:0(enb)
2023-04-25 10:31:41.071383 DEBUG BF_PORT PRT :0:132:-: Disable
2023-04-25 10:31:41.071395 DEBUG BF_PORT PRT :0:132:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:41.071476 DEBUG BF_PORT PRT :0:132:-: Disable MAC Rx
2023-04-25 10:31:41.071495 DEBUG BF_PORT MAC: 0:49:0 :  set rx enable = false
2023-04-25 10:31:41.086847 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 31/0 (132) : DOWN
2023-04-25 10:31:41.086942 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 31/0 (132) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:41.090379 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 132
2023-04-25 10:31:41.090430 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 10:31:41.090443 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 10:31:41.090454 DEBUG BF_PORT MAC: DIS: 0:49:0 : Disable channel
2023-04-25 10:31:41.090477 DEBUG BF_PORT port_mgr_port_remove:106:0:132:0(direction)
2023-04-25 10:31:41.090490 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:132:0(direction)
2023-04-25 10:31:41.090983 INFO  BF_TM Remove dev:0 port:132 direction:0
2023-04-25 10:31:41.091157 INFO  BF_TM Remove dev:0 port:132 direction:1
2023-04-25 10:31:41.091174 INFO  BF_TM Delete dev:0 port:132
2023-04-25 10:31:41.091195 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 132 before wait 1 is 0
2023-04-25 10:31:41.091207 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 132 after 0 waits
2023-04-25 10:31:41.091231 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=4 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:41.091407 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 132 remove.
2023-04-25 10:31:41.091743 DEBUG BF_PORT port_mgr_port_remove:106:0:132:1(direction)
2023-04-25 10:31:41.091760 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:132:1(direction)
2023-04-25 10:31:41.091956 INFO  BF_DVM Dev 0 port 132 removed sts Success (0)
2023-04-25 10:31:41.091975 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=85h
2023-04-25 10:31:41.091988 INFO  BF_DVM Dev 0 port 133 removed sts Object not found (6)
2023-04-25 10:31:41.091999 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=86h
2023-04-25 10:31:41.092010 INFO  BF_DVM Dev 0 port 134 removed sts Object not found (6)
2023-04-25 10:31:41.092022 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=87h
2023-04-25 10:31:41.092033 INFO  BF_DVM Dev 0 port 135 removed sts Object not found (6)
2023-04-25 10:31:41.092046 INFO  BF_TM Set dev:0 port:140 admin_state:0
2023-04-25 10:31:41.092058 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 10:31:41.092079 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 10:31:41.092091 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 10:31:41.092111 DEBUG BF_PORT port_mgr_port_enable:149:0:140:0(enb)
2023-04-25 10:31:41.092123 DEBUG BF_PORT port_mgr_tof1_port_enable:1330:0:140:0(enb)
2023-04-25 10:31:41.092135 DEBUG BF_PORT PRT :0:140:-: Disable
2023-04-25 10:31:41.092150 DEBUG BF_PORT PRT :0:140:-: MACs serdesmux.sig_ok=LOW
2023-04-25 10:31:41.092238 DEBUG BF_PORT PRT :0:140:-: Disable MAC Rx
2023-04-25 10:31:41.092257 DEBUG BF_PORT MAC: 0:51:0 :  set rx enable = false
2023-04-25 10:31:41.107637 DEBUG BF_PM pm_port_link_status_chg_cb:4556 PM: Dev 0 : front port 32/0 (140) : DOWN
2023-04-25 10:31:41.107733 DEBUG BF_PM bf_pm_port_log_pcs_counters:4405 PCS: Dev : 0 : front port : 32/0 (140) : pcs-sts=0 blk-lk=0 blk-lk-all=0 hi-ber=0 : algn-lk-all=0 algn-lk=0
2023-04-25 10:31:41.110384 INFO  BF_TM Disabling QAC rx during port-disable for dev 0, dev_port 140
2023-04-25 10:31:41.110453 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 10:31:41.110480 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 10:31:41.110507 DEBUG BF_PORT MAC: DIS: 0:51:0 : Disable channel
2023-04-25 10:31:41.110555 DEBUG BF_PORT port_mgr_port_remove:106:0:140:0(direction)
2023-04-25 10:31:41.110570 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:140:0(direction)
2023-04-25 10:31:41.111062 INFO  BF_TM Remove dev:0 port:140 direction:0
2023-04-25 10:31:41.111235 INFO  BF_TM Remove dev:0 port:140 direction:1
2023-04-25 10:31:41.111251 INFO  BF_TM Delete dev:0 port:140
2023-04-25 10:31:41.111273 INFO  BF_TM TM buffers egress usage count after disabling qac_rx for dev 0, dev_port 140 before wait 1 is 0
2023-04-25 10:31:41.111285 INFO  BF_TM TM buffers got drained after disabling qac_rx for dev 0, dev_port 140 after 0 waits
2023-04-25 10:31:41.111309 DEBUG BF_TM bf_tm_sch_set_port_sched:1520 dev=0 l_pipe=1 uport=12 speed=0(0 on add) set 2 channels to speed=64, rc=0
2023-04-25 10:31:41.111487 INFO  BF_MC mc_mgr_rmv_port: Dev 0, Port 140 remove.
2023-04-25 10:31:41.111843 DEBUG BF_PORT port_mgr_port_remove:106:0:140:1(direction)
2023-04-25 10:31:41.111884 DEBUG BF_PORT port_mgr_tof1_port_remove:1201:0:140:1(direction)
2023-04-25 10:31:41.112088 INFO  BF_DVM Dev 0 port 140 removed sts Success (0)
2023-04-25 10:31:41.112122 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8dh
2023-04-25 10:31:41.112155 INFO  BF_DVM Dev 0 port 141 removed sts Object not found (6)
2023-04-25 10:31:41.112167 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8eh
2023-04-25 10:31:41.112178 INFO  BF_DVM Dev 0 port 142 removed sts Object not found (6)
2023-04-25 10:31:41.112189 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=8fh
2023-04-25 10:31:41.112200 INFO  BF_DVM Dev 0 port 143 removed sts Object not found (6)
2023-04-25 10:31:41.112212 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=40h
2023-04-25 10:31:41.112224 INFO  BF_DVM Dev 0 port 64 removed sts Object not found (6)
2023-04-25 10:31:41.112243 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=41h
2023-04-25 10:31:41.112254 INFO  BF_DVM Dev 0 port 65 removed sts Object not found (6)
2023-04-25 10:31:41.112266 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=42h
2023-04-25 10:31:41.112277 INFO  BF_DVM Dev 0 port 66 removed sts Object not found (6)
2023-04-25 10:31:41.112288 WARN  BF_PM pm_port_rmv:884 bf_port_is_oper_state_callback_pending : Error 3h : dev_id=0 : dev_port=43h
2023-04-25 10:31:41.112299 INFO  BF_DVM Dev 0 port 67 removed sts Object not found (6)
2023-04-25 10:31:41.112521 DEBUG BF_TM TM: tm_stop_cached_counters_timer:767 counter TIMER_STOP running dev 0 timer state 3
2023-04-25 10:31:41.112553 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb4b000
2023-04-25 10:31:41.112576 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb4c000
2023-04-25 10:31:41.112590 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb4d000
2023-04-25 10:31:41.112607 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb4e000
2023-04-25 10:31:41.112618 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb4f000
2023-04-25 10:31:41.112629 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb50000
2023-04-25 10:31:41.112640 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb51000
2023-04-25 10:31:41.112651 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb52000
2023-04-25 10:31:41.112662 INFO  BF_TM Dev 0/0 TMDMA buffers freed due to write list cleanup 0x7fb45bb54000
2023-04-25 10:31:41.113263 INFO  BF_MC mc_mgr_rmv_device: Device 0 remove.
2023-04-25 10:31:41.114725 DEBUG BF_PORT port_mgr_dev_remove:99:0
2023-04-25 10:31:41.114761 DEBUG BF_PORT port_mgr_tof1_dev_remove:194:0
