Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  1 03:29:55 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   277 |
| Unused register locations in slices containing registers |   480 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           13 |
|      4 |           13 |
|      6 |           10 |
|      8 |           31 |
|     10 |           12 |
|     12 |            7 |
|     14 |           11 |
|    16+ |          180 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8132 |          968 |
| No           | No                    | Yes                    |             314 |           58 |
| No           | Yes                   | No                     |            2740 |          370 |
| Yes          | No                    | No                     |            2662 |          343 |
| Yes          | No                    | Yes                    |             164 |           18 |
| Yes          | Yes                   | No                     |            4636 |          556 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                                              Enable Signal                                                                                                              |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/KLT_2200_0/center[0]                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                   |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                                           |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                1 |              6 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[51]            |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                  |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                              |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                              |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[51]            |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                             | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                        |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                    |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                               |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                               |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                               |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/i[4]_i_2_n_0                                                                                                                                                                                       | design_1_i/centroid_0/inst/divx/inst/i[4]_i_1_n_0                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                            |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                               |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/i[4]_i_2_n_0                                                                                                                                                                                       | design_1_i/centroid_0/inst/divy/inst/i[4]_i_1_n_0                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q[13]_i_1__1_n_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                         | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q[13]_i_1__1_n_0 |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                              |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                                                          |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                4 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                                                          |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/lat_cnt[7]_i_2_n_0                                                                                                                                                                                 | design_1_i/centroid_0/inst/divx/inst/lat_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/lat_cnt[7]_i_2_n_0                                                                                                                                                                                 | design_1_i/centroid_0/inst/divy/inst/lat_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                   |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                               |                3 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                   |                3 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                                                                                                                                           |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                          | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                    | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                    | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                1 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                    | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                           |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                          |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                  |                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                           |                5 |             18 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                |                2 |             18 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/inroi/E[0]                                                                                                                                                                                                   | design_1_i/KLT_2200_0/inst/previous_frame_pixel/clear                                                                                                                                                                                                     |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/context_pos/E[0]                                                                                                                                                                                             | design_1_i/KLT_2200_0/inst/context/SR[0]                                                                                                                                                                                                                  |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                3 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/x_pos1                                                                                                                                                                                                       | design_1_i/centroid_0/inst/y_pos                                                                                                                                                                                                                          |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                3 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                             |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                 |                                                                                                                                                                                                                                                           |                4 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.first_q_reg[10]                                                                    |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                        |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                        |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/rgb2ycbcr_0/inst/sync_delay/genblk1[5].puz_i/de_out                                                                                                                                                                          | design_1_i/centroid_0/inst/x_pos[10]_i_1_n_0                                                                                                                                                                                                              |                3 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                       |                4 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                        |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.first_q_reg[10]                                                                    |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/context/Q[2]                                                                                                                                                                                                 | design_1_i/KLT_2200_0/inst/context/SS[0]                                                                                                                                                                                                                  |                3 |             22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/context/line2/position0_carry_n_0                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/context/line1/position0_carry_n_0                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                                     | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |                3 |             24 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                           |                7 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                2 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                           |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                      |                                                                                                                                                                                                                                                           |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                                           |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                           |                2 |             28 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                 |                7 |             30 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[51]                            |                2 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]                                           |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[51]                            |                6 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]                                           |                5 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                                                                                                             |               16 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                                    |                7 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                          |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                    |                                                                                                                                                                                                                                                           |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                          |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                          |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                                           |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                           |                2 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                             |                                                                                                                                                                                                                                                           |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                              |                                                                                                                                                                                                                                                           |                5 |             34 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                5 |             34 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                4 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             36 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                3 |             36 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/rgb2ycbcr_0/inst/sync_delay/genblk1[5].puz_i/de_out                                                                                                                                                                          | design_1_i/centroid_0/inst/delay/genblk1[0].puz_i/eof                                                                                                                                                                                                     |                5 |             40 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                               |                5 |             42 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/context/Q[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                6 |             46 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                           |                3 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                6 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                           |                3 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                    |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                4 |             50 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                4 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                         |                                                                                                                                                                                                                                                           |                9 |             56 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                   |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             56 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_ctrl/first_q[5]                                                          |                7 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                    |                5 |             62 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_est_prescale_balance/mux_ab[4][0]                                                                                       |                6 |             62 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_est_prescale_balance/mux_ab[4][0]                                                                                       |                5 |             62 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_ctrl/first_q[5]                                                          |                9 |             62 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/rv_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/qv                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               14 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/qv                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               13 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/rv_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                               | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                                                                                             |               21 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/wysw_0/inst/y_pos[0]_i_2_n_0                                                                                                                                                                                                 | design_1_i/wysw_0/inst/y_pos                                                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/rgb2ycbcr_0/inst/sync_delay/genblk1[5].puz_i/de_out                                                                                                                                                                          | design_1_i/wysw_0/inst/x_pos[0]_i_1_n_0                                                                                                                                                                                                                   |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                      |               12 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             66 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             66 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                 |                                                                                                                                                                                                                                                           |                7 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                               |               10 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               21 |             76 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               12 |             76 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_ctrl/first_q[6]                                                          |               18 |             88 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_ctrl/first_q[6]                                                          |               12 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                           |                7 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             90 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             96 |
| ~design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               14 |            100 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                         |               11 |            102 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                         |                7 |            102 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/dividend_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               11 |            104 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/dividend_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |               13 |            122 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q_reg[15]_0                                                 |               14 |            126 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               25 |            126 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q_reg[15]_0                                                 |               15 |            126 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/m10                                                                                                                                                                                                          | design_1_i/centroid_0/inst/delay/genblk1[0].puz_i/eof                                                                                                                                                                                                     |               16 |            128 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/inroi/d_ready_delay/genblk1[0].puz_i/y0                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               18 |            168 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |            206 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               35 |            220 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/kltboy/synch_comp/genblk1[0].puz_i/E[0]                                                                                                                                                                      | design_1_i/KLT_2200_0/inst/kltboy/synch_comp/genblk1[0].puz_i/SCLR                                                                                                                                                                                        |               34 |            234 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/kltboy/synch_comp/genblk1[0].puz_i/E[0]                                                                                                                                                                      | design_1_i/KLT_2200_0/center[0]                                                                                                                                                                                                                           |               35 |            260 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               41 |            292 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                                                     |               44 |            344 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         | design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                                                     |               37 |            344 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/kltboy/synch_comp/genblk1[0].puz_i/CE                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               59 |            390 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/KLT_2200_0/inst/kltboy/synch_comp/genblk1[0].puz_i/CE                                                                                                                                                                        | design_1_i/KLT_2200_0/center[0]                                                                                                                                                                                                                           |              234 |           2244 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |              934 |           8576 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


