# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \src "dut.sv:2.1-7.10"
attribute \cells_not_processed 1
module \dff
  attribute \src "dut.sv:2.12-2.15"
  wire input 1 \clk
  attribute \src "dut.sv:2.17-2.18"
  wire input 2 \d
  attribute \src "dut.sv:2.20-2.21"
  wire output 3 \q
  attribute \always_ff 1
  attribute \src "dut.sv:5.1-6.9"
  process $proc$dut.sv:5$1
    sync posedge \clk
      update \q \d
  end
end
attribute \src "dut.sv:9.1-18.10"
attribute \cells_not_processed 1
module \dffa
  wire $0\q
  attribute \src "dut.sv:9.18-9.22"
  wire input 2 \arst
  attribute \src "dut.sv:9.13-9.16"
  wire input 1 \clk
  attribute \src "dut.sv:9.24-9.25"
  wire input 3 \d
  attribute \src "dut.sv:9.27-9.28"
  wire output 4 \q
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:12.1-17.4"
  process $proc$dut.sv:12$1
    assign $0\q \q
    attribute \src "dut.sv:11.9-15.12"
    switch \arst
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\q 1'1
      attribute \src "dut.sv:13.13-13.17"
      case 
        assign $0\q \d
    end
    sync posedge \clk
      update \q $0\q
    sync posedge \arst
      update \q $0\q
  end
end
attribute \src "dut.sv:20.1-29.10"
attribute \cells_not_processed 1
module \dffa1
  wire $0\q
  wire $auto$rtlil.cc:2959:Not$2
  attribute \src "dut.sv:20.19-20.23"
  wire input 2 \arst
  attribute \src "dut.sv:20.14-20.17"
  wire input 1 \clk
  attribute \src "dut.sv:20.25-20.26"
  wire input 3 \d
  attribute \src "dut.sv:20.28-20.29"
  wire output 4 \q
  cell $not $auto$expression.cpp:481:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst
    connect \Y $auto$rtlil.cc:2959:Not$2
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:23.1-28.4"
  process $proc$dut.sv:23$1
    assign $0\q \q
    attribute \src "dut.sv:11.9-15.12"
    switch $auto$rtlil.cc:2959:Not$2
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\q 1'0
      attribute \src "dut.sv:13.13-13.17"
      case 
        assign $0\q \d
    end
    sync posedge \clk
      update \q $0\q
    sync negedge \arst
      update \q $0\q
  end
end
attribute \src "dut.sv:31.1-40.10"
attribute \cells_not_processed 1
module \dffa2
  wire $0\q
  attribute \src "dut.sv:35.6-35.11"
  wire $logic_not$dut.sv:35.6-35.11$1_Y
  attribute \src "dut.sv:31.19-31.23"
  wire input 2 \arst
  attribute \src "dut.sv:31.14-31.17"
  wire input 1 \clk
  attribute \src "dut.sv:31.25-31.26"
  wire input 3 \d
  attribute \src "dut.sv:31.28-31.29"
  wire output 4 \q
  attribute \src "dut.sv:35.6-35.11"
  cell $logic_not $logic_not$dut.sv:35.6-35.11$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst
    connect \Y $logic_not$dut.sv:35.6-35.11$1_Y
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:34.1-39.4"
  process $proc$dut.sv:34$1
    assign $0\q \q
    attribute \src "dut.sv:11.9-15.12"
    switch $logic_not$dut.sv:35.6-35.11$1_Y
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\q 1'0
      attribute \src "dut.sv:13.13-13.17"
      case 
        assign $0\q \d
    end
    sync posedge \clk
      update \q $0\q
    sync negedge \arst
      update \q $0\q
  end
end
attribute \src "dut.sv:42.1-51.10"
attribute \cells_not_processed 1
module \dffa3
  wire $0\q
  wire $auto$rtlil.cc:2959:Not$4
  attribute \src "dut.sv:46.8-46.13"
  wire $logic_not$dut.sv:46.8-46.13$2_Y
  attribute \src "dut.sv:42.19-42.23"
  wire input 2 \arst
  attribute \src "dut.sv:42.14-42.17"
  wire input 1 \clk
  attribute \src "dut.sv:42.25-42.26"
  wire input 3 \d
  attribute \src "dut.sv:42.28-42.29"
  wire output 4 \q
  cell $not $auto$expression.cpp:481:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$dut.sv:46.8-46.13$2_Y
    connect \Y $auto$rtlil.cc:2959:Not$4
  end
  attribute \src "dut.sv:46.8-46.13"
  cell $logic_not $logic_not$dut.sv:46.8-46.13$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst
    connect \Y $logic_not$dut.sv:46.8-46.13$2_Y
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:45.1-50.4"
  process $proc$dut.sv:45$1
    assign $0\q \q
    attribute \src "dut.sv:11.9-15.12"
    switch $auto$rtlil.cc:2959:Not$4
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\q \d
      attribute \src "dut.sv:13.13-13.17"
      case 
        assign $0\q 1'1
    end
    sync posedge \clk
      update \q $0\q
    sync negedge \arst
      update \q $0\q
  end
end
attribute \src "dut.sv:53.1-66.10"
attribute \cells_not_processed 1
module \dffa4
  wire $0\q[0:0]
  attribute \src "dut.sv:61.11-61.17"
  wire $logic_not$dut.sv:61.11-61.17$3_Y
  attribute \src "dut.sv:53.19-53.24"
  wire input 2 \arst1
  attribute \src "dut.sv:53.26-53.31"
  wire input 3 \arst2
  attribute \src "dut.sv:53.33-53.38"
  wire input 4 \arst3
  attribute \src "dut.sv:53.14-53.17"
  wire input 1 \clk
  attribute \src "dut.sv:53.40-53.41"
  wire input 5 \d
  attribute \src "dut.sv:53.43-53.44"
  wire output 6 \q
  attribute \src "dut.sv:61.11-61.17"
  cell $logic_not $logic_not$dut.sv:61.11-61.17$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst3
    connect \Y $logic_not$dut.sv:61.11-61.17$3_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:56.1-65.4"
  process $proc$dut.sv:56$1
    assign $0\q[0:0] \q
    attribute \src "dut.sv:32.9-36.12"
    switch \arst1
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:34.13-34.17"
      case 
        attribute \src "dut.sv:59.7-64.10"
        switch \arst2
          attribute \src "dut.sv:59.7-64.10"
          case 1'1
            assign $0\q[0:0] 1'0
          attribute \src "dut.sv:59.7-64.10"
          case 
            attribute \src "dut.sv:61.7-64.10"
            switch $logic_not$dut.sv:61.11-61.17$3_Y
              attribute \src "dut.sv:61.7-64.10"
              case 1'1
                assign $0\q[0:0] 1'0
              attribute \src "dut.sv:61.7-64.10"
              case 
                assign $0\q[0:0] \d
            end
        end
    end
    sync posedge \arst2
      update \q $0\q[0:0]
  end
end
attribute \src "dut.sv:72.1-81.10"
attribute \cells_not_processed 1
module \dffsr1
  wire $0\q
  wire $auto$rtlil.cc:3008:Xor$6
  attribute \src "dut.sv:72.20-72.24"
  wire input 2 \arst
  attribute \src "dut.sv:72.15-72.18"
  wire input 1 \clk
  attribute \src "dut.sv:72.26-72.27"
  wire input 3 \d
  attribute \src "dut.sv:72.29-72.30"
  wire output 4 \q
  cell $xor $auto$expression.cpp:477:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d
    connect \B \d
    connect \Y $auto$rtlil.cc:3008:Xor$6
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:75.1-80.4"
  process $proc$dut.sv:75$1
    assign $0\q \q
    attribute \src "dut.sv:11.9-15.12"
    switch \arst
      attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\q $auto$rtlil.cc:3008:Xor$6
      attribute \src "dut.sv:13.13-13.17"
      case 
        assign $0\q \d
    end
    sync posedge \clk
      update \q $0\q
    sync posedge \arst
      update \q $0\q
  end
end
attribute \src "dut.sv:83.1-89.10"
attribute \cells_not_processed 1
module \dffsr2
  wire $auto$rtlil.cc:3026:LogicAnd$10
  wire $auto$rtlil.cc:3026:LogicAnd$8
  attribute \src "dut.sv:88.32-88.38"
  wire $logic_not$dut.sv:88.32-88.38$4_Y
  attribute \src "dut.sv:88.40-88.47"
  wire $logic_not$dut.sv:88.40-88.47$5_Y
  attribute \src "dut.sv:83.28-83.33"
  wire input 3 \clear
  attribute \src "dut.sv:83.15-83.18"
  wire input 1 \clk
  attribute \src "dut.sv:83.35-83.36"
  wire input 4 \d
  attribute \src "dut.sv:83.20-83.26"
  wire input 2 \preset
  attribute \src "dut.sv:83.38-83.39"
  wire output 5 \q
  cell $logic_and $auto$expression.cpp:461:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \B $logic_not$dut.sv:88.32-88.38$4_Y
    connect \Y $auto$rtlil.cc:3026:LogicAnd$8
  end
  cell $logic_and $auto$expression.cpp:461:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$dut.sv:88.40-88.47$5_Y
    connect \B \clear
    connect \Y $auto$rtlil.cc:3026:LogicAnd$10
  end
  attribute \src "dut.sv:88.32-88.38"
  cell $logic_not $logic_not$dut.sv:88.32-88.38$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear
    connect \Y $logic_not$dut.sv:88.32-88.38$4_Y
  end
  attribute \src "dut.sv:88.40-88.47"
  cell $logic_not $logic_not$dut.sv:88.40-88.47$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \Y $logic_not$dut.sv:88.40-88.47$5_Y
  end
  cell \dffsr2_sub \uut
    connect \clear $auto$rtlil.cc:3026:LogicAnd$10
    connect \clk \clk
    connect \d \d
    connect \preset $auto$rtlil.cc:3026:LogicAnd$8
    connect \q \q
  end
end
attribute \src "dut.sv:92.1-103.10"
attribute \cells_not_processed 1
module \dffsr2_sub
  wire $0\q[0:0]
  attribute \src "dut.sv:92.32-92.37"
  wire input 3 \clear
  attribute \src "dut.sv:92.19-92.22"
  wire input 1 \clk
  attribute \src "dut.sv:92.39-92.40"
  wire input 4 \d
  attribute \src "dut.sv:92.24-92.30"
  wire input 2 \preset
  attribute \src "dut.sv:92.42-92.43"
  wire output 5 \q
  attribute \always_ff 1
  attribute \src "dut.sv:95.1-102.4"
  process $proc$dut.sv:95$1
    assign $0\q[0:0] \q
    attribute \src "dut.sv:32.9-36.12"
    switch \preset
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\q[0:0] 1'1
      attribute \src "dut.sv:34.13-34.17"
      case 
        attribute \src "dut.sv:98.7-101.10"
        switch \clear
          attribute \src "dut.sv:98.7-101.10"
          case 1'1
            assign $0\q[0:0] 1'0
          attribute \src "dut.sv:98.7-101.10"
          case 
            assign $0\q[0:0] \d
        end
    end
    sync posedge \clk
      update \q $0\q[0:0]
  end
end
