# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Main_Counter.srcs/sources_1/new/Main_Counter.vhd" \
"../../../../Main_Counter.srcs/sim_1/new/tb_main_counter.vhd" \

# Do not sort compile order
nosort
