	component logic_analyzer is
		port (
			acq_data_in    : in std_logic_vector(23 downto 0) := (others => 'X'); -- acq_data_in
			acq_trigger_in : in std_logic_vector(0 downto 0)  := (others => 'X'); -- acq_trigger_in
			acq_clk        : in std_logic                     := 'X';             -- clk
			storage_enable : in std_logic                     := 'X'              -- storage_enable
		);
	end component logic_analyzer;

	u0 : component logic_analyzer
		port map (
			acq_data_in    => CONNECTED_TO_acq_data_in,    --               tap.acq_data_in
			acq_trigger_in => CONNECTED_TO_acq_trigger_in, --                  .acq_trigger_in
			acq_clk        => CONNECTED_TO_acq_clk,        --           acq_clk.clk
			storage_enable => CONNECTED_TO_storage_enable  -- storage_qualifier.storage_enable
		);

