
AMR_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006860  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  080069f8  080069f8  000169f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006be8  08006be8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006be8  08006be8  00016be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bf0  08006bf0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf0  08006bf0  00016bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006bf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  20000010  08006c04  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08006c04  000205a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ebc2  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fd1  00000000  00000000  0002ec41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  00030c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a6b  00000000  00000000  00031950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000025cc  00000000  00000000  000323bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f1d5  00000000  00000000  00034987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008eef7  00000000  00000000  00043b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003c6c  00000000  00000000  000d2a54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000d66c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080069e0 	.word	0x080069e0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	080069e0 	.word	0x080069e0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_uldivmod>:
 8000ad4:	b953      	cbnz	r3, 8000aec <__aeabi_uldivmod+0x18>
 8000ad6:	b94a      	cbnz	r2, 8000aec <__aeabi_uldivmod+0x18>
 8000ad8:	2900      	cmp	r1, #0
 8000ada:	bf08      	it	eq
 8000adc:	2800      	cmpeq	r0, #0
 8000ade:	bf1c      	itt	ne
 8000ae0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae8:	f000 b970 	b.w	8000dcc <__aeabi_idiv0>
 8000aec:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af4:	f000 f806 	bl	8000b04 <__udivmoddi4>
 8000af8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b00:	b004      	add	sp, #16
 8000b02:	4770      	bx	lr

08000b04 <__udivmoddi4>:
 8000b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b08:	9e08      	ldr	r6, [sp, #32]
 8000b0a:	460d      	mov	r5, r1
 8000b0c:	4604      	mov	r4, r0
 8000b0e:	460f      	mov	r7, r1
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d14a      	bne.n	8000baa <__udivmoddi4+0xa6>
 8000b14:	428a      	cmp	r2, r1
 8000b16:	4694      	mov	ip, r2
 8000b18:	d965      	bls.n	8000be6 <__udivmoddi4+0xe2>
 8000b1a:	fab2 f382 	clz	r3, r2
 8000b1e:	b143      	cbz	r3, 8000b32 <__udivmoddi4+0x2e>
 8000b20:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b24:	f1c3 0220 	rsb	r2, r3, #32
 8000b28:	409f      	lsls	r7, r3
 8000b2a:	fa20 f202 	lsr.w	r2, r0, r2
 8000b2e:	4317      	orrs	r7, r2
 8000b30:	409c      	lsls	r4, r3
 8000b32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b36:	fa1f f58c 	uxth.w	r5, ip
 8000b3a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b3e:	0c22      	lsrs	r2, r4, #16
 8000b40:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b44:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b48:	fb01 f005 	mul.w	r0, r1, r5
 8000b4c:	4290      	cmp	r0, r2
 8000b4e:	d90a      	bls.n	8000b66 <__udivmoddi4+0x62>
 8000b50:	eb1c 0202 	adds.w	r2, ip, r2
 8000b54:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b58:	f080 811c 	bcs.w	8000d94 <__udivmoddi4+0x290>
 8000b5c:	4290      	cmp	r0, r2
 8000b5e:	f240 8119 	bls.w	8000d94 <__udivmoddi4+0x290>
 8000b62:	3902      	subs	r1, #2
 8000b64:	4462      	add	r2, ip
 8000b66:	1a12      	subs	r2, r2, r0
 8000b68:	b2a4      	uxth	r4, r4
 8000b6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b72:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b76:	fb00 f505 	mul.w	r5, r0, r5
 8000b7a:	42a5      	cmp	r5, r4
 8000b7c:	d90a      	bls.n	8000b94 <__udivmoddi4+0x90>
 8000b7e:	eb1c 0404 	adds.w	r4, ip, r4
 8000b82:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b86:	f080 8107 	bcs.w	8000d98 <__udivmoddi4+0x294>
 8000b8a:	42a5      	cmp	r5, r4
 8000b8c:	f240 8104 	bls.w	8000d98 <__udivmoddi4+0x294>
 8000b90:	4464      	add	r4, ip
 8000b92:	3802      	subs	r0, #2
 8000b94:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b98:	1b64      	subs	r4, r4, r5
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	b11e      	cbz	r6, 8000ba6 <__udivmoddi4+0xa2>
 8000b9e:	40dc      	lsrs	r4, r3
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000baa:	428b      	cmp	r3, r1
 8000bac:	d908      	bls.n	8000bc0 <__udivmoddi4+0xbc>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	f000 80ed 	beq.w	8000d8e <__udivmoddi4+0x28a>
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	e9c6 0500 	strd	r0, r5, [r6]
 8000bba:	4608      	mov	r0, r1
 8000bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc0:	fab3 f183 	clz	r1, r3
 8000bc4:	2900      	cmp	r1, #0
 8000bc6:	d149      	bne.n	8000c5c <__udivmoddi4+0x158>
 8000bc8:	42ab      	cmp	r3, r5
 8000bca:	d302      	bcc.n	8000bd2 <__udivmoddi4+0xce>
 8000bcc:	4282      	cmp	r2, r0
 8000bce:	f200 80f8 	bhi.w	8000dc2 <__udivmoddi4+0x2be>
 8000bd2:	1a84      	subs	r4, r0, r2
 8000bd4:	eb65 0203 	sbc.w	r2, r5, r3
 8000bd8:	2001      	movs	r0, #1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	2e00      	cmp	r6, #0
 8000bde:	d0e2      	beq.n	8000ba6 <__udivmoddi4+0xa2>
 8000be0:	e9c6 4700 	strd	r4, r7, [r6]
 8000be4:	e7df      	b.n	8000ba6 <__udivmoddi4+0xa2>
 8000be6:	b902      	cbnz	r2, 8000bea <__udivmoddi4+0xe6>
 8000be8:	deff      	udf	#255	; 0xff
 8000bea:	fab2 f382 	clz	r3, r2
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f040 8090 	bne.w	8000d14 <__udivmoddi4+0x210>
 8000bf4:	1a8a      	subs	r2, r1, r2
 8000bf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfa:	fa1f fe8c 	uxth.w	lr, ip
 8000bfe:	2101      	movs	r1, #1
 8000c00:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c04:	fb07 2015 	mls	r0, r7, r5, r2
 8000c08:	0c22      	lsrs	r2, r4, #16
 8000c0a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c0e:	fb0e f005 	mul.w	r0, lr, r5
 8000c12:	4290      	cmp	r0, r2
 8000c14:	d908      	bls.n	8000c28 <__udivmoddi4+0x124>
 8000c16:	eb1c 0202 	adds.w	r2, ip, r2
 8000c1a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x122>
 8000c20:	4290      	cmp	r0, r2
 8000c22:	f200 80cb 	bhi.w	8000dbc <__udivmoddi4+0x2b8>
 8000c26:	4645      	mov	r5, r8
 8000c28:	1a12      	subs	r2, r2, r0
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c30:	fb07 2210 	mls	r2, r7, r0, r2
 8000c34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c38:	fb0e fe00 	mul.w	lr, lr, r0
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x14e>
 8000c40:	eb1c 0404 	adds.w	r4, ip, r4
 8000c44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x14c>
 8000c4a:	45a6      	cmp	lr, r4
 8000c4c:	f200 80bb 	bhi.w	8000dc6 <__udivmoddi4+0x2c2>
 8000c50:	4610      	mov	r0, r2
 8000c52:	eba4 040e 	sub.w	r4, r4, lr
 8000c56:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c5a:	e79f      	b.n	8000b9c <__udivmoddi4+0x98>
 8000c5c:	f1c1 0720 	rsb	r7, r1, #32
 8000c60:	408b      	lsls	r3, r1
 8000c62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c6a:	fa05 f401 	lsl.w	r4, r5, r1
 8000c6e:	fa20 f307 	lsr.w	r3, r0, r7
 8000c72:	40fd      	lsrs	r5, r7
 8000c74:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c78:	4323      	orrs	r3, r4
 8000c7a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c7e:	fa1f fe8c 	uxth.w	lr, ip
 8000c82:	fb09 5518 	mls	r5, r9, r8, r5
 8000c86:	0c1c      	lsrs	r4, r3, #16
 8000c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c8c:	fb08 f50e 	mul.w	r5, r8, lr
 8000c90:	42a5      	cmp	r5, r4
 8000c92:	fa02 f201 	lsl.w	r2, r2, r1
 8000c96:	fa00 f001 	lsl.w	r0, r0, r1
 8000c9a:	d90b      	bls.n	8000cb4 <__udivmoddi4+0x1b0>
 8000c9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ca4:	f080 8088 	bcs.w	8000db8 <__udivmoddi4+0x2b4>
 8000ca8:	42a5      	cmp	r5, r4
 8000caa:	f240 8085 	bls.w	8000db8 <__udivmoddi4+0x2b4>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	4464      	add	r4, ip
 8000cb4:	1b64      	subs	r4, r4, r5
 8000cb6:	b29d      	uxth	r5, r3
 8000cb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cbc:	fb09 4413 	mls	r4, r9, r3, r4
 8000cc0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cc4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1da>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cd4:	d26c      	bcs.n	8000db0 <__udivmoddi4+0x2ac>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	d96a      	bls.n	8000db0 <__udivmoddi4+0x2ac>
 8000cda:	3b02      	subs	r3, #2
 8000cdc:	4464      	add	r4, ip
 8000cde:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ce2:	fba3 9502 	umull	r9, r5, r3, r2
 8000ce6:	eba4 040e 	sub.w	r4, r4, lr
 8000cea:	42ac      	cmp	r4, r5
 8000cec:	46c8      	mov	r8, r9
 8000cee:	46ae      	mov	lr, r5
 8000cf0:	d356      	bcc.n	8000da0 <__udivmoddi4+0x29c>
 8000cf2:	d053      	beq.n	8000d9c <__udivmoddi4+0x298>
 8000cf4:	b156      	cbz	r6, 8000d0c <__udivmoddi4+0x208>
 8000cf6:	ebb0 0208 	subs.w	r2, r0, r8
 8000cfa:	eb64 040e 	sbc.w	r4, r4, lr
 8000cfe:	fa04 f707 	lsl.w	r7, r4, r7
 8000d02:	40ca      	lsrs	r2, r1
 8000d04:	40cc      	lsrs	r4, r1
 8000d06:	4317      	orrs	r7, r2
 8000d08:	e9c6 7400 	strd	r7, r4, [r6]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	2100      	movs	r1, #0
 8000d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d14:	f1c3 0120 	rsb	r1, r3, #32
 8000d18:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d1c:	fa20 f201 	lsr.w	r2, r0, r1
 8000d20:	fa25 f101 	lsr.w	r1, r5, r1
 8000d24:	409d      	lsls	r5, r3
 8000d26:	432a      	orrs	r2, r5
 8000d28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2c:	fa1f fe8c 	uxth.w	lr, ip
 8000d30:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d34:	fb07 1510 	mls	r5, r7, r0, r1
 8000d38:	0c11      	lsrs	r1, r2, #16
 8000d3a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d3e:	fb00 f50e 	mul.w	r5, r0, lr
 8000d42:	428d      	cmp	r5, r1
 8000d44:	fa04 f403 	lsl.w	r4, r4, r3
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x258>
 8000d4a:	eb1c 0101 	adds.w	r1, ip, r1
 8000d4e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d52:	d22f      	bcs.n	8000db4 <__udivmoddi4+0x2b0>
 8000d54:	428d      	cmp	r5, r1
 8000d56:	d92d      	bls.n	8000db4 <__udivmoddi4+0x2b0>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	4461      	add	r1, ip
 8000d5c:	1b49      	subs	r1, r1, r5
 8000d5e:	b292      	uxth	r2, r2
 8000d60:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d64:	fb07 1115 	mls	r1, r7, r5, r1
 8000d68:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d6c:	fb05 f10e 	mul.w	r1, r5, lr
 8000d70:	4291      	cmp	r1, r2
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x282>
 8000d74:	eb1c 0202 	adds.w	r2, ip, r2
 8000d78:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d7c:	d216      	bcs.n	8000dac <__udivmoddi4+0x2a8>
 8000d7e:	4291      	cmp	r1, r2
 8000d80:	d914      	bls.n	8000dac <__udivmoddi4+0x2a8>
 8000d82:	3d02      	subs	r5, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a52      	subs	r2, r2, r1
 8000d88:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d8c:	e738      	b.n	8000c00 <__udivmoddi4+0xfc>
 8000d8e:	4631      	mov	r1, r6
 8000d90:	4630      	mov	r0, r6
 8000d92:	e708      	b.n	8000ba6 <__udivmoddi4+0xa2>
 8000d94:	4639      	mov	r1, r7
 8000d96:	e6e6      	b.n	8000b66 <__udivmoddi4+0x62>
 8000d98:	4610      	mov	r0, r2
 8000d9a:	e6fb      	b.n	8000b94 <__udivmoddi4+0x90>
 8000d9c:	4548      	cmp	r0, r9
 8000d9e:	d2a9      	bcs.n	8000cf4 <__udivmoddi4+0x1f0>
 8000da0:	ebb9 0802 	subs.w	r8, r9, r2
 8000da4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000da8:	3b01      	subs	r3, #1
 8000daa:	e7a3      	b.n	8000cf4 <__udivmoddi4+0x1f0>
 8000dac:	4645      	mov	r5, r8
 8000dae:	e7ea      	b.n	8000d86 <__udivmoddi4+0x282>
 8000db0:	462b      	mov	r3, r5
 8000db2:	e794      	b.n	8000cde <__udivmoddi4+0x1da>
 8000db4:	4640      	mov	r0, r8
 8000db6:	e7d1      	b.n	8000d5c <__udivmoddi4+0x258>
 8000db8:	46d0      	mov	r8, sl
 8000dba:	e77b      	b.n	8000cb4 <__udivmoddi4+0x1b0>
 8000dbc:	3d02      	subs	r5, #2
 8000dbe:	4462      	add	r2, ip
 8000dc0:	e732      	b.n	8000c28 <__udivmoddi4+0x124>
 8000dc2:	4608      	mov	r0, r1
 8000dc4:	e70a      	b.n	8000bdc <__udivmoddi4+0xd8>
 8000dc6:	4464      	add	r4, ip
 8000dc8:	3802      	subs	r0, #2
 8000dca:	e742      	b.n	8000c52 <__udivmoddi4+0x14e>

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <agv_stop>:
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_4);
		}
	}
}

void agv_stop(motor_t motor){
 8000dd0:	b084      	sub	sp, #16
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	f107 0c08 	add.w	ip, r7, #8
 8000dda:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_GPIO_WritePin(motor.EN_PORT_R, motor.EN_PIN_R, GPIO_PIN_RESET);
 8000dde:	6a3b      	ldr	r3, [r7, #32]
 8000de0:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000de2:	2200      	movs	r2, #0
 8000de4:	4618      	mov	r0, r3
 8000de6:	f002 f9bd 	bl	8003164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor.EN_PORT_L, motor.EN_PIN_L, GPIO_PIN_RESET);
 8000dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dec:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8000dee:	2200      	movs	r2, #0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f002 f9b7 	bl	8003164 <HAL_GPIO_WritePin>
}
 8000df6:	bf00      	nop
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dfe:	b004      	add	sp, #16
 8000e00:	4770      	bx	lr

08000e02 <agv_stop_all>:

void agv_stop_all(motor_t motorA, motor_t motorB, motor_t motorC, motor_t motorD){
 8000e02:	b084      	sub	sp, #16
 8000e04:	b5b0      	push	{r4, r5, r7, lr}
 8000e06:	b08c      	sub	sp, #48	; 0x30
 8000e08:	af0c      	add	r7, sp, #48	; 0x30
 8000e0a:	f107 0410 	add.w	r4, r7, #16
 8000e0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	agv_stop(motorA);
 8000e12:	466d      	mov	r5, sp
 8000e14:	f107 0420 	add.w	r4, r7, #32
 8000e18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e20:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e24:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e28:	f107 0310 	add.w	r3, r7, #16
 8000e2c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e2e:	f7ff ffcf 	bl	8000dd0 <agv_stop>
	agv_stop(motorB);
 8000e32:	466d      	mov	r5, sp
 8000e34:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8000e38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e40:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e44:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e48:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e4e:	f7ff ffbf 	bl	8000dd0 <agv_stop>
	agv_stop(motorC);
 8000e52:	466d      	mov	r5, sp
 8000e54:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8000e58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e60:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e64:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e68:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000e6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e6e:	f7ff ffaf 	bl	8000dd0 <agv_stop>
	agv_stop(motorD);
 8000e72:	466d      	mov	r5, sp
 8000e74:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 8000e78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e80:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e84:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e88:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e8e:	f7ff ff9f 	bl	8000dd0 <agv_stop>
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000e9a:	b004      	add	sp, #16
 8000e9c:	4770      	bx	lr

08000e9e <agv_encoder_start>:
	agv_run_motor(motorB,0);
	agv_run_motor(motorC,0);
	agv_run_motor(motorD,0);
}

void agv_encoder_start(encoder_t encoder, TIM_HandleTypeDef* tim,TIM_TypeDef* tim_number){
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	f107 0c08 	add.w	ip, r7, #8
 8000ea8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	encoder.tim = tim;
 8000eac:	6a3b      	ldr	r3, [r7, #32]
 8000eae:	60bb      	str	r3, [r7, #8]
	encoder.tim_number = tim_number;
 8000eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb2:	60fb      	str	r3, [r7, #12]
	HAL_TIM_Encoder_Start_IT(tim, TIM_CHANNEL_ALL);
 8000eb4:	213c      	movs	r1, #60	; 0x3c
 8000eb6:	6a38      	ldr	r0, [r7, #32]
 8000eb8:	f002 ff14 	bl	8003ce4 <HAL_TIM_Encoder_Start_IT>
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ec4:	b004      	add	sp, #16
 8000ec6:	4770      	bx	lr

08000ec8 <agv_kinematic_Sy>:
void agv_forward_kinematic(encoder_t encA, encoder_t encB, encoder_t encC, encoder_t encD, double yaw, kinematic_t kinematic){
	kinematic.Sx = ((-sin(DEG_TO_RAD(45+yaw))*encA.position) + (-sin(DEG_TO_RAD(135+yaw))*encB.position) + (-sin(DEG_TO_RAD(225+yaw))*encC.position) + (-sin(DEG_TO_RAD(315+yaw))*encD.position))*0.5;
	kinematic.Sy = ((cos(DEG_TO_RAD(45+yaw))*encA.position) + (cos(DEG_TO_RAD(135+yaw))*encB.position) + (cos(DEG_TO_RAD(225+yaw))*encC.position) + (cos(DEG_TO_RAD(315+yaw))*encD.position))*0.5;
	kinematic.St = (((2*encA.position)/R_AMR)+((2*encB.position)/R_AMR)+((2*encC.position)/R_AMR)+((2*encD.position)/R_AMR))*0.5;
}
double agv_kinematic_Sy(int pos_A, int pos_B, int pos_C, int pos_D, double yaw){
 8000ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ecc:	b08a      	sub	sp, #40	; 0x28
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	61f8      	str	r0, [r7, #28]
 8000ed2:	61b9      	str	r1, [r7, #24]
 8000ed4:	617a      	str	r2, [r7, #20]
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	ed87 0b02 	vstr	d0, [r7, #8]
	double sy = ((-sin(DEG_TO_RAD(45+yaw))*pos_A) + (-sin(DEG_TO_RAD(135+yaw))*pos_B) + (-sin(DEG_TO_RAD(225+yaw))*pos_C) + (-sin(DEG_TO_RAD(315+yaw))*pos_D))*0.5;
 8000edc:	f04f 0200 	mov.w	r2, #0
 8000ee0:	4b85      	ldr	r3, [pc, #532]	; (80010f8 <agv_kinematic_Sy+0x230>)
 8000ee2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ee6:	f7ff f97d 	bl	80001e4 <__adddf3>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	4610      	mov	r0, r2
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	a379      	add	r3, pc, #484	; (adr r3, 80010d8 <agv_kinematic_Sy+0x210>)
 8000ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef8:	f7ff fb2a 	bl	8000550 <__aeabi_dmul>
 8000efc:	4602      	mov	r2, r0
 8000efe:	460b      	mov	r3, r1
 8000f00:	4610      	mov	r0, r2
 8000f02:	4619      	mov	r1, r3
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	4b7c      	ldr	r3, [pc, #496]	; (80010fc <agv_kinematic_Sy+0x234>)
 8000f0a:	f7ff fc4b 	bl	80007a4 <__aeabi_ddiv>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	460b      	mov	r3, r1
 8000f12:	ec43 2b17 	vmov	d7, r2, r3
 8000f16:	eeb0 0a47 	vmov.f32	s0, s14
 8000f1a:	eef0 0a67 	vmov.f32	s1, s15
 8000f1e:	f004 fd1f 	bl	8005960 <sin>
 8000f22:	ec53 2b10 	vmov	r2, r3, d0
 8000f26:	4614      	mov	r4, r2
 8000f28:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8000f2c:	69f8      	ldr	r0, [r7, #28]
 8000f2e:	f7ff faa5 	bl	800047c <__aeabi_i2d>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4620      	mov	r0, r4
 8000f38:	4629      	mov	r1, r5
 8000f3a:	f7ff fb09 	bl	8000550 <__aeabi_dmul>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	460b      	mov	r3, r1
 8000f42:	4614      	mov	r4, r2
 8000f44:	461d      	mov	r5, r3
 8000f46:	a366      	add	r3, pc, #408	; (adr r3, 80010e0 <agv_kinematic_Sy+0x218>)
 8000f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f50:	f7ff f948 	bl	80001e4 <__adddf3>
 8000f54:	4602      	mov	r2, r0
 8000f56:	460b      	mov	r3, r1
 8000f58:	4610      	mov	r0, r2
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	a35e      	add	r3, pc, #376	; (adr r3, 80010d8 <agv_kinematic_Sy+0x210>)
 8000f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f62:	f7ff faf5 	bl	8000550 <__aeabi_dmul>
 8000f66:	4602      	mov	r2, r0
 8000f68:	460b      	mov	r3, r1
 8000f6a:	4610      	mov	r0, r2
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f04f 0200 	mov.w	r2, #0
 8000f72:	4b62      	ldr	r3, [pc, #392]	; (80010fc <agv_kinematic_Sy+0x234>)
 8000f74:	f7ff fc16 	bl	80007a4 <__aeabi_ddiv>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	ec43 2b17 	vmov	d7, r2, r3
 8000f80:	eeb0 0a47 	vmov.f32	s0, s14
 8000f84:	eef0 0a67 	vmov.f32	s1, s15
 8000f88:	f004 fcea 	bl	8005960 <sin>
 8000f8c:	ec53 2b10 	vmov	r2, r3, d0
 8000f90:	603a      	str	r2, [r7, #0]
 8000f92:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	69b8      	ldr	r0, [r7, #24]
 8000f9a:	f7ff fa6f 	bl	800047c <__aeabi_i2d>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fa6:	f7ff fad3 	bl	8000550 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4620      	mov	r0, r4
 8000fb0:	4629      	mov	r1, r5
 8000fb2:	f7ff f917 	bl	80001e4 <__adddf3>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4614      	mov	r4, r2
 8000fbc:	461d      	mov	r5, r3
 8000fbe:	a34a      	add	r3, pc, #296	; (adr r3, 80010e8 <agv_kinematic_Sy+0x220>)
 8000fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fc8:	f7ff f90c 	bl	80001e4 <__adddf3>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	a340      	add	r3, pc, #256	; (adr r3, 80010d8 <agv_kinematic_Sy+0x210>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	f7ff fab9 	bl	8000550 <__aeabi_dmul>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f04f 0200 	mov.w	r2, #0
 8000fea:	4b44      	ldr	r3, [pc, #272]	; (80010fc <agv_kinematic_Sy+0x234>)
 8000fec:	f7ff fbda 	bl	80007a4 <__aeabi_ddiv>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	ec43 2b17 	vmov	d7, r2, r3
 8000ff8:	eeb0 0a47 	vmov.f32	s0, s14
 8000ffc:	eef0 0a67 	vmov.f32	s1, s15
 8001000:	f004 fcae 	bl	8005960 <sin>
 8001004:	ec53 2b10 	vmov	r2, r3, d0
 8001008:	4692      	mov	sl, r2
 800100a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800100e:	6978      	ldr	r0, [r7, #20]
 8001010:	f7ff fa34 	bl	800047c <__aeabi_i2d>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4650      	mov	r0, sl
 800101a:	4659      	mov	r1, fp
 800101c:	f7ff fa98 	bl	8000550 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4620      	mov	r0, r4
 8001026:	4629      	mov	r1, r5
 8001028:	f7ff f8dc 	bl	80001e4 <__adddf3>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4614      	mov	r4, r2
 8001032:	461d      	mov	r5, r3
 8001034:	a32e      	add	r3, pc, #184	; (adr r3, 80010f0 <agv_kinematic_Sy+0x228>)
 8001036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800103e:	f7ff f8d1 	bl	80001e4 <__adddf3>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4610      	mov	r0, r2
 8001048:	4619      	mov	r1, r3
 800104a:	a323      	add	r3, pc, #140	; (adr r3, 80010d8 <agv_kinematic_Sy+0x210>)
 800104c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001050:	f7ff fa7e 	bl	8000550 <__aeabi_dmul>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4610      	mov	r0, r2
 800105a:	4619      	mov	r1, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	4b26      	ldr	r3, [pc, #152]	; (80010fc <agv_kinematic_Sy+0x234>)
 8001062:	f7ff fb9f 	bl	80007a4 <__aeabi_ddiv>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	ec43 2b17 	vmov	d7, r2, r3
 800106e:	eeb0 0a47 	vmov.f32	s0, s14
 8001072:	eef0 0a67 	vmov.f32	s1, s15
 8001076:	f004 fc73 	bl	8005960 <sin>
 800107a:	ec53 2b10 	vmov	r2, r3, d0
 800107e:	4690      	mov	r8, r2
 8001080:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001084:	6938      	ldr	r0, [r7, #16]
 8001086:	f7ff f9f9 	bl	800047c <__aeabi_i2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4640      	mov	r0, r8
 8001090:	4649      	mov	r1, r9
 8001092:	f7ff fa5d 	bl	8000550 <__aeabi_dmul>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	4620      	mov	r0, r4
 800109c:	4629      	mov	r1, r5
 800109e:	f7ff f8a1 	bl	80001e4 <__adddf3>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4610      	mov	r0, r2
 80010a8:	4619      	mov	r1, r3
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	4b14      	ldr	r3, [pc, #80]	; (8001100 <agv_kinematic_Sy+0x238>)
 80010b0:	f7ff fa4e 	bl	8000550 <__aeabi_dmul>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	e9c7 2308 	strd	r2, r3, [r7, #32]
	return sy;
 80010bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80010c0:	ec43 2b17 	vmov	d7, r2, r3
}
 80010c4:	eeb0 0a47 	vmov.f32	s0, s14
 80010c8:	eef0 0a67 	vmov.f32	s1, s15
 80010cc:	3728      	adds	r7, #40	; 0x28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010d4:	f3af 8000 	nop.w
 80010d8:	54442d18 	.word	0x54442d18
 80010dc:	400921fb 	.word	0x400921fb
 80010e0:	00000000 	.word	0x00000000
 80010e4:	4060e000 	.word	0x4060e000
 80010e8:	00000000 	.word	0x00000000
 80010ec:	406c2000 	.word	0x406c2000
 80010f0:	00000000 	.word	0x00000000
 80010f4:	4073b000 	.word	0x4073b000
 80010f8:	40468000 	.word	0x40468000
 80010fc:	40668000 	.word	0x40668000
 8001100:	3fe00000 	.word	0x3fe00000
 8001104:	00000000 	.word	0x00000000

08001108 <agv_kinematic_Sx>:
double agv_kinematic_Sx(int pos_A, int pos_B, int pos_C, int pos_D, double yaw){
 8001108:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800110c:	b088      	sub	sp, #32
 800110e:	af00      	add	r7, sp, #0
 8001110:	6178      	str	r0, [r7, #20]
 8001112:	6139      	str	r1, [r7, #16]
 8001114:	60fa      	str	r2, [r7, #12]
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	ed87 0b00 	vstr	d0, [r7]
	double sx = ((cos(DEG_TO_RAD(45+yaw))*pos_A) + (cos(DEG_TO_RAD(135+yaw))*pos_B) + (cos(DEG_TO_RAD(225+yaw))*pos_C) + (cos(DEG_TO_RAD(315+yaw))*pos_D))*0.5;
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	4b7f      	ldr	r3, [pc, #508]	; (8001320 <agv_kinematic_Sx+0x218>)
 8001122:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001126:	f7ff f85d 	bl	80001e4 <__adddf3>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	a373      	add	r3, pc, #460	; (adr r3, 8001300 <agv_kinematic_Sx+0x1f8>)
 8001134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001138:	f7ff fa0a 	bl	8000550 <__aeabi_dmul>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b76      	ldr	r3, [pc, #472]	; (8001324 <agv_kinematic_Sx+0x21c>)
 800114a:	f7ff fb2b 	bl	80007a4 <__aeabi_ddiv>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	ec43 2b17 	vmov	d7, r2, r3
 8001156:	eeb0 0a47 	vmov.f32	s0, s14
 800115a:	eef0 0a67 	vmov.f32	s1, s15
 800115e:	f004 fbab 	bl	80058b8 <cos>
 8001162:	ec55 4b10 	vmov	r4, r5, d0
 8001166:	6978      	ldr	r0, [r7, #20]
 8001168:	f7ff f988 	bl	800047c <__aeabi_i2d>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4620      	mov	r0, r4
 8001172:	4629      	mov	r1, r5
 8001174:	f7ff f9ec 	bl	8000550 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4614      	mov	r4, r2
 800117e:	461d      	mov	r5, r3
 8001180:	a361      	add	r3, pc, #388	; (adr r3, 8001308 <agv_kinematic_Sx+0x200>)
 8001182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001186:	e9d7 0100 	ldrd	r0, r1, [r7]
 800118a:	f7ff f82b 	bl	80001e4 <__adddf3>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	4610      	mov	r0, r2
 8001194:	4619      	mov	r1, r3
 8001196:	a35a      	add	r3, pc, #360	; (adr r3, 8001300 <agv_kinematic_Sx+0x1f8>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff f9d8 	bl	8000550 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4610      	mov	r0, r2
 80011a6:	4619      	mov	r1, r3
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	4b5d      	ldr	r3, [pc, #372]	; (8001324 <agv_kinematic_Sx+0x21c>)
 80011ae:	f7ff faf9 	bl	80007a4 <__aeabi_ddiv>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	ec43 2b17 	vmov	d7, r2, r3
 80011ba:	eeb0 0a47 	vmov.f32	s0, s14
 80011be:	eef0 0a67 	vmov.f32	s1, s15
 80011c2:	f004 fb79 	bl	80058b8 <cos>
 80011c6:	ec59 8b10 	vmov	r8, r9, d0
 80011ca:	6938      	ldr	r0, [r7, #16]
 80011cc:	f7ff f956 	bl	800047c <__aeabi_i2d>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4640      	mov	r0, r8
 80011d6:	4649      	mov	r1, r9
 80011d8:	f7ff f9ba 	bl	8000550 <__aeabi_dmul>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4620      	mov	r0, r4
 80011e2:	4629      	mov	r1, r5
 80011e4:	f7fe fffe 	bl	80001e4 <__adddf3>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4614      	mov	r4, r2
 80011ee:	461d      	mov	r5, r3
 80011f0:	a347      	add	r3, pc, #284	; (adr r3, 8001310 <agv_kinematic_Sx+0x208>)
 80011f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011fa:	f7fe fff3 	bl	80001e4 <__adddf3>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	4610      	mov	r0, r2
 8001204:	4619      	mov	r1, r3
 8001206:	a33e      	add	r3, pc, #248	; (adr r3, 8001300 <agv_kinematic_Sx+0x1f8>)
 8001208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120c:	f7ff f9a0 	bl	8000550 <__aeabi_dmul>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4610      	mov	r0, r2
 8001216:	4619      	mov	r1, r3
 8001218:	f04f 0200 	mov.w	r2, #0
 800121c:	4b41      	ldr	r3, [pc, #260]	; (8001324 <agv_kinematic_Sx+0x21c>)
 800121e:	f7ff fac1 	bl	80007a4 <__aeabi_ddiv>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	ec43 2b17 	vmov	d7, r2, r3
 800122a:	eeb0 0a47 	vmov.f32	s0, s14
 800122e:	eef0 0a67 	vmov.f32	s1, s15
 8001232:	f004 fb41 	bl	80058b8 <cos>
 8001236:	ec59 8b10 	vmov	r8, r9, d0
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff f91e 	bl	800047c <__aeabi_i2d>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4640      	mov	r0, r8
 8001246:	4649      	mov	r1, r9
 8001248:	f7ff f982 	bl	8000550 <__aeabi_dmul>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4620      	mov	r0, r4
 8001252:	4629      	mov	r1, r5
 8001254:	f7fe ffc6 	bl	80001e4 <__adddf3>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4614      	mov	r4, r2
 800125e:	461d      	mov	r5, r3
 8001260:	a32d      	add	r3, pc, #180	; (adr r3, 8001318 <agv_kinematic_Sx+0x210>)
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	e9d7 0100 	ldrd	r0, r1, [r7]
 800126a:	f7fe ffbb 	bl	80001e4 <__adddf3>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4610      	mov	r0, r2
 8001274:	4619      	mov	r1, r3
 8001276:	a322      	add	r3, pc, #136	; (adr r3, 8001300 <agv_kinematic_Sx+0x1f8>)
 8001278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127c:	f7ff f968 	bl	8000550 <__aeabi_dmul>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	4610      	mov	r0, r2
 8001286:	4619      	mov	r1, r3
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	4b25      	ldr	r3, [pc, #148]	; (8001324 <agv_kinematic_Sx+0x21c>)
 800128e:	f7ff fa89 	bl	80007a4 <__aeabi_ddiv>
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	ec43 2b17 	vmov	d7, r2, r3
 800129a:	eeb0 0a47 	vmov.f32	s0, s14
 800129e:	eef0 0a67 	vmov.f32	s1, s15
 80012a2:	f004 fb09 	bl	80058b8 <cos>
 80012a6:	ec59 8b10 	vmov	r8, r9, d0
 80012aa:	68b8      	ldr	r0, [r7, #8]
 80012ac:	f7ff f8e6 	bl	800047c <__aeabi_i2d>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4640      	mov	r0, r8
 80012b6:	4649      	mov	r1, r9
 80012b8:	f7ff f94a 	bl	8000550 <__aeabi_dmul>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4620      	mov	r0, r4
 80012c2:	4629      	mov	r1, r5
 80012c4:	f7fe ff8e 	bl	80001e4 <__adddf3>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4610      	mov	r0, r2
 80012ce:	4619      	mov	r1, r3
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	4b14      	ldr	r3, [pc, #80]	; (8001328 <agv_kinematic_Sx+0x220>)
 80012d6:	f7ff f93b 	bl	8000550 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return sx;
 80012e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012e6:	ec43 2b17 	vmov	d7, r2, r3
}
 80012ea:	eeb0 0a47 	vmov.f32	s0, s14
 80012ee:	eef0 0a67 	vmov.f32	s1, s15
 80012f2:	3720      	adds	r7, #32
 80012f4:	46bd      	mov	sp, r7
 80012f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80012fa:	bf00      	nop
 80012fc:	f3af 8000 	nop.w
 8001300:	54442d18 	.word	0x54442d18
 8001304:	400921fb 	.word	0x400921fb
 8001308:	00000000 	.word	0x00000000
 800130c:	4060e000 	.word	0x4060e000
 8001310:	00000000 	.word	0x00000000
 8001314:	406c2000 	.word	0x406c2000
 8001318:	00000000 	.word	0x00000000
 800131c:	4073b000 	.word	0x4073b000
 8001320:	40468000 	.word	0x40468000
 8001324:	40668000 	.word	0x40668000
 8001328:	3fe00000 	.word	0x3fe00000

0800132c <agv_kinematic_St>:
double agv_kinematic_St(int pos_A, int pos_B, int pos_C, int pos_D, double yaw){
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6178      	str	r0, [r7, #20]
 8001334:	6139      	str	r1, [r7, #16]
 8001336:	60fa      	str	r2, [r7, #12]
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	ed87 0b00 	vstr	d0, [r7]
	double st = (((2*pos_A)/R_AMR)+((2*pos_B)/R_AMR)+((2*pos_C)/R_AMR)+((2*pos_D)/R_AMR))*0.5;
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	4a1a      	ldr	r2, [pc, #104]	; (80013ac <agv_kinematic_St+0x80>)
 8001342:	fb82 1203 	smull	r1, r2, r2, r3
 8001346:	10d2      	asrs	r2, r2, #3
 8001348:	17db      	asrs	r3, r3, #31
 800134a:	1ad2      	subs	r2, r2, r3
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	4917      	ldr	r1, [pc, #92]	; (80013ac <agv_kinematic_St+0x80>)
 8001350:	fb81 0103 	smull	r0, r1, r1, r3
 8001354:	10c9      	asrs	r1, r1, #3
 8001356:	17db      	asrs	r3, r3, #31
 8001358:	1acb      	subs	r3, r1, r3
 800135a:	441a      	add	r2, r3
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4913      	ldr	r1, [pc, #76]	; (80013ac <agv_kinematic_St+0x80>)
 8001360:	fb81 0103 	smull	r0, r1, r1, r3
 8001364:	10c9      	asrs	r1, r1, #3
 8001366:	17db      	asrs	r3, r3, #31
 8001368:	1acb      	subs	r3, r1, r3
 800136a:	441a      	add	r2, r3
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	490f      	ldr	r1, [pc, #60]	; (80013ac <agv_kinematic_St+0x80>)
 8001370:	fb81 0103 	smull	r0, r1, r1, r3
 8001374:	10c9      	asrs	r1, r1, #3
 8001376:	17db      	asrs	r3, r3, #31
 8001378:	1acb      	subs	r3, r1, r3
 800137a:	4413      	add	r3, r2
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f87d 	bl	800047c <__aeabi_i2d>
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	4b0a      	ldr	r3, [pc, #40]	; (80013b0 <agv_kinematic_St+0x84>)
 8001388:	f7ff f8e2 	bl	8000550 <__aeabi_dmul>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return st;
 8001394:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001398:	ec43 2b17 	vmov	d7, r2, r3
}
 800139c:	eeb0 0a47 	vmov.f32	s0, s14
 80013a0:	eef0 0a67 	vmov.f32	s1, s15
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	51eb851f 	.word	0x51eb851f
 80013b0:	3fe00000 	.word	0x3fe00000

080013b4 <PIDController_Init>:
 */


#include "PID_Driver.h"

void PIDController_Init(PIDController *pid) {
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]

	/* Clear controller variables */
	pid->integrator = 0.0;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	625a      	str	r2, [r3, #36]	; 0x24
	pid->prevError  = 0.0;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28

	pid->differentiator  = 0.0;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->prevMeasurement = 0.0;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	631a      	str	r2, [r3, #48]	; 0x30

	pid->out = 0.0;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	635a      	str	r2, [r3, #52]	; 0x34

}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <HAL_TIM_IC_CaptureCallback>:
int tdata = 0;
uint8_t is_started = 0;


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance  == TIM1){
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a7a      	ldr	r2, [pc, #488]	; (80015e8 <HAL_TIM_IC_CaptureCallback+0x1f8>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d113      	bne.n	800142a <HAL_TIM_IC_CaptureCallback+0x3a>
		encoder_A.counter  	= __HAL_TIM_GET_COUNTER(htim);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001408:	4a78      	ldr	r2, [pc, #480]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 800140a:	6093      	str	r3, [r2, #8]
		encoder_A.counts 		= (int16_t)encoder_A.counter;
 800140c:	4b77      	ldr	r3, [pc, #476]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	b21a      	sxth	r2, r3
 8001412:	4b76      	ldr	r3, [pc, #472]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8001414:	819a      	strh	r2, [r3, #12]
		encoder_A.position	= encoder_A.counts/4;
 8001416:	4b75      	ldr	r3, [pc, #468]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8001418:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	da00      	bge.n	8001422 <HAL_TIM_IC_CaptureCallback+0x32>
 8001420:	3303      	adds	r3, #3
 8001422:	109b      	asrs	r3, r3, #2
 8001424:	b21a      	sxth	r2, r3
 8001426:	4b71      	ldr	r3, [pc, #452]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8001428:	81da      	strh	r2, [r3, #14]
	}
	if(htim->Instance  == TIM2){
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001432:	d113      	bne.n	800145c <HAL_TIM_IC_CaptureCallback+0x6c>
		encoder_B.counter  	= __HAL_TIM_GET_COUNTER(htim);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143a:	4a6d      	ldr	r2, [pc, #436]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 800143c:	6093      	str	r3, [r2, #8]
		encoder_B.counts 		= (int16_t)encoder_B.counter;
 800143e:	4b6c      	ldr	r3, [pc, #432]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	b21a      	sxth	r2, r3
 8001444:	4b6a      	ldr	r3, [pc, #424]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8001446:	819a      	strh	r2, [r3, #12]
		encoder_B.position	= encoder_B.counts/4;
 8001448:	4b69      	ldr	r3, [pc, #420]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 800144a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800144e:	2b00      	cmp	r3, #0
 8001450:	da00      	bge.n	8001454 <HAL_TIM_IC_CaptureCallback+0x64>
 8001452:	3303      	adds	r3, #3
 8001454:	109b      	asrs	r3, r3, #2
 8001456:	b21a      	sxth	r2, r3
 8001458:	4b65      	ldr	r3, [pc, #404]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 800145a:	81da      	strh	r2, [r3, #14]
	}
	if(htim->Instance  == TIM4){
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a64      	ldr	r2, [pc, #400]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x204>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d113      	bne.n	800148e <HAL_TIM_IC_CaptureCallback+0x9e>
		encoder_C.counter  	= __HAL_TIM_GET_COUNTER(htim);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146c:	4a62      	ldr	r2, [pc, #392]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 800146e:	6093      	str	r3, [r2, #8]
		encoder_C.counts 		= (int16_t)encoder_C.counter;
 8001470:	4b61      	ldr	r3, [pc, #388]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	b21a      	sxth	r2, r3
 8001476:	4b60      	ldr	r3, [pc, #384]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 8001478:	819a      	strh	r2, [r3, #12]
		encoder_C.position	= encoder_C.counts/4;
 800147a:	4b5f      	ldr	r3, [pc, #380]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 800147c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	da00      	bge.n	8001486 <HAL_TIM_IC_CaptureCallback+0x96>
 8001484:	3303      	adds	r3, #3
 8001486:	109b      	asrs	r3, r3, #2
 8001488:	b21a      	sxth	r2, r3
 800148a:	4b5b      	ldr	r3, [pc, #364]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 800148c:	81da      	strh	r2, [r3, #14]
	}
	if(htim->Instance  == TIM5){
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a5a      	ldr	r2, [pc, #360]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x20c>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d113      	bne.n	80014c0 <HAL_TIM_IC_CaptureCallback+0xd0>
		encoder_D.counter  	= __HAL_TIM_GET_COUNTER(htim);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149e:	4a58      	ldr	r2, [pc, #352]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 80014a0:	6093      	str	r3, [r2, #8]
		encoder_D.counts 		= (int16_t)encoder_D.counter;
 80014a2:	4b57      	ldr	r3, [pc, #348]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	4b55      	ldr	r3, [pc, #340]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 80014aa:	819a      	strh	r2, [r3, #12]
		encoder_D.position	= encoder_D.counts/4;
 80014ac:	4b54      	ldr	r3, [pc, #336]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 80014ae:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	da00      	bge.n	80014b8 <HAL_TIM_IC_CaptureCallback+0xc8>
 80014b6:	3303      	adds	r3, #3
 80014b8:	109b      	asrs	r3, r3, #2
 80014ba:	b21a      	sxth	r2, r3
 80014bc:	4b50      	ldr	r3, [pc, #320]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 80014be:	81da      	strh	r2, [r3, #14]
	}
	kinematic.S1 = abs(encoder_A.position);
 80014c0:	4b4a      	ldr	r3, [pc, #296]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 80014c2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	bfb8      	it	lt
 80014ca:	425b      	neglt	r3, r3
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7fe ffd4 	bl	800047c <__aeabi_i2d>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	494a      	ldr	r1, [pc, #296]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 80014da:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	kinematic.S2 = abs(encoder_B.position);
 80014de:	4b44      	ldr	r3, [pc, #272]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 80014e0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	bfb8      	it	lt
 80014e8:	425b      	neglt	r3, r3
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7fe ffc5 	bl	800047c <__aeabi_i2d>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4943      	ldr	r1, [pc, #268]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 80014f8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	kinematic.S3 = abs(encoder_C.position);
 80014fc:	4b3e      	ldr	r3, [pc, #248]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 80014fe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001502:	2b00      	cmp	r3, #0
 8001504:	bfb8      	it	lt
 8001506:	425b      	neglt	r3, r3
 8001508:	b29b      	uxth	r3, r3
 800150a:	4618      	mov	r0, r3
 800150c:	f7fe ffb6 	bl	800047c <__aeabi_i2d>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	493b      	ldr	r1, [pc, #236]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001516:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	kinematic.S4 = abs(encoder_D.position);
 800151a:	4b39      	ldr	r3, [pc, #228]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 800151c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001520:	2b00      	cmp	r3, #0
 8001522:	bfb8      	it	lt
 8001524:	425b      	neglt	r3, r3
 8001526:	b29b      	uxth	r3, r3
 8001528:	4618      	mov	r0, r3
 800152a:	f7fe ffa7 	bl	800047c <__aeabi_i2d>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4934      	ldr	r1, [pc, #208]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001534:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	kinematic.Sx = agv_kinematic_Sx(encoder_A.position,encoder_B.position,encoder_C.position,encoder_D.position, 0);
 8001538:	4b2c      	ldr	r3, [pc, #176]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 800153a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800153e:	4618      	mov	r0, r3
 8001540:	4b2b      	ldr	r3, [pc, #172]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8001542:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001546:	4619      	mov	r1, r3
 8001548:	4b2b      	ldr	r3, [pc, #172]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 800154a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800154e:	461a      	mov	r2, r3
 8001550:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001552:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001556:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80015e0 <HAL_TIM_IC_CaptureCallback+0x1f0>
 800155a:	f7ff fdd5 	bl	8001108 <agv_kinematic_Sx>
 800155e:	eeb0 7a40 	vmov.f32	s14, s0
 8001562:	eef0 7a60 	vmov.f32	s15, s1
 8001566:	4b27      	ldr	r3, [pc, #156]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 8001568:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
	kinematic.Sy = agv_kinematic_Sy(encoder_A.position,encoder_B.position,encoder_C.position,encoder_D.position, 0);
 800156c:	4b1f      	ldr	r3, [pc, #124]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 800156e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001572:	4618      	mov	r0, r3
 8001574:	4b1e      	ldr	r3, [pc, #120]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8001576:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800157a:	4619      	mov	r1, r3
 800157c:	4b1e      	ldr	r3, [pc, #120]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 800157e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001582:	461a      	mov	r2, r3
 8001584:	4b1e      	ldr	r3, [pc, #120]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 8001586:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800158a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80015e0 <HAL_TIM_IC_CaptureCallback+0x1f0>
 800158e:	f7ff fc9b 	bl	8000ec8 <agv_kinematic_Sy>
 8001592:	eeb0 7a40 	vmov.f32	s14, s0
 8001596:	eef0 7a60 	vmov.f32	s15, s1
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 800159c:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
	kinematic.St = agv_kinematic_St(encoder_A.position,encoder_B.position,encoder_C.position,encoder_D.position, 0);
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x1fc>)
 80015a2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015a6:	4618      	mov	r0, r3
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x200>)
 80015aa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x208>)
 80015b2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b11      	ldr	r3, [pc, #68]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x210>)
 80015ba:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015be:	ed9f 0b08 	vldr	d0, [pc, #32]	; 80015e0 <HAL_TIM_IC_CaptureCallback+0x1f0>
 80015c2:	f7ff feb3 	bl	800132c <agv_kinematic_St>
 80015c6:	eeb0 7a40 	vmov.f32	s14, s0
 80015ca:	eef0 7a60 	vmov.f32	s15, s1
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x214>)
 80015d0:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	f3af 8000 	nop.w
	...
 80015e8:	40010000 	.word	0x40010000
 80015ec:	20000538 	.word	0x20000538
 80015f0:	20000550 	.word	0x20000550
 80015f4:	40000800 	.word	0x40000800
 80015f8:	20000568 	.word	0x20000568
 80015fc:	40000c00 	.word	0x40000c00
 8001600:	20000580 	.word	0x20000580
 8001604:	200002d0 	.word	0x200002d0

08001608 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
	if(huart == &huart6){

		// Callback Receive data from STM32 Control
		//rx_ctrl_feedback(&feedback_control);
	}
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800161c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800161e:	b0b9      	sub	sp, #228	; 0xe4
 8001620:	af38      	add	r7, sp, #224	; 0xe0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001622:	f001 fa05 	bl	8002a30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001626:	f000 fa2b 	bl	8001a80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162a:	f000 fdb1 	bl	8002190 <MX_GPIO_Init>
  MX_TIM1_Init();
 800162e:	f000 fa8f 	bl	8001b50 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001632:	f000 fae5 	bl	8001c00 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001636:	f000 fb37 	bl	8001ca8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800163a:	f000 fbcd 	bl	8001dd8 <MX_TIM4_Init>
  MX_TIM5_Init();
 800163e:	f000 fc1f 	bl	8001e80 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001642:	f000 fc71 	bl	8001f28 <MX_TIM9_Init>
  MX_TIM10_Init();
 8001646:	f000 fcdd 	bl	8002004 <MX_TIM10_Init>
  MX_TIM11_Init();
 800164a:	f000 fd29 	bl	80020a0 <MX_TIM11_Init>
  MX_USART6_UART_Init();
 800164e:	f000 fd75 	bl	800213c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  //+++++++++++++++++++++++++++++++++ MOTOR INITIALIZATION +++++++++++++++++++++++++++++//
  // Configuration 'Motor A'
  motor_A.tim_R = &htim3;
 8001652:	4b9b      	ldr	r3, [pc, #620]	; (80018c0 <main+0x2a4>)
 8001654:	4a9b      	ldr	r2, [pc, #620]	; (80018c4 <main+0x2a8>)
 8001656:	601a      	str	r2, [r3, #0]
  motor_A.tim_L = &htim3;
 8001658:	4b99      	ldr	r3, [pc, #612]	; (80018c0 <main+0x2a4>)
 800165a:	4a9a      	ldr	r2, [pc, #616]	; (80018c4 <main+0x2a8>)
 800165c:	605a      	str	r2, [r3, #4]
  motor_A.tim_number_R = TIM3;
 800165e:	4b98      	ldr	r3, [pc, #608]	; (80018c0 <main+0x2a4>)
 8001660:	4a99      	ldr	r2, [pc, #612]	; (80018c8 <main+0x2ac>)
 8001662:	609a      	str	r2, [r3, #8]
  motor_A.tim_number_L = TIM3;
 8001664:	4b96      	ldr	r3, [pc, #600]	; (80018c0 <main+0x2a4>)
 8001666:	4a98      	ldr	r2, [pc, #608]	; (80018c8 <main+0x2ac>)
 8001668:	60da      	str	r2, [r3, #12]
  motor_A.channel_R = 3;
 800166a:	4b95      	ldr	r3, [pc, #596]	; (80018c0 <main+0x2a4>)
 800166c:	2203      	movs	r2, #3
 800166e:	741a      	strb	r2, [r3, #16]
  motor_A.channel_L = 4;
 8001670:	4b93      	ldr	r3, [pc, #588]	; (80018c0 <main+0x2a4>)
 8001672:	2204      	movs	r2, #4
 8001674:	745a      	strb	r2, [r3, #17]
  motor_A.EN_PORT_R = ENR_A_GPIO_Port;
 8001676:	4b92      	ldr	r3, [pc, #584]	; (80018c0 <main+0x2a4>)
 8001678:	4a94      	ldr	r2, [pc, #592]	; (80018cc <main+0x2b0>)
 800167a:	619a      	str	r2, [r3, #24]
  motor_A.EN_PORT_L = ENL_A_GPIO_Port;
 800167c:	4b90      	ldr	r3, [pc, #576]	; (80018c0 <main+0x2a4>)
 800167e:	4a93      	ldr	r2, [pc, #588]	; (80018cc <main+0x2b0>)
 8001680:	61da      	str	r2, [r3, #28]
  motor_A.EN_PIN_R = ENR_A_Pin;
 8001682:	4b8f      	ldr	r3, [pc, #572]	; (80018c0 <main+0x2a4>)
 8001684:	2204      	movs	r2, #4
 8001686:	841a      	strh	r2, [r3, #32]
  motor_A.EN_PIN_L = ENL_A_Pin;
 8001688:	4b8d      	ldr	r3, [pc, #564]	; (80018c0 <main+0x2a4>)
 800168a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800168e:	845a      	strh	r2, [r3, #34]	; 0x22

  // Configuration 'Motor B'
  motor_B.tim_R = &htim3;
 8001690:	4b8f      	ldr	r3, [pc, #572]	; (80018d0 <main+0x2b4>)
 8001692:	4a8c      	ldr	r2, [pc, #560]	; (80018c4 <main+0x2a8>)
 8001694:	601a      	str	r2, [r3, #0]
  motor_B.tim_L = &htim3;
 8001696:	4b8e      	ldr	r3, [pc, #568]	; (80018d0 <main+0x2b4>)
 8001698:	4a8a      	ldr	r2, [pc, #552]	; (80018c4 <main+0x2a8>)
 800169a:	605a      	str	r2, [r3, #4]
  motor_B.tim_number_R = TIM3;
 800169c:	4b8c      	ldr	r3, [pc, #560]	; (80018d0 <main+0x2b4>)
 800169e:	4a8a      	ldr	r2, [pc, #552]	; (80018c8 <main+0x2ac>)
 80016a0:	609a      	str	r2, [r3, #8]
  motor_B.tim_number_L = TIM3;
 80016a2:	4b8b      	ldr	r3, [pc, #556]	; (80018d0 <main+0x2b4>)
 80016a4:	4a88      	ldr	r2, [pc, #544]	; (80018c8 <main+0x2ac>)
 80016a6:	60da      	str	r2, [r3, #12]
  motor_B.channel_R = 1;
 80016a8:	4b89      	ldr	r3, [pc, #548]	; (80018d0 <main+0x2b4>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	741a      	strb	r2, [r3, #16]
  motor_B.channel_L = 2;
 80016ae:	4b88      	ldr	r3, [pc, #544]	; (80018d0 <main+0x2b4>)
 80016b0:	2202      	movs	r2, #2
 80016b2:	745a      	strb	r2, [r3, #17]
  motor_B.EN_PORT_R = ENR_B_GPIO_Port;
 80016b4:	4b86      	ldr	r3, [pc, #536]	; (80018d0 <main+0x2b4>)
 80016b6:	4a85      	ldr	r2, [pc, #532]	; (80018cc <main+0x2b0>)
 80016b8:	619a      	str	r2, [r3, #24]
  motor_B.EN_PORT_L = ENL_B_GPIO_Port;
 80016ba:	4b85      	ldr	r3, [pc, #532]	; (80018d0 <main+0x2b4>)
 80016bc:	4a83      	ldr	r2, [pc, #524]	; (80018cc <main+0x2b0>)
 80016be:	61da      	str	r2, [r3, #28]
  motor_B.EN_PIN_R = ENR_B_Pin;
 80016c0:	4b83      	ldr	r3, [pc, #524]	; (80018d0 <main+0x2b4>)
 80016c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016c6:	841a      	strh	r2, [r3, #32]
  motor_B.EN_PIN_L = ENL_B_Pin;
 80016c8:	4b81      	ldr	r3, [pc, #516]	; (80018d0 <main+0x2b4>)
 80016ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016ce:	845a      	strh	r2, [r3, #34]	; 0x22

  // Configuration 'Motor C
  motor_C.tim_R = &htim9;
 80016d0:	4b80      	ldr	r3, [pc, #512]	; (80018d4 <main+0x2b8>)
 80016d2:	4a81      	ldr	r2, [pc, #516]	; (80018d8 <main+0x2bc>)
 80016d4:	601a      	str	r2, [r3, #0]
  motor_C.tim_L = &htim9;
 80016d6:	4b7f      	ldr	r3, [pc, #508]	; (80018d4 <main+0x2b8>)
 80016d8:	4a7f      	ldr	r2, [pc, #508]	; (80018d8 <main+0x2bc>)
 80016da:	605a      	str	r2, [r3, #4]
  motor_C.tim_number_R = TIM9;
 80016dc:	4b7d      	ldr	r3, [pc, #500]	; (80018d4 <main+0x2b8>)
 80016de:	4a7f      	ldr	r2, [pc, #508]	; (80018dc <main+0x2c0>)
 80016e0:	609a      	str	r2, [r3, #8]
  motor_C.tim_number_L = TIM9;
 80016e2:	4b7c      	ldr	r3, [pc, #496]	; (80018d4 <main+0x2b8>)
 80016e4:	4a7d      	ldr	r2, [pc, #500]	; (80018dc <main+0x2c0>)
 80016e6:	60da      	str	r2, [r3, #12]
  motor_C.channel_R = 1;
 80016e8:	4b7a      	ldr	r3, [pc, #488]	; (80018d4 <main+0x2b8>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	741a      	strb	r2, [r3, #16]
  motor_C.channel_L = 2;
 80016ee:	4b79      	ldr	r3, [pc, #484]	; (80018d4 <main+0x2b8>)
 80016f0:	2202      	movs	r2, #2
 80016f2:	745a      	strb	r2, [r3, #17]
  motor_C.EN_PORT_R = ENR_C_GPIO_Port;
 80016f4:	4b77      	ldr	r3, [pc, #476]	; (80018d4 <main+0x2b8>)
 80016f6:	4a75      	ldr	r2, [pc, #468]	; (80018cc <main+0x2b0>)
 80016f8:	619a      	str	r2, [r3, #24]
  motor_C.EN_PORT_L = ENL_C_GPIO_Port;
 80016fa:	4b76      	ldr	r3, [pc, #472]	; (80018d4 <main+0x2b8>)
 80016fc:	4a73      	ldr	r2, [pc, #460]	; (80018cc <main+0x2b0>)
 80016fe:	61da      	str	r2, [r3, #28]
  motor_C.EN_PIN_R = ENR_C_Pin;
 8001700:	4b74      	ldr	r3, [pc, #464]	; (80018d4 <main+0x2b8>)
 8001702:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001706:	841a      	strh	r2, [r3, #32]
  motor_C.EN_PIN_L = ENL_C_Pin;
 8001708:	4b72      	ldr	r3, [pc, #456]	; (80018d4 <main+0x2b8>)
 800170a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800170e:	845a      	strh	r2, [r3, #34]	; 0x22

  // Configuration 'Motor D'
  motor_D.tim_R = &htim10;
 8001710:	4b73      	ldr	r3, [pc, #460]	; (80018e0 <main+0x2c4>)
 8001712:	4a74      	ldr	r2, [pc, #464]	; (80018e4 <main+0x2c8>)
 8001714:	601a      	str	r2, [r3, #0]
  motor_D.tim_L = &htim11;
 8001716:	4b72      	ldr	r3, [pc, #456]	; (80018e0 <main+0x2c4>)
 8001718:	4a73      	ldr	r2, [pc, #460]	; (80018e8 <main+0x2cc>)
 800171a:	605a      	str	r2, [r3, #4]
  motor_D.tim_number_R = TIM10;
 800171c:	4b70      	ldr	r3, [pc, #448]	; (80018e0 <main+0x2c4>)
 800171e:	4a73      	ldr	r2, [pc, #460]	; (80018ec <main+0x2d0>)
 8001720:	609a      	str	r2, [r3, #8]
  motor_D.tim_number_L = TIM11;
 8001722:	4b6f      	ldr	r3, [pc, #444]	; (80018e0 <main+0x2c4>)
 8001724:	4a72      	ldr	r2, [pc, #456]	; (80018f0 <main+0x2d4>)
 8001726:	60da      	str	r2, [r3, #12]
  motor_D.channel_R = 1;
 8001728:	4b6d      	ldr	r3, [pc, #436]	; (80018e0 <main+0x2c4>)
 800172a:	2201      	movs	r2, #1
 800172c:	741a      	strb	r2, [r3, #16]
  motor_D.channel_L = 1;
 800172e:	4b6c      	ldr	r3, [pc, #432]	; (80018e0 <main+0x2c4>)
 8001730:	2201      	movs	r2, #1
 8001732:	745a      	strb	r2, [r3, #17]
  motor_D.EN_PORT_R = ENR_D_GPIO_Port;
 8001734:	4b6a      	ldr	r3, [pc, #424]	; (80018e0 <main+0x2c4>)
 8001736:	4a6f      	ldr	r2, [pc, #444]	; (80018f4 <main+0x2d8>)
 8001738:	619a      	str	r2, [r3, #24]
  motor_D.EN_PORT_L = ENL_D_GPIO_Port;
 800173a:	4b69      	ldr	r3, [pc, #420]	; (80018e0 <main+0x2c4>)
 800173c:	4a6d      	ldr	r2, [pc, #436]	; (80018f4 <main+0x2d8>)
 800173e:	61da      	str	r2, [r3, #28]
  motor_D.EN_PIN_R = ENR_D_Pin;
 8001740:	4b67      	ldr	r3, [pc, #412]	; (80018e0 <main+0x2c4>)
 8001742:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001746:	841a      	strh	r2, [r3, #32]
  motor_D.EN_PIN_L = ENL_D_Pin;
 8001748:	4b65      	ldr	r3, [pc, #404]	; (80018e0 <main+0x2c4>)
 800174a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800174e:	845a      	strh	r2, [r3, #34]	; 0x22

  //+++++++++++++++++++++++++++++++++ ENCODER INITIALIZATION ++++++++++++++++++++++++++++++//
  agv_encoder_start(encoder_A, &htim1, TIM1);
 8001750:	4b69      	ldr	r3, [pc, #420]	; (80018f8 <main+0x2dc>)
 8001752:	4a6a      	ldr	r2, [pc, #424]	; (80018fc <main+0x2e0>)
 8001754:	9203      	str	r2, [sp, #12]
 8001756:	4a6a      	ldr	r2, [pc, #424]	; (8001900 <main+0x2e4>)
 8001758:	9202      	str	r2, [sp, #8]
 800175a:	466c      	mov	r4, sp
 800175c:	f103 0210 	add.w	r2, r3, #16
 8001760:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001764:	e884 0003 	stmia.w	r4, {r0, r1}
 8001768:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800176a:	f7ff fb98 	bl	8000e9e <agv_encoder_start>
  agv_encoder_start(encoder_B, &htim2, TIM2);
 800176e:	4b65      	ldr	r3, [pc, #404]	; (8001904 <main+0x2e8>)
 8001770:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001774:	9203      	str	r2, [sp, #12]
 8001776:	4a64      	ldr	r2, [pc, #400]	; (8001908 <main+0x2ec>)
 8001778:	9202      	str	r2, [sp, #8]
 800177a:	466c      	mov	r4, sp
 800177c:	f103 0210 	add.w	r2, r3, #16
 8001780:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001784:	e884 0003 	stmia.w	r4, {r0, r1}
 8001788:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800178a:	f7ff fb88 	bl	8000e9e <agv_encoder_start>
  agv_encoder_start(encoder_C, &htim4, TIM4);
 800178e:	4b5f      	ldr	r3, [pc, #380]	; (800190c <main+0x2f0>)
 8001790:	4a5f      	ldr	r2, [pc, #380]	; (8001910 <main+0x2f4>)
 8001792:	9203      	str	r2, [sp, #12]
 8001794:	4a5f      	ldr	r2, [pc, #380]	; (8001914 <main+0x2f8>)
 8001796:	9202      	str	r2, [sp, #8]
 8001798:	466c      	mov	r4, sp
 800179a:	f103 0210 	add.w	r2, r3, #16
 800179e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017a2:	e884 0003 	stmia.w	r4, {r0, r1}
 80017a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017a8:	f7ff fb79 	bl	8000e9e <agv_encoder_start>
  agv_encoder_start(encoder_D, &htim5, TIM5);
 80017ac:	4b5a      	ldr	r3, [pc, #360]	; (8001918 <main+0x2fc>)
 80017ae:	4a5b      	ldr	r2, [pc, #364]	; (800191c <main+0x300>)
 80017b0:	9203      	str	r2, [sp, #12]
 80017b2:	4a5b      	ldr	r2, [pc, #364]	; (8001920 <main+0x304>)
 80017b4:	9202      	str	r2, [sp, #8]
 80017b6:	466c      	mov	r4, sp
 80017b8:	f103 0210 	add.w	r2, r3, #16
 80017bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017c0:	e884 0003 	stmia.w	r4, {r0, r1}
 80017c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017c6:	f7ff fb6a 	bl	8000e9e <agv_encoder_start>

  //+++++++++++++++++++++++++++++++++ ENCODER TO MOTOR ++++++++++++++++++++++++++++++++++++//
  motor_A.ENC = encoder_A;
 80017ca:	4b3d      	ldr	r3, [pc, #244]	; (80018c0 <main+0x2a4>)
 80017cc:	4a4a      	ldr	r2, [pc, #296]	; (80018f8 <main+0x2dc>)
 80017ce:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80017d2:	4615      	mov	r5, r2
 80017d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017d8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80017dc:	e884 0003 	stmia.w	r4, {r0, r1}
  motor_B.ENC = encoder_B;
 80017e0:	4b3b      	ldr	r3, [pc, #236]	; (80018d0 <main+0x2b4>)
 80017e2:	4a48      	ldr	r2, [pc, #288]	; (8001904 <main+0x2e8>)
 80017e4:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80017e8:	4615      	mov	r5, r2
 80017ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ee:	e895 0003 	ldmia.w	r5, {r0, r1}
 80017f2:	e884 0003 	stmia.w	r4, {r0, r1}
  motor_C.ENC = encoder_C;
 80017f6:	4b37      	ldr	r3, [pc, #220]	; (80018d4 <main+0x2b8>)
 80017f8:	4a44      	ldr	r2, [pc, #272]	; (800190c <main+0x2f0>)
 80017fa:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80017fe:	4615      	mov	r5, r2
 8001800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001804:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001808:	e884 0003 	stmia.w	r4, {r0, r1}
  motor_D.ENC = encoder_D;
 800180c:	4b34      	ldr	r3, [pc, #208]	; (80018e0 <main+0x2c4>)
 800180e:	4a42      	ldr	r2, [pc, #264]	; (8001918 <main+0x2fc>)
 8001810:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8001814:	4615      	mov	r5, r2
 8001816:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001818:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800181a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800181e:	e884 0003 	stmia.w	r4, {r0, r1}

  //+++++++++++++++++++++++++++++++++ AKTUATOR INTIALIZATION ++++++++++++++++++++++++++++++//
  aktuator.PORT_IN1 = GPIOB;
 8001822:	4b40      	ldr	r3, [pc, #256]	; (8001924 <main+0x308>)
 8001824:	4a29      	ldr	r2, [pc, #164]	; (80018cc <main+0x2b0>)
 8001826:	601a      	str	r2, [r3, #0]
  aktuator.PIN_IN1 = GPIO_PIN_5;
 8001828:	4b3e      	ldr	r3, [pc, #248]	; (8001924 <main+0x308>)
 800182a:	2220      	movs	r2, #32
 800182c:	821a      	strh	r2, [r3, #16]
  aktuator.PORT_IN2 = GPIOC;
 800182e:	4b3d      	ldr	r3, [pc, #244]	; (8001924 <main+0x308>)
 8001830:	4a3d      	ldr	r2, [pc, #244]	; (8001928 <main+0x30c>)
 8001832:	605a      	str	r2, [r3, #4]
  aktuator.PIN_IN2 = GPIO_PIN_13;
 8001834:	4b3b      	ldr	r3, [pc, #236]	; (8001924 <main+0x308>)
 8001836:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800183a:	825a      	strh	r2, [r3, #18]
  aktuator.PORT_IN3 = GPIOC;
 800183c:	4b39      	ldr	r3, [pc, #228]	; (8001924 <main+0x308>)
 800183e:	4a3a      	ldr	r2, [pc, #232]	; (8001928 <main+0x30c>)
 8001840:	609a      	str	r2, [r3, #8]
  aktuator.PIN_IN3 = GPIO_PIN_14;
 8001842:	4b38      	ldr	r3, [pc, #224]	; (8001924 <main+0x308>)
 8001844:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001848:	829a      	strh	r2, [r3, #20]
  aktuator.PORT_IN4 = GPIOC;
 800184a:	4b36      	ldr	r3, [pc, #216]	; (8001924 <main+0x308>)
 800184c:	4a36      	ldr	r2, [pc, #216]	; (8001928 <main+0x30c>)
 800184e:	60da      	str	r2, [r3, #12]
  aktuator.PIN_IN4 = GPIO_PIN_15 ;
 8001850:	4b34      	ldr	r3, [pc, #208]	; (8001924 <main+0x308>)
 8001852:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001856:	82da      	strh	r2, [r3, #22]
//  komunikasi_init(&huart6);
//  rx_start_get();

  //+++++++++++++++++++++++++++++++++ PID INITIALIZATION ++++++++++++++++++++++++++++++//
    // Y Axis
    pid_vy.Kp = 2.3;			pid_vy.Ki = 1;				pid_vy.Kd = -0.0006;
 8001858:	4b34      	ldr	r3, [pc, #208]	; (800192c <main+0x310>)
 800185a:	4a35      	ldr	r2, [pc, #212]	; (8001930 <main+0x314>)
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	4b33      	ldr	r3, [pc, #204]	; (800192c <main+0x310>)
 8001860:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	4b31      	ldr	r3, [pc, #196]	; (800192c <main+0x310>)
 8001868:	4a32      	ldr	r2, [pc, #200]	; (8001934 <main+0x318>)
 800186a:	609a      	str	r2, [r3, #8]
    pid_vy.limMax = 500; 		pid_vy.limMin = -500; 		pid_vy.limMaxInt = 5; 	pid_vy.limMinInt = -5;
 800186c:	4b2f      	ldr	r3, [pc, #188]	; (800192c <main+0x310>)
 800186e:	4a32      	ldr	r2, [pc, #200]	; (8001938 <main+0x31c>)
 8001870:	615a      	str	r2, [r3, #20]
 8001872:	4b2e      	ldr	r3, [pc, #184]	; (800192c <main+0x310>)
 8001874:	4a31      	ldr	r2, [pc, #196]	; (800193c <main+0x320>)
 8001876:	611a      	str	r2, [r3, #16]
 8001878:	4b2c      	ldr	r3, [pc, #176]	; (800192c <main+0x310>)
 800187a:	4a31      	ldr	r2, [pc, #196]	; (8001940 <main+0x324>)
 800187c:	61da      	str	r2, [r3, #28]
 800187e:	4b2b      	ldr	r3, [pc, #172]	; (800192c <main+0x310>)
 8001880:	4a30      	ldr	r2, [pc, #192]	; (8001944 <main+0x328>)
 8001882:	619a      	str	r2, [r3, #24]
    pid_vy.T_sample = 0.01;
 8001884:	4b29      	ldr	r3, [pc, #164]	; (800192c <main+0x310>)
 8001886:	4a30      	ldr	r2, [pc, #192]	; (8001948 <main+0x32c>)
 8001888:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_vy);
 800188a:	4828      	ldr	r0, [pc, #160]	; (800192c <main+0x310>)
 800188c:	f7ff fd92 	bl	80013b4 <PIDController_Init>

    // X Axis
    pid_vx.Kp = 2.3;			pid_vx.Ki = 1;				pid_vx.Kd = -0.0006;
 8001890:	4b2e      	ldr	r3, [pc, #184]	; (800194c <main+0x330>)
 8001892:	4a27      	ldr	r2, [pc, #156]	; (8001930 <main+0x314>)
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	4b2d      	ldr	r3, [pc, #180]	; (800194c <main+0x330>)
 8001898:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	4b2b      	ldr	r3, [pc, #172]	; (800194c <main+0x330>)
 80018a0:	4a24      	ldr	r2, [pc, #144]	; (8001934 <main+0x318>)
 80018a2:	609a      	str	r2, [r3, #8]
    pid_vx.limMax = 500; 		pid_vx.limMin = -500; 		pid_vx.limMaxInt = 5; 	pid_vx.limMinInt = -5;
 80018a4:	4b29      	ldr	r3, [pc, #164]	; (800194c <main+0x330>)
 80018a6:	4a24      	ldr	r2, [pc, #144]	; (8001938 <main+0x31c>)
 80018a8:	615a      	str	r2, [r3, #20]
 80018aa:	4b28      	ldr	r3, [pc, #160]	; (800194c <main+0x330>)
 80018ac:	4a23      	ldr	r2, [pc, #140]	; (800193c <main+0x320>)
 80018ae:	611a      	str	r2, [r3, #16]
 80018b0:	4b26      	ldr	r3, [pc, #152]	; (800194c <main+0x330>)
 80018b2:	4a23      	ldr	r2, [pc, #140]	; (8001940 <main+0x324>)
 80018b4:	61da      	str	r2, [r3, #28]
 80018b6:	4b25      	ldr	r3, [pc, #148]	; (800194c <main+0x330>)
 80018b8:	4a22      	ldr	r2, [pc, #136]	; (8001944 <main+0x328>)
 80018ba:	619a      	str	r2, [r3, #24]
 80018bc:	e048      	b.n	8001950 <main+0x334>
 80018be:	bf00      	nop
 80018c0:	20000448 	.word	0x20000448
 80018c4:	200000bc 	.word	0x200000bc
 80018c8:	40000400 	.word	0x40000400
 80018cc:	40020400 	.word	0x40020400
 80018d0:	20000484 	.word	0x20000484
 80018d4:	200004c0 	.word	0x200004c0
 80018d8:	20000194 	.word	0x20000194
 80018dc:	40014000 	.word	0x40014000
 80018e0:	200004fc 	.word	0x200004fc
 80018e4:	200001dc 	.word	0x200001dc
 80018e8:	20000224 	.word	0x20000224
 80018ec:	40014400 	.word	0x40014400
 80018f0:	40014800 	.word	0x40014800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	20000538 	.word	0x20000538
 80018fc:	40010000 	.word	0x40010000
 8001900:	2000002c 	.word	0x2000002c
 8001904:	20000550 	.word	0x20000550
 8001908:	20000074 	.word	0x20000074
 800190c:	20000568 	.word	0x20000568
 8001910:	40000800 	.word	0x40000800
 8001914:	20000104 	.word	0x20000104
 8001918:	20000580 	.word	0x20000580
 800191c:	40000c00 	.word	0x40000c00
 8001920:	2000014c 	.word	0x2000014c
 8001924:	200002b4 	.word	0x200002b4
 8001928:	40020800 	.word	0x40020800
 800192c:	20000368 	.word	0x20000368
 8001930:	40133333 	.word	0x40133333
 8001934:	ba1d4952 	.word	0xba1d4952
 8001938:	43fa0000 	.word	0x43fa0000
 800193c:	c3fa0000 	.word	0xc3fa0000
 8001940:	40a00000 	.word	0x40a00000
 8001944:	c0a00000 	.word	0xc0a00000
 8001948:	3c23d70a 	.word	0x3c23d70a
 800194c:	200003a0 	.word	0x200003a0
    pid_vx.T_sample = 0.01;
 8001950:	4b3b      	ldr	r3, [pc, #236]	; (8001a40 <main+0x424>)
 8001952:	4a3c      	ldr	r2, [pc, #240]	; (8001a44 <main+0x428>)
 8001954:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_vx);
 8001956:	483a      	ldr	r0, [pc, #232]	; (8001a40 <main+0x424>)
 8001958:	f7ff fd2c 	bl	80013b4 <PIDController_Init>

    // T Axis
    pid_vt.Kp = 2.3;			pid_vt.Ki = 1;				pid_vt.Kd = -0.0006;
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <main+0x42c>)
 800195e:	4a3b      	ldr	r2, [pc, #236]	; (8001a4c <main+0x430>)
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <main+0x42c>)
 8001964:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	4b37      	ldr	r3, [pc, #220]	; (8001a48 <main+0x42c>)
 800196c:	4a38      	ldr	r2, [pc, #224]	; (8001a50 <main+0x434>)
 800196e:	609a      	str	r2, [r3, #8]
    pid_vt.limMax = 500; 		pid_vt.limMin = -500; 		pid_vt.limMaxInt = 5; 	pid_vt.limMinInt = -5;
 8001970:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <main+0x42c>)
 8001972:	4a38      	ldr	r2, [pc, #224]	; (8001a54 <main+0x438>)
 8001974:	615a      	str	r2, [r3, #20]
 8001976:	4b34      	ldr	r3, [pc, #208]	; (8001a48 <main+0x42c>)
 8001978:	4a37      	ldr	r2, [pc, #220]	; (8001a58 <main+0x43c>)
 800197a:	611a      	str	r2, [r3, #16]
 800197c:	4b32      	ldr	r3, [pc, #200]	; (8001a48 <main+0x42c>)
 800197e:	4a37      	ldr	r2, [pc, #220]	; (8001a5c <main+0x440>)
 8001980:	61da      	str	r2, [r3, #28]
 8001982:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <main+0x42c>)
 8001984:	4a36      	ldr	r2, [pc, #216]	; (8001a60 <main+0x444>)
 8001986:	619a      	str	r2, [r3, #24]
    pid_vt.T_sample = 0.01;
 8001988:	4b2f      	ldr	r3, [pc, #188]	; (8001a48 <main+0x42c>)
 800198a:	4a2e      	ldr	r2, [pc, #184]	; (8001a44 <main+0x428>)
 800198c:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_vt);
 800198e:	482e      	ldr	r0, [pc, #184]	; (8001a48 <main+0x42c>)
 8001990:	f7ff fd10 	bl	80013b4 <PIDController_Init>

    // Yaw Direction
    pid_yaw.Kp = 1;			pid_yaw.Ki = 1;				pid_yaw.Kd = -0.0006;
 8001994:	4b33      	ldr	r3, [pc, #204]	; (8001a64 <main+0x448>)
 8001996:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <main+0x448>)
 800199e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	4b2f      	ldr	r3, [pc, #188]	; (8001a64 <main+0x448>)
 80019a6:	4a2a      	ldr	r2, [pc, #168]	; (8001a50 <main+0x434>)
 80019a8:	609a      	str	r2, [r3, #8]
    pid_yaw.limMax = 180; 	pid_yaw.limMin = -180; 		pid_yaw.limMaxInt = 5; 	pid_yaw.limMinInt = -5;
 80019aa:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <main+0x448>)
 80019ac:	4a2e      	ldr	r2, [pc, #184]	; (8001a68 <main+0x44c>)
 80019ae:	615a      	str	r2, [r3, #20]
 80019b0:	4b2c      	ldr	r3, [pc, #176]	; (8001a64 <main+0x448>)
 80019b2:	4a2e      	ldr	r2, [pc, #184]	; (8001a6c <main+0x450>)
 80019b4:	611a      	str	r2, [r3, #16]
 80019b6:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <main+0x448>)
 80019b8:	4a28      	ldr	r2, [pc, #160]	; (8001a5c <main+0x440>)
 80019ba:	61da      	str	r2, [r3, #28]
 80019bc:	4b29      	ldr	r3, [pc, #164]	; (8001a64 <main+0x448>)
 80019be:	4a28      	ldr	r2, [pc, #160]	; (8001a60 <main+0x444>)
 80019c0:	619a      	str	r2, [r3, #24]
    pid_yaw.T_sample = 0.01;
 80019c2:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <main+0x448>)
 80019c4:	4a1f      	ldr	r2, [pc, #124]	; (8001a44 <main+0x428>)
 80019c6:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_yaw);
 80019c8:	4826      	ldr	r0, [pc, #152]	; (8001a64 <main+0x448>)
 80019ca:	f7ff fcf3 	bl	80013b4 <PIDController_Init>

  // STOP ALL Motor
  agv_stop_all(motor_A, motor_B, motor_C, motor_D);
 80019ce:	4e28      	ldr	r6, [pc, #160]	; (8001a70 <main+0x454>)
 80019d0:	4b28      	ldr	r3, [pc, #160]	; (8001a74 <main+0x458>)
 80019d2:	ac29      	add	r4, sp, #164	; 0xa4
 80019d4:	461d      	mov	r5, r3
 80019d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80019ea:	4b23      	ldr	r3, [pc, #140]	; (8001a78 <main+0x45c>)
 80019ec:	ac1a      	add	r4, sp, #104	; 0x68
 80019ee:	461d      	mov	r5, r3
 80019f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001a04:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <main+0x460>)
 8001a06:	ac0b      	add	r4, sp, #44	; 0x2c
 8001a08:	461d      	mov	r5, r3
 8001a0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001a1e:	466d      	mov	r5, sp
 8001a20:	f106 0410 	add.w	r4, r6, #16
 8001a24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a2c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001a30:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001a34:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a38:	f7ff f9e3 	bl	8000e02 <agv_stop_all>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a3c:	e7fe      	b.n	8001a3c <main+0x420>
 8001a3e:	bf00      	nop
 8001a40:	200003a0 	.word	0x200003a0
 8001a44:	3c23d70a 	.word	0x3c23d70a
 8001a48:	200003d8 	.word	0x200003d8
 8001a4c:	40133333 	.word	0x40133333
 8001a50:	ba1d4952 	.word	0xba1d4952
 8001a54:	43fa0000 	.word	0x43fa0000
 8001a58:	c3fa0000 	.word	0xc3fa0000
 8001a5c:	40a00000 	.word	0x40a00000
 8001a60:	c0a00000 	.word	0xc0a00000
 8001a64:	20000410 	.word	0x20000410
 8001a68:	43340000 	.word	0x43340000
 8001a6c:	c3340000 	.word	0xc3340000
 8001a70:	20000448 	.word	0x20000448
 8001a74:	200004fc 	.word	0x200004fc
 8001a78:	200004c0 	.word	0x200004c0
 8001a7c:	20000484 	.word	0x20000484

08001a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b094      	sub	sp, #80	; 0x50
 8001a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a86:	f107 0320 	add.w	r3, r7, #32
 8001a8a:	2230      	movs	r2, #48	; 0x30
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f003 fee6 	bl	8005860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a94:	f107 030c 	add.w	r3, r7, #12
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <SystemClock_Config+0xc8>)
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aac:	4a26      	ldr	r2, [pc, #152]	; (8001b48 <SystemClock_Config+0xc8>)
 8001aae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <SystemClock_Config+0xc8>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001abc:	60bb      	str	r3, [r7, #8]
 8001abe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <SystemClock_Config+0xcc>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a20      	ldr	r2, [pc, #128]	; (8001b4c <SystemClock_Config+0xcc>)
 8001aca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	4b1e      	ldr	r3, [pc, #120]	; (8001b4c <SystemClock_Config+0xcc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001adc:	2302      	movs	r3, #2
 8001ade:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ae4:	2310      	movs	r3, #16
 8001ae6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001aec:	2300      	movs	r3, #0
 8001aee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001af0:	2308      	movs	r3, #8
 8001af2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001af4:	2364      	movs	r3, #100	; 0x64
 8001af6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001af8:	2302      	movs	r3, #2
 8001afa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001afc:	2304      	movs	r3, #4
 8001afe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b00:	f107 0320 	add.w	r3, r7, #32
 8001b04:	4618      	mov	r0, r3
 8001b06:	f001 fb47 	bl	8003198 <HAL_RCC_OscConfig>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b10:	f000 fbcc 	bl	80022ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b14:	230f      	movs	r3, #15
 8001b16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b2a:	f107 030c 	add.w	r3, r7, #12
 8001b2e:	2103      	movs	r1, #3
 8001b30:	4618      	mov	r0, r3
 8001b32:	f001 fda9 	bl	8003688 <HAL_RCC_ClockConfig>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001b3c:	f000 fbb6 	bl	80022ac <Error_Handler>
  }
}
 8001b40:	bf00      	nop
 8001b42:	3750      	adds	r7, #80	; 0x50
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40007000 	.word	0x40007000

08001b50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08c      	sub	sp, #48	; 0x30
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b56:	f107 030c 	add.w	r3, r7, #12
 8001b5a:	2224      	movs	r2, #36	; 0x24
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f003 fe7e 	bl	8005860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b6c:	4b22      	ldr	r3, [pc, #136]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b6e:	4a23      	ldr	r2, [pc, #140]	; (8001bfc <MX_TIM1_Init+0xac>)
 8001b70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b72:	4b21      	ldr	r3, [pc, #132]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b78:	4b1f      	ldr	r3, [pc, #124]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b7e:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b86:	4b1c      	ldr	r3, [pc, #112]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b8c:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b92:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bac:	2300      	movs	r3, #0
 8001bae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	480d      	ldr	r0, [pc, #52]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001bc4:	f001 ffe8 	bl	8003b98 <HAL_TIM_Encoder_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001bce:	f000 fb6d 	bl	80022ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bda:	1d3b      	adds	r3, r7, #4
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4806      	ldr	r0, [pc, #24]	; (8001bf8 <MX_TIM1_Init+0xa8>)
 8001be0:	f002 fea8 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001bea:	f000 fb5f 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	3730      	adds	r7, #48	; 0x30
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	2000002c 	.word	0x2000002c
 8001bfc:	40010000 	.word	0x40010000

08001c00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08c      	sub	sp, #48	; 0x30
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	2224      	movs	r2, #36	; 0x24
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 fe26 	bl	8005860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c14:	1d3b      	adds	r3, r7, #4
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c1c:	4b21      	ldr	r3, [pc, #132]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c24:	4b1f      	ldr	r3, [pc, #124]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c30:	4b1c      	ldr	r3, [pc, #112]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c32:	f04f 32ff 	mov.w	r2, #4294967295
 8001c36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c38:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3e:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c44:	2301      	movs	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	480d      	ldr	r0, [pc, #52]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c70:	f001 ff92 	bl	8003b98 <HAL_TIM_Encoder_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c7a:	f000 fb17 	bl	80022ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4806      	ldr	r0, [pc, #24]	; (8001ca4 <MX_TIM2_Init+0xa4>)
 8001c8c:	f002 fe52 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c96:	f000 fb09 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	3730      	adds	r7, #48	; 0x30
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000074 	.word	0x20000074

08001ca8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08e      	sub	sp, #56	; 0x38
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cbc:	f107 0320 	add.w	r3, r7, #32
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
 8001cd4:	615a      	str	r2, [r3, #20]
 8001cd6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cd8:	4b3d      	ldr	r3, [pc, #244]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001cda:	4a3e      	ldr	r2, [pc, #248]	; (8001dd4 <MX_TIM3_Init+0x12c>)
 8001cdc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001cde:	4b3c      	ldr	r3, [pc, #240]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001ce0:	2263      	movs	r2, #99	; 0x63
 8001ce2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce4:	4b3a      	ldr	r3, [pc, #232]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001cea:	4b39      	ldr	r3, [pc, #228]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001cec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cf0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf2:	4b37      	ldr	r3, [pc, #220]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf8:	4b35      	ldr	r3, [pc, #212]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cfe:	4834      	ldr	r0, [pc, #208]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d00:	f001 fea2 	bl	8003a48 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001d0a:	f000 facf 	bl	80022ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d12:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d18:	4619      	mov	r1, r3
 8001d1a:	482d      	ldr	r0, [pc, #180]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d1c:	f002 fa42 	bl	80041a4 <HAL_TIM_ConfigClockSource>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001d26:	f000 fac1 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d2a:	4829      	ldr	r0, [pc, #164]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d2c:	f001 fedb 	bl	8003ae6 <HAL_TIM_PWM_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001d36:	f000 fab9 	bl	80022ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d42:	f107 0320 	add.w	r3, r7, #32
 8001d46:	4619      	mov	r1, r3
 8001d48:	4821      	ldr	r0, [pc, #132]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d4a:	f002 fdf3 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001d54:	f000 faaa 	bl	80022ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d58:	2360      	movs	r3, #96	; 0x60
 8001d5a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4818      	ldr	r0, [pc, #96]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d70:	f002 f956 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001d7a:	f000 fa97 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	2204      	movs	r2, #4
 8001d82:	4619      	mov	r1, r3
 8001d84:	4812      	ldr	r0, [pc, #72]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d86:	f002 f94b 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001d90:	f000 fa8c 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d94:	1d3b      	adds	r3, r7, #4
 8001d96:	2208      	movs	r2, #8
 8001d98:	4619      	mov	r1, r3
 8001d9a:	480d      	ldr	r0, [pc, #52]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001d9c:	f002 f940 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001da6:	f000 fa81 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001daa:	1d3b      	adds	r3, r7, #4
 8001dac:	220c      	movs	r2, #12
 8001dae:	4619      	mov	r1, r3
 8001db0:	4807      	ldr	r0, [pc, #28]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001db2:	f002 f935 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001dbc:	f000 fa76 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dc0:	4803      	ldr	r0, [pc, #12]	; (8001dd0 <MX_TIM3_Init+0x128>)
 8001dc2:	f000 fc27 	bl	8002614 <HAL_TIM_MspPostInit>

}
 8001dc6:	bf00      	nop
 8001dc8:	3738      	adds	r7, #56	; 0x38
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200000bc 	.word	0x200000bc
 8001dd4:	40000400 	.word	0x40000400

08001dd8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08c      	sub	sp, #48	; 0x30
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	2224      	movs	r2, #36	; 0x24
 8001de4:	2100      	movs	r1, #0
 8001de6:	4618      	mov	r0, r3
 8001de8:	f003 fd3a 	bl	8005860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001df4:	4b20      	ldr	r3, [pc, #128]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001df6:	4a21      	ldr	r2, [pc, #132]	; (8001e7c <MX_TIM4_Init+0xa4>)
 8001df8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001dfa:	4b1f      	ldr	r3, [pc, #124]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001e06:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001e08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e0c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e14:	4b18      	ldr	r3, [pc, #96]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e22:	2301      	movs	r3, #1
 8001e24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e32:	2301      	movs	r3, #1
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e36:	2300      	movs	r3, #0
 8001e38:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001e3e:	f107 030c 	add.w	r3, r7, #12
 8001e42:	4619      	mov	r1, r3
 8001e44:	480c      	ldr	r0, [pc, #48]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001e46:	f001 fea7 	bl	8003b98 <HAL_TIM_Encoder_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001e50:	f000 fa2c 	bl	80022ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e54:	2300      	movs	r3, #0
 8001e56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4805      	ldr	r0, [pc, #20]	; (8001e78 <MX_TIM4_Init+0xa0>)
 8001e62:	f002 fd67 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001e6c:	f000 fa1e 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	3730      	adds	r7, #48	; 0x30
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000104 	.word	0x20000104
 8001e7c:	40000800 	.word	0x40000800

08001e80 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08c      	sub	sp, #48	; 0x30
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e86:	f107 030c 	add.w	r3, r7, #12
 8001e8a:	2224      	movs	r2, #36	; 0x24
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f003 fce6 	bl	8005860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e9c:	4b20      	ldr	r3, [pc, #128]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001e9e:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <MX_TIM5_Init+0xa4>)
 8001ea0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001ea2:	4b1f      	ldr	r3, [pc, #124]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea8:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001eae:	4b1c      	ldr	r3, [pc, #112]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebc:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001eda:	2301      	movs	r3, #1
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	4619      	mov	r1, r3
 8001eec:	480c      	ldr	r0, [pc, #48]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001eee:	f001 fe53 	bl	8003b98 <HAL_TIM_Encoder_Init>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001ef8:	f000 f9d8 	bl	80022ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001efc:	2300      	movs	r3, #0
 8001efe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	4619      	mov	r1, r3
 8001f08:	4805      	ldr	r0, [pc, #20]	; (8001f20 <MX_TIM5_Init+0xa0>)
 8001f0a:	f002 fd13 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001f14:	f000 f9ca 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001f18:	bf00      	nop
 8001f1a:	3730      	adds	r7, #48	; 0x30
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	2000014c 	.word	0x2000014c
 8001f24:	40000c00 	.word	0x40000c00

08001f28 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08c      	sub	sp, #48	; 0x30
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2e:	f107 0320 	add.w	r3, r7, #32
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	609a      	str	r2, [r3, #8]
 8001f3a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f3c:	1d3b      	adds	r3, r7, #4
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
 8001f48:	611a      	str	r2, [r3, #16]
 8001f4a:	615a      	str	r2, [r3, #20]
 8001f4c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f50:	4a2b      	ldr	r2, [pc, #172]	; (8002000 <MX_TIM9_Init+0xd8>)
 8001f52:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 8001f54:	4b29      	ldr	r3, [pc, #164]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f56:	2263      	movs	r2, #99	; 0x63
 8001f58:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5a:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8001f60:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f62:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f66:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f68:	4b24      	ldr	r3, [pc, #144]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6e:	4b23      	ldr	r3, [pc, #140]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001f74:	4821      	ldr	r0, [pc, #132]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f76:	f001 fd67 	bl	8003a48 <HAL_TIM_Base_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001f80:	f000 f994 	bl	80022ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f88:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f8a:	f107 0320 	add.w	r3, r7, #32
 8001f8e:	4619      	mov	r1, r3
 8001f90:	481a      	ldr	r0, [pc, #104]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001f92:	f002 f907 	bl	80041a4 <HAL_TIM_ConfigClockSource>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001f9c:	f000 f986 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001fa0:	4816      	ldr	r0, [pc, #88]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001fa2:	f001 fda0 	bl	8003ae6 <HAL_TIM_PWM_Init>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001fac:	f000 f97e 	bl	80022ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fb0:	2360      	movs	r3, #96	; 0x60
 8001fb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fc0:	1d3b      	adds	r3, r7, #4
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	480d      	ldr	r0, [pc, #52]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001fc8:	f002 f82a 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001fd2:	f000 f96b 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fd6:	1d3b      	adds	r3, r7, #4
 8001fd8:	2204      	movs	r2, #4
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4807      	ldr	r0, [pc, #28]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001fde:	f002 f81f 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001fe8:	f000 f960 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001fec:	4803      	ldr	r0, [pc, #12]	; (8001ffc <MX_TIM9_Init+0xd4>)
 8001fee:	f000 fb11 	bl	8002614 <HAL_TIM_MspPostInit>

}
 8001ff2:	bf00      	nop
 8001ff4:	3730      	adds	r7, #48	; 0x30
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000194 	.word	0x20000194
 8002000:	40014000 	.word	0x40014000

08002004 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b088      	sub	sp, #32
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
 8002018:	615a      	str	r2, [r3, #20]
 800201a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800201c:	4b1e      	ldr	r3, [pc, #120]	; (8002098 <MX_TIM10_Init+0x94>)
 800201e:	4a1f      	ldr	r2, [pc, #124]	; (800209c <MX_TIM10_Init+0x98>)
 8002020:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 100-1;
 8002022:	4b1d      	ldr	r3, [pc, #116]	; (8002098 <MX_TIM10_Init+0x94>)
 8002024:	2263      	movs	r2, #99	; 0x63
 8002026:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002028:	4b1b      	ldr	r3, [pc, #108]	; (8002098 <MX_TIM10_Init+0x94>)
 800202a:	2200      	movs	r2, #0
 800202c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 800202e:	4b1a      	ldr	r3, [pc, #104]	; (8002098 <MX_TIM10_Init+0x94>)
 8002030:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002034:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002036:	4b18      	ldr	r3, [pc, #96]	; (8002098 <MX_TIM10_Init+0x94>)
 8002038:	2200      	movs	r2, #0
 800203a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203c:	4b16      	ldr	r3, [pc, #88]	; (8002098 <MX_TIM10_Init+0x94>)
 800203e:	2200      	movs	r2, #0
 8002040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002042:	4815      	ldr	r0, [pc, #84]	; (8002098 <MX_TIM10_Init+0x94>)
 8002044:	f001 fd00 	bl	8003a48 <HAL_TIM_Base_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800204e:	f000 f92d 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002052:	4811      	ldr	r0, [pc, #68]	; (8002098 <MX_TIM10_Init+0x94>)
 8002054:	f001 fd47 	bl	8003ae6 <HAL_TIM_PWM_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800205e:	f000 f925 	bl	80022ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002062:	2360      	movs	r3, #96	; 0x60
 8002064:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	2200      	movs	r2, #0
 8002076:	4619      	mov	r1, r3
 8002078:	4807      	ldr	r0, [pc, #28]	; (8002098 <MX_TIM10_Init+0x94>)
 800207a:	f001 ffd1 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002084:	f000 f912 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002088:	4803      	ldr	r0, [pc, #12]	; (8002098 <MX_TIM10_Init+0x94>)
 800208a:	f000 fac3 	bl	8002614 <HAL_TIM_MspPostInit>

}
 800208e:	bf00      	nop
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	200001dc 	.word	0x200001dc
 800209c:	40014400 	.word	0x40014400

080020a0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b088      	sub	sp, #32
 80020a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80020a6:	1d3b      	adds	r3, r7, #4
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
 80020b4:	615a      	str	r2, [r3, #20]
 80020b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80020b8:	4b1e      	ldr	r3, [pc, #120]	; (8002134 <MX_TIM11_Init+0x94>)
 80020ba:	4a1f      	ldr	r2, [pc, #124]	; (8002138 <MX_TIM11_Init+0x98>)
 80020bc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 80020be:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <MX_TIM11_Init+0x94>)
 80020c0:	2263      	movs	r2, #99	; 0x63
 80020c2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c4:	4b1b      	ldr	r3, [pc, #108]	; (8002134 <MX_TIM11_Init+0x94>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 80020ca:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <MX_TIM11_Init+0x94>)
 80020cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020d0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d2:	4b18      	ldr	r3, [pc, #96]	; (8002134 <MX_TIM11_Init+0x94>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d8:	4b16      	ldr	r3, [pc, #88]	; (8002134 <MX_TIM11_Init+0x94>)
 80020da:	2200      	movs	r2, #0
 80020dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80020de:	4815      	ldr	r0, [pc, #84]	; (8002134 <MX_TIM11_Init+0x94>)
 80020e0:	f001 fcb2 	bl	8003a48 <HAL_TIM_Base_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80020ea:	f000 f8df 	bl	80022ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80020ee:	4811      	ldr	r0, [pc, #68]	; (8002134 <MX_TIM11_Init+0x94>)
 80020f0:	f001 fcf9 	bl	8003ae6 <HAL_TIM_PWM_Init>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80020fa:	f000 f8d7 	bl	80022ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020fe:	2360      	movs	r3, #96	; 0x60
 8002100:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	2200      	movs	r2, #0
 8002112:	4619      	mov	r1, r3
 8002114:	4807      	ldr	r0, [pc, #28]	; (8002134 <MX_TIM11_Init+0x94>)
 8002116:	f001 ff83 	bl	8004020 <HAL_TIM_PWM_ConfigChannel>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002120:	f000 f8c4 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002124:	4803      	ldr	r0, [pc, #12]	; (8002134 <MX_TIM11_Init+0x94>)
 8002126:	f000 fa75 	bl	8002614 <HAL_TIM_MspPostInit>

}
 800212a:	bf00      	nop
 800212c:	3720      	adds	r7, #32
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000224 	.word	0x20000224
 8002138:	40014800 	.word	0x40014800

0800213c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002140:	4b11      	ldr	r3, [pc, #68]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002142:	4a12      	ldr	r2, [pc, #72]	; (800218c <MX_USART6_UART_Init+0x50>)
 8002144:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002146:	4b10      	ldr	r3, [pc, #64]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002148:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800214c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800214e:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002154:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002156:	2200      	movs	r2, #0
 8002158:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800215a:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002160:	4b09      	ldr	r3, [pc, #36]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002162:	220c      	movs	r2, #12
 8002164:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002166:	4b08      	ldr	r3, [pc, #32]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800216c:	4b06      	ldr	r3, [pc, #24]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 800216e:	2200      	movs	r2, #0
 8002170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002172:	4805      	ldr	r0, [pc, #20]	; (8002188 <MX_USART6_UART_Init+0x4c>)
 8002174:	f002 fc60 	bl	8004a38 <HAL_UART_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800217e:	f000 f895 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	2000026c 	.word	0x2000026c
 800218c:	40011400 	.word	0x40011400

08002190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	; 0x28
 8002194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	60da      	str	r2, [r3, #12]
 80021a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	4b3c      	ldr	r3, [pc, #240]	; (800229c <MX_GPIO_Init+0x10c>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a3b      	ldr	r2, [pc, #236]	; (800229c <MX_GPIO_Init+0x10c>)
 80021b0:	f043 0304 	orr.w	r3, r3, #4
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b39      	ldr	r3, [pc, #228]	; (800229c <MX_GPIO_Init+0x10c>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0304 	and.w	r3, r3, #4
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	4b35      	ldr	r3, [pc, #212]	; (800229c <MX_GPIO_Init+0x10c>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	4a34      	ldr	r2, [pc, #208]	; (800229c <MX_GPIO_Init+0x10c>)
 80021cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021d0:	6313      	str	r3, [r2, #48]	; 0x30
 80021d2:	4b32      	ldr	r3, [pc, #200]	; (800229c <MX_GPIO_Init+0x10c>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	4b2e      	ldr	r3, [pc, #184]	; (800229c <MX_GPIO_Init+0x10c>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a2d      	ldr	r2, [pc, #180]	; (800229c <MX_GPIO_Init+0x10c>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b2b      	ldr	r3, [pc, #172]	; (800229c <MX_GPIO_Init+0x10c>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	4b27      	ldr	r3, [pc, #156]	; (800229c <MX_GPIO_Init+0x10c>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	4a26      	ldr	r2, [pc, #152]	; (800229c <MX_GPIO_Init+0x10c>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	6313      	str	r3, [r2, #48]	; 0x30
 800220a:	4b24      	ldr	r3, [pc, #144]	; (800229c <MX_GPIO_Init+0x10c>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_UART_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800221c:	4820      	ldr	r0, [pc, #128]	; (80022a0 <MX_GPIO_Init+0x110>)
 800221e:	f000 ffa1 	bl	8003164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|ENR_D_Pin|ENL_D_Pin, GPIO_PIN_RESET);
 8002222:	2200      	movs	r2, #0
 8002224:	f248 4110 	movw	r1, #33808	; 0x8410
 8002228:	481e      	ldr	r0, [pc, #120]	; (80022a4 <MX_GPIO_Init+0x114>)
 800222a:	f000 ff9b 	bl	8003164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENR_A_Pin|ENL_A_Pin|ENR_B_Pin|ENL_B_Pin
 800222e:	2200      	movs	r2, #0
 8002230:	f24f 4134 	movw	r1, #62516	; 0xf434
 8002234:	481c      	ldr	r0, [pc, #112]	; (80022a8 <MX_GPIO_Init+0x118>)
 8002236:	f000 ff95 	bl	8003164 <HAL_GPIO_WritePin>
                          |ENR_C_Pin|ENL_C_Pin|IN1_Pin|IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_UART_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = LED_UART_Pin|IN3_Pin|IN4_Pin;
 800223a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800223e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002240:	2301      	movs	r3, #1
 8002242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	4813      	ldr	r0, [pc, #76]	; (80022a0 <MX_GPIO_Init+0x110>)
 8002254:	f000 fe02 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin ENR_D_Pin ENL_D_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|ENR_D_Pin|ENL_D_Pin;
 8002258:	f248 4310 	movw	r3, #33808	; 0x8410
 800225c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225e:	2301      	movs	r3, #1
 8002260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	2300      	movs	r3, #0
 8002268:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	480c      	ldr	r0, [pc, #48]	; (80022a4 <MX_GPIO_Init+0x114>)
 8002272:	f000 fdf3 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ENR_A_Pin ENL_A_Pin ENR_B_Pin ENL_B_Pin
                           ENR_C_Pin ENL_C_Pin IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = ENR_A_Pin|ENL_A_Pin|ENR_B_Pin|ENL_B_Pin
 8002276:	f24f 4334 	movw	r3, #62516	; 0xf434
 800227a:	617b      	str	r3, [r7, #20]
                          |ENR_C_Pin|ENL_C_Pin|IN1_Pin|IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227c:	2301      	movs	r3, #1
 800227e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002284:	2300      	movs	r3, #0
 8002286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	4619      	mov	r1, r3
 800228e:	4806      	ldr	r0, [pc, #24]	; (80022a8 <MX_GPIO_Init+0x118>)
 8002290:	f000 fde4 	bl	8002e5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002294:	bf00      	nop
 8002296:	3728      	adds	r7, #40	; 0x28
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020800 	.word	0x40020800
 80022a4:	40020000 	.word	0x40020000
 80022a8:	40020400 	.word	0x40020400

080022ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022b0:	b672      	cpsid	i
}
 80022b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022b4:	e7fe      	b.n	80022b4 <Error_Handler+0x8>
	...

080022b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	4b10      	ldr	r3, [pc, #64]	; (8002304 <HAL_MspInit+0x4c>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	4a0f      	ldr	r2, [pc, #60]	; (8002304 <HAL_MspInit+0x4c>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022cc:	6453      	str	r3, [r2, #68]	; 0x44
 80022ce:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <HAL_MspInit+0x4c>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	603b      	str	r3, [r7, #0]
 80022de:	4b09      	ldr	r3, [pc, #36]	; (8002304 <HAL_MspInit+0x4c>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	4a08      	ldr	r2, [pc, #32]	; (8002304 <HAL_MspInit+0x4c>)
 80022e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e8:	6413      	str	r3, [r2, #64]	; 0x40
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_MspInit+0x4c>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40023800 	.word	0x40023800

08002308 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b090      	sub	sp, #64	; 0x40
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002310:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a83      	ldr	r2, [pc, #524]	; (8002534 <HAL_TIM_Encoder_MspInit+0x22c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d135      	bne.n	8002396 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800232a:	2300      	movs	r3, #0
 800232c:	62bb      	str	r3, [r7, #40]	; 0x28
 800232e:	4b82      	ldr	r3, [pc, #520]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	4a81      	ldr	r2, [pc, #516]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6453      	str	r3, [r2, #68]	; 0x44
 800233a:	4b7f      	ldr	r3, [pc, #508]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 800233c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
 8002344:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
 800234a:	4b7b      	ldr	r3, [pc, #492]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a7a      	ldr	r2, [pc, #488]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	4b78      	ldr	r3, [pc, #480]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	627b      	str	r3, [r7, #36]	; 0x24
 8002360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002362:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002366:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002368:	2302      	movs	r3, #2
 800236a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2300      	movs	r3, #0
 8002372:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002374:	2301      	movs	r3, #1
 8002376:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800237c:	4619      	mov	r1, r3
 800237e:	486f      	ldr	r0, [pc, #444]	; (800253c <HAL_TIM_Encoder_MspInit+0x234>)
 8002380:	f000 fd6c 	bl	8002e5c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002384:	2200      	movs	r2, #0
 8002386:	2100      	movs	r1, #0
 8002388:	201b      	movs	r0, #27
 800238a:	f000 fc9e 	bl	8002cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800238e:	201b      	movs	r0, #27
 8002390:	f000 fcb7 	bl	8002d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002394:	e0ca      	b.n	800252c <HAL_TIM_Encoder_MspInit+0x224>
  else if(htim_encoder->Instance==TIM2)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800239e:	d152      	bne.n	8002446 <HAL_TIM_Encoder_MspInit+0x13e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
 80023a4:	4b64      	ldr	r3, [pc, #400]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	4a63      	ldr	r2, [pc, #396]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6413      	str	r3, [r2, #64]	; 0x40
 80023b0:	4b61      	ldr	r3, [pc, #388]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	623b      	str	r3, [r7, #32]
 80023ba:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023bc:	2300      	movs	r3, #0
 80023be:	61fb      	str	r3, [r7, #28]
 80023c0:	4b5d      	ldr	r3, [pc, #372]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	4a5c      	ldr	r2, [pc, #368]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	6313      	str	r3, [r2, #48]	; 0x30
 80023cc:	4b5a      	ldr	r3, [pc, #360]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d8:	2300      	movs	r3, #0
 80023da:	61bb      	str	r3, [r7, #24]
 80023dc:	4b56      	ldr	r3, [pc, #344]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e0:	4a55      	ldr	r2, [pc, #340]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023e2:	f043 0302 	orr.w	r3, r3, #2
 80023e6:	6313      	str	r3, [r2, #48]	; 0x30
 80023e8:	4b53      	ldr	r3, [pc, #332]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80023ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	61bb      	str	r3, [r7, #24]
 80023f2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023f4:	2320      	movs	r3, #32
 80023f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2302      	movs	r3, #2
 80023fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002400:	2300      	movs	r3, #0
 8002402:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002404:	2301      	movs	r3, #1
 8002406:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002408:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800240c:	4619      	mov	r1, r3
 800240e:	484b      	ldr	r0, [pc, #300]	; (800253c <HAL_TIM_Encoder_MspInit+0x234>)
 8002410:	f000 fd24 	bl	8002e5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002414:	2308      	movs	r3, #8
 8002416:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002418:	2302      	movs	r3, #2
 800241a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002420:	2300      	movs	r3, #0
 8002422:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002424:	2301      	movs	r3, #1
 8002426:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002428:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800242c:	4619      	mov	r1, r3
 800242e:	4844      	ldr	r0, [pc, #272]	; (8002540 <HAL_TIM_Encoder_MspInit+0x238>)
 8002430:	f000 fd14 	bl	8002e5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	2100      	movs	r1, #0
 8002438:	201c      	movs	r0, #28
 800243a:	f000 fc46 	bl	8002cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800243e:	201c      	movs	r0, #28
 8002440:	f000 fc5f 	bl	8002d02 <HAL_NVIC_EnableIRQ>
}
 8002444:	e072      	b.n	800252c <HAL_TIM_Encoder_MspInit+0x224>
  else if(htim_encoder->Instance==TIM4)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a3e      	ldr	r2, [pc, #248]	; (8002544 <HAL_TIM_Encoder_MspInit+0x23c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d134      	bne.n	80024ba <HAL_TIM_Encoder_MspInit+0x1b2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	4b38      	ldr	r3, [pc, #224]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	4a37      	ldr	r2, [pc, #220]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 800245a:	f043 0304 	orr.w	r3, r3, #4
 800245e:	6413      	str	r3, [r2, #64]	; 0x40
 8002460:	4b35      	ldr	r3, [pc, #212]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	617b      	str	r3, [r7, #20]
 800246a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800246c:	2300      	movs	r3, #0
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	4b31      	ldr	r3, [pc, #196]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002474:	4a30      	ldr	r2, [pc, #192]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 8002476:	f043 0302 	orr.w	r3, r3, #2
 800247a:	6313      	str	r3, [r2, #48]	; 0x30
 800247c:	4b2e      	ldr	r3, [pc, #184]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002488:	23c0      	movs	r3, #192	; 0xc0
 800248a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002498:	2302      	movs	r3, #2
 800249a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800249c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024a0:	4619      	mov	r1, r3
 80024a2:	4827      	ldr	r0, [pc, #156]	; (8002540 <HAL_TIM_Encoder_MspInit+0x238>)
 80024a4:	f000 fcda 	bl	8002e5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80024a8:	2200      	movs	r2, #0
 80024aa:	2100      	movs	r1, #0
 80024ac:	201e      	movs	r0, #30
 80024ae:	f000 fc0c 	bl	8002cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80024b2:	201e      	movs	r0, #30
 80024b4:	f000 fc25 	bl	8002d02 <HAL_NVIC_EnableIRQ>
}
 80024b8:	e038      	b.n	800252c <HAL_TIM_Encoder_MspInit+0x224>
  else if(htim_encoder->Instance==TIM5)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a22      	ldr	r2, [pc, #136]	; (8002548 <HAL_TIM_Encoder_MspInit+0x240>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d133      	bne.n	800252c <HAL_TIM_Encoder_MspInit+0x224>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	4b1b      	ldr	r3, [pc, #108]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	4a1a      	ldr	r2, [pc, #104]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80024ce:	f043 0308 	orr.w	r3, r3, #8
 80024d2:	6413      	str	r3, [r2, #64]	; 0x40
 80024d4:	4b18      	ldr	r3, [pc, #96]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	2300      	movs	r3, #0
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80024e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e8:	4a13      	ldr	r2, [pc, #76]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6313      	str	r3, [r2, #48]	; 0x30
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <HAL_TIM_Encoder_MspInit+0x230>)
 80024f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024fc:	2303      	movs	r3, #3
 80024fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002500:	2302      	movs	r3, #2
 8002502:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002508:	2300      	movs	r3, #0
 800250a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800250c:	2302      	movs	r3, #2
 800250e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002510:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002514:	4619      	mov	r1, r3
 8002516:	4809      	ldr	r0, [pc, #36]	; (800253c <HAL_TIM_Encoder_MspInit+0x234>)
 8002518:	f000 fca0 	bl	8002e5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800251c:	2200      	movs	r2, #0
 800251e:	2100      	movs	r1, #0
 8002520:	2032      	movs	r0, #50	; 0x32
 8002522:	f000 fbd2 	bl	8002cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002526:	2032      	movs	r0, #50	; 0x32
 8002528:	f000 fbeb 	bl	8002d02 <HAL_NVIC_EnableIRQ>
}
 800252c:	bf00      	nop
 800252e:	3740      	adds	r7, #64	; 0x40
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40010000 	.word	0x40010000
 8002538:	40023800 	.word	0x40023800
 800253c:	40020000 	.word	0x40020000
 8002540:	40020400 	.word	0x40020400
 8002544:	40000800 	.word	0x40000800
 8002548:	40000c00 	.word	0x40000c00

0800254c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a29      	ldr	r2, [pc, #164]	; (8002600 <HAL_TIM_Base_MspInit+0xb4>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d10e      	bne.n	800257c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	4b28      	ldr	r3, [pc, #160]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	4a27      	ldr	r2, [pc, #156]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	6413      	str	r3, [r2, #64]	; 0x40
 800256e:	4b25      	ldr	r3, [pc, #148]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800257a:	e03a      	b.n	80025f2 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a21      	ldr	r2, [pc, #132]	; (8002608 <HAL_TIM_Base_MspInit+0xbc>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d10e      	bne.n	80025a4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	613b      	str	r3, [r7, #16]
 800258a:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	4a1d      	ldr	r2, [pc, #116]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 8002590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002594:	6453      	str	r3, [r2, #68]	; 0x44
 8002596:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 8002598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	693b      	ldr	r3, [r7, #16]
}
 80025a2:	e026      	b.n	80025f2 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM10)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a18      	ldr	r2, [pc, #96]	; (800260c <HAL_TIM_Base_MspInit+0xc0>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d10e      	bne.n	80025cc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	4b14      	ldr	r3, [pc, #80]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 80025b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b6:	4a13      	ldr	r2, [pc, #76]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 80025b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025bc:	6453      	str	r3, [r2, #68]	; 0x44
 80025be:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]
}
 80025ca:	e012      	b.n	80025f2 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM11)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0f      	ldr	r2, [pc, #60]	; (8002610 <HAL_TIM_Base_MspInit+0xc4>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d10d      	bne.n	80025f2 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	4a09      	ldr	r2, [pc, #36]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 80025e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e4:	6453      	str	r3, [r2, #68]	; 0x44
 80025e6:	4b07      	ldr	r3, [pc, #28]	; (8002604 <HAL_TIM_Base_MspInit+0xb8>)
 80025e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
}
 80025f2:	bf00      	nop
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40000400 	.word	0x40000400
 8002604:	40023800 	.word	0x40023800
 8002608:	40014000 	.word	0x40014000
 800260c:	40014400 	.word	0x40014400
 8002610:	40014800 	.word	0x40014800

08002614 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08c      	sub	sp, #48	; 0x30
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 031c 	add.w	r3, r7, #28
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a58      	ldr	r2, [pc, #352]	; (8002794 <HAL_TIM_MspPostInit+0x180>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d13c      	bne.n	80026b0 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	61bb      	str	r3, [r7, #24]
 800263a:	4b57      	ldr	r3, [pc, #348]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	4a56      	ldr	r2, [pc, #344]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002640:	f043 0301 	orr.w	r3, r3, #1
 8002644:	6313      	str	r3, [r2, #48]	; 0x30
 8002646:	4b54      	ldr	r3, [pc, #336]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	f003 0301 	and.w	r3, r3, #1
 800264e:	61bb      	str	r3, [r7, #24]
 8002650:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	4b50      	ldr	r3, [pc, #320]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	4a4f      	ldr	r2, [pc, #316]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 800265c:	f043 0302 	orr.w	r3, r3, #2
 8002660:	6313      	str	r3, [r2, #48]	; 0x30
 8002662:	4b4d      	ldr	r3, [pc, #308]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	617b      	str	r3, [r7, #20]
 800266c:	697b      	ldr	r3, [r7, #20]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800266e:	23c0      	movs	r3, #192	; 0xc0
 8002670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002672:	2302      	movs	r3, #2
 8002674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267a:	2300      	movs	r3, #0
 800267c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800267e:	2302      	movs	r3, #2
 8002680:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002682:	f107 031c 	add.w	r3, r7, #28
 8002686:	4619      	mov	r1, r3
 8002688:	4844      	ldr	r0, [pc, #272]	; (800279c <HAL_TIM_MspPostInit+0x188>)
 800268a:	f000 fbe7 	bl	8002e5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800268e:	2303      	movs	r3, #3
 8002690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002692:	2302      	movs	r3, #2
 8002694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269a:	2300      	movs	r3, #0
 800269c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800269e:	2302      	movs	r3, #2
 80026a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a2:	f107 031c 	add.w	r3, r7, #28
 80026a6:	4619      	mov	r1, r3
 80026a8:	483d      	ldr	r0, [pc, #244]	; (80027a0 <HAL_TIM_MspPostInit+0x18c>)
 80026aa:	f000 fbd7 	bl	8002e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80026ae:	e06c      	b.n	800278a <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM9)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a3b      	ldr	r2, [pc, #236]	; (80027a4 <HAL_TIM_MspPostInit+0x190>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d11e      	bne.n	80026f8 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]
 80026be:	4b36      	ldr	r3, [pc, #216]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a35      	ldr	r2, [pc, #212]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b33      	ldr	r3, [pc, #204]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	613b      	str	r3, [r7, #16]
 80026d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026d6:	230c      	movs	r3, #12
 80026d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026da:	2302      	movs	r3, #2
 80026dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80026e6:	2303      	movs	r3, #3
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	f107 031c 	add.w	r3, r7, #28
 80026ee:	4619      	mov	r1, r3
 80026f0:	482a      	ldr	r0, [pc, #168]	; (800279c <HAL_TIM_MspPostInit+0x188>)
 80026f2:	f000 fbb3 	bl	8002e5c <HAL_GPIO_Init>
}
 80026f6:	e048      	b.n	800278a <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM10)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a2a      	ldr	r2, [pc, #168]	; (80027a8 <HAL_TIM_MspPostInit+0x194>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d11f      	bne.n	8002742 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	4b24      	ldr	r3, [pc, #144]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	4a23      	ldr	r2, [pc, #140]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 800270c:	f043 0302 	orr.w	r3, r3, #2
 8002710:	6313      	str	r3, [r2, #48]	; 0x30
 8002712:	4b21      	ldr	r3, [pc, #132]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800271e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002724:	2302      	movs	r3, #2
 8002726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002728:	2300      	movs	r3, #0
 800272a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002730:	2303      	movs	r3, #3
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002734:	f107 031c 	add.w	r3, r7, #28
 8002738:	4619      	mov	r1, r3
 800273a:	4819      	ldr	r0, [pc, #100]	; (80027a0 <HAL_TIM_MspPostInit+0x18c>)
 800273c:	f000 fb8e 	bl	8002e5c <HAL_GPIO_Init>
}
 8002740:	e023      	b.n	800278a <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM11)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a19      	ldr	r2, [pc, #100]	; (80027ac <HAL_TIM_MspPostInit+0x198>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d11e      	bne.n	800278a <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800274c:	2300      	movs	r3, #0
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	4b11      	ldr	r3, [pc, #68]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	4a10      	ldr	r2, [pc, #64]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 8002756:	f043 0302 	orr.w	r3, r3, #2
 800275a:	6313      	str	r3, [r2, #48]	; 0x30
 800275c:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <HAL_TIM_MspPostInit+0x184>)
 800275e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002768:	f44f 7300 	mov.w	r3, #512	; 0x200
 800276c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276e:	2302      	movs	r3, #2
 8002770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002776:	2300      	movs	r3, #0
 8002778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800277a:	2303      	movs	r3, #3
 800277c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277e:	f107 031c 	add.w	r3, r7, #28
 8002782:	4619      	mov	r1, r3
 8002784:	4806      	ldr	r0, [pc, #24]	; (80027a0 <HAL_TIM_MspPostInit+0x18c>)
 8002786:	f000 fb69 	bl	8002e5c <HAL_GPIO_Init>
}
 800278a:	bf00      	nop
 800278c:	3730      	adds	r7, #48	; 0x30
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40000400 	.word	0x40000400
 8002798:	40023800 	.word	0x40023800
 800279c:	40020000 	.word	0x40020000
 80027a0:	40020400 	.word	0x40020400
 80027a4:	40014000 	.word	0x40014000
 80027a8:	40014400 	.word	0x40014400
 80027ac:	40014800 	.word	0x40014800

080027b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08a      	sub	sp, #40	; 0x28
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
 80027c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a1d      	ldr	r2, [pc, #116]	; (8002844 <HAL_UART_MspInit+0x94>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d134      	bne.n	800283c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	4b1c      	ldr	r3, [pc, #112]	; (8002848 <HAL_UART_MspInit+0x98>)
 80027d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027da:	4a1b      	ldr	r2, [pc, #108]	; (8002848 <HAL_UART_MspInit+0x98>)
 80027dc:	f043 0320 	orr.w	r3, r3, #32
 80027e0:	6453      	str	r3, [r2, #68]	; 0x44
 80027e2:	4b19      	ldr	r3, [pc, #100]	; (8002848 <HAL_UART_MspInit+0x98>)
 80027e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e6:	f003 0320 	and.w	r3, r3, #32
 80027ea:	613b      	str	r3, [r7, #16]
 80027ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
 80027f2:	4b15      	ldr	r3, [pc, #84]	; (8002848 <HAL_UART_MspInit+0x98>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a14      	ldr	r2, [pc, #80]	; (8002848 <HAL_UART_MspInit+0x98>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b12      	ldr	r3, [pc, #72]	; (8002848 <HAL_UART_MspInit+0x98>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800280a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800280e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002810:	2302      	movs	r3, #2
 8002812:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002814:	2300      	movs	r3, #0
 8002816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002818:	2303      	movs	r3, #3
 800281a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800281c:	2308      	movs	r3, #8
 800281e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002820:	f107 0314 	add.w	r3, r7, #20
 8002824:	4619      	mov	r1, r3
 8002826:	4809      	ldr	r0, [pc, #36]	; (800284c <HAL_UART_MspInit+0x9c>)
 8002828:	f000 fb18 	bl	8002e5c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800282c:	2200      	movs	r2, #0
 800282e:	2100      	movs	r1, #0
 8002830:	2047      	movs	r0, #71	; 0x47
 8002832:	f000 fa4a 	bl	8002cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002836:	2047      	movs	r0, #71	; 0x47
 8002838:	f000 fa63 	bl	8002d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800283c:	bf00      	nop
 800283e:	3728      	adds	r7, #40	; 0x28
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40011400 	.word	0x40011400
 8002848:	40023800 	.word	0x40023800
 800284c:	40020000 	.word	0x40020000

08002850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002854:	e7fe      	b.n	8002854 <NMI_Handler+0x4>

08002856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800285a:	e7fe      	b.n	800285a <HardFault_Handler+0x4>

0800285c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002860:	e7fe      	b.n	8002860 <MemManage_Handler+0x4>

08002862 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002866:	e7fe      	b.n	8002866 <BusFault_Handler+0x4>

08002868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800286c:	e7fe      	b.n	800286c <UsageFault_Handler+0x4>

0800286e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800286e:	b480      	push	{r7}
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800288a:	b480      	push	{r7}
 800288c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	indexPos++;
 800289c:	4b28      	ldr	r3, [pc, #160]	; (8002940 <SysTick_Handler+0xa8>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	3301      	adds	r3, #1
 80028a2:	4a27      	ldr	r2, [pc, #156]	; (8002940 <SysTick_Handler+0xa8>)
 80028a4:	6013      	str	r3, [r2, #0]
		if(indexPos == 500){
 80028a6:	4b26      	ldr	r3, [pc, #152]	; (8002940 <SysTick_Handler+0xa8>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80028ae:	d142      	bne.n	8002936 <SysTick_Handler+0x9e>
			encoder_A.speed = ((encoder_A.position-encoder_A.old_position)*2);
 80028b0:	4b24      	ldr	r3, [pc, #144]	; (8002944 <SysTick_Handler+0xac>)
 80028b2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80028b6:	461a      	mov	r2, r3
 80028b8:	4b22      	ldr	r3, [pc, #136]	; (8002944 <SysTick_Handler+0xac>)
 80028ba:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	4a20      	ldr	r2, [pc, #128]	; (8002944 <SysTick_Handler+0xac>)
 80028c4:	6153      	str	r3, [r2, #20]
			encoder_A.old_position = encoder_A.position;
 80028c6:	4b1f      	ldr	r3, [pc, #124]	; (8002944 <SysTick_Handler+0xac>)
 80028c8:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80028cc:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <SysTick_Handler+0xac>)
 80028ce:	821a      	strh	r2, [r3, #16]

			encoder_B.speed = ((encoder_B.position-encoder_B.old_position)*2);
 80028d0:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <SysTick_Handler+0xb0>)
 80028d2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80028d6:	461a      	mov	r2, r3
 80028d8:	4b1b      	ldr	r3, [pc, #108]	; (8002948 <SysTick_Handler+0xb0>)
 80028da:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	4a19      	ldr	r2, [pc, #100]	; (8002948 <SysTick_Handler+0xb0>)
 80028e4:	6153      	str	r3, [r2, #20]
			encoder_B.old_position = encoder_B.position;
 80028e6:	4b18      	ldr	r3, [pc, #96]	; (8002948 <SysTick_Handler+0xb0>)
 80028e8:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80028ec:	4b16      	ldr	r3, [pc, #88]	; (8002948 <SysTick_Handler+0xb0>)
 80028ee:	821a      	strh	r2, [r3, #16]

			encoder_C.speed = ((encoder_C.position-encoder_C.old_position)*2);
 80028f0:	4b16      	ldr	r3, [pc, #88]	; (800294c <SysTick_Handler+0xb4>)
 80028f2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80028f6:	461a      	mov	r2, r3
 80028f8:	4b14      	ldr	r3, [pc, #80]	; (800294c <SysTick_Handler+0xb4>)
 80028fa:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	4a12      	ldr	r2, [pc, #72]	; (800294c <SysTick_Handler+0xb4>)
 8002904:	6153      	str	r3, [r2, #20]
			encoder_C.old_position = encoder_C.position;
 8002906:	4b11      	ldr	r3, [pc, #68]	; (800294c <SysTick_Handler+0xb4>)
 8002908:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800290c:	4b0f      	ldr	r3, [pc, #60]	; (800294c <SysTick_Handler+0xb4>)
 800290e:	821a      	strh	r2, [r3, #16]

			encoder_D.speed = ((encoder_D.position-encoder_D.old_position)*2);
 8002910:	4b0f      	ldr	r3, [pc, #60]	; (8002950 <SysTick_Handler+0xb8>)
 8002912:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002916:	461a      	mov	r2, r3
 8002918:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <SysTick_Handler+0xb8>)
 800291a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4a0b      	ldr	r2, [pc, #44]	; (8002950 <SysTick_Handler+0xb8>)
 8002924:	6153      	str	r3, [r2, #20]
			encoder_D.old_position = encoder_D.position;
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <SysTick_Handler+0xb8>)
 8002928:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800292c:	4b08      	ldr	r3, [pc, #32]	; (8002950 <SysTick_Handler+0xb8>)
 800292e:	821a      	strh	r2, [r3, #16]

			indexPos = 0;
 8002930:	4b03      	ldr	r3, [pc, #12]	; (8002940 <SysTick_Handler+0xa8>)
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
		}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002936:	f000 f8cd 	bl	8002ad4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000598 	.word	0x20000598
 8002944:	20000538 	.word	0x20000538
 8002948:	20000550 	.word	0x20000550
 800294c:	20000568 	.word	0x20000568
 8002950:	20000580 	.word	0x20000580

08002954 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002958:	4802      	ldr	r0, [pc, #8]	; (8002964 <TIM1_CC_IRQHandler+0x10>)
 800295a:	f001 fa71 	bl	8003e40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	2000002c 	.word	0x2000002c

08002968 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800296c:	4802      	ldr	r0, [pc, #8]	; (8002978 <TIM2_IRQHandler+0x10>)
 800296e:	f001 fa67 	bl	8003e40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000074 	.word	0x20000074

0800297c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002980:	4802      	ldr	r0, [pc, #8]	; (800298c <TIM4_IRQHandler+0x10>)
 8002982:	f001 fa5d 	bl	8003e40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000104 	.word	0x20000104

08002990 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002994:	4802      	ldr	r0, [pc, #8]	; (80029a0 <TIM5_IRQHandler+0x10>)
 8002996:	f001 fa53 	bl	8003e40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	2000014c 	.word	0x2000014c

080029a4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80029a8:	4802      	ldr	r0, [pc, #8]	; (80029b4 <USART6_IRQHandler+0x10>)
 80029aa:	f002 f895 	bl	8004ad8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	2000026c 	.word	0x2000026c

080029b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029bc:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <SystemInit+0x20>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029c2:	4a05      	ldr	r2, [pc, #20]	; (80029d8 <SystemInit+0x20>)
 80029c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	e000ed00 	.word	0xe000ed00

080029dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80029dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029e0:	f7ff ffea 	bl	80029b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029e4:	480c      	ldr	r0, [pc, #48]	; (8002a18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029e6:	490d      	ldr	r1, [pc, #52]	; (8002a1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029e8:	4a0d      	ldr	r2, [pc, #52]	; (8002a20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029ec:	e002      	b.n	80029f4 <LoopCopyDataInit>

080029ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029f2:	3304      	adds	r3, #4

080029f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029f8:	d3f9      	bcc.n	80029ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029fa:	4a0a      	ldr	r2, [pc, #40]	; (8002a24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029fc:	4c0a      	ldr	r4, [pc, #40]	; (8002a28 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a00:	e001      	b.n	8002a06 <LoopFillZerobss>

08002a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a04:	3204      	adds	r2, #4

08002a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a08:	d3fb      	bcc.n	8002a02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a0a:	f002 ff31 	bl	8005870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a0e:	f7fe fe05 	bl	800161c <main>
  bx  lr    
 8002a12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a1c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002a20:	08006bf8 	.word	0x08006bf8
  ldr r2, =_sbss
 8002a24:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002a28:	200005a0 	.word	0x200005a0

08002a2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a2c:	e7fe      	b.n	8002a2c <ADC_IRQHandler>
	...

08002a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a34:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <HAL_Init+0x40>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <HAL_Init+0x40>)
 8002a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a40:	4b0b      	ldr	r3, [pc, #44]	; (8002a70 <HAL_Init+0x40>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a0a      	ldr	r2, [pc, #40]	; (8002a70 <HAL_Init+0x40>)
 8002a46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a4c:	4b08      	ldr	r3, [pc, #32]	; (8002a70 <HAL_Init+0x40>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a07      	ldr	r2, [pc, #28]	; (8002a70 <HAL_Init+0x40>)
 8002a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a58:	2003      	movs	r0, #3
 8002a5a:	f000 f92b 	bl	8002cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a5e:	200f      	movs	r0, #15
 8002a60:	f000 f808 	bl	8002a74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a64:	f7ff fc28 	bl	80022b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40023c00 	.word	0x40023c00

08002a74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a7c:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <HAL_InitTick+0x54>)
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	4b12      	ldr	r3, [pc, #72]	; (8002acc <HAL_InitTick+0x58>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	4619      	mov	r1, r3
 8002a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a92:	4618      	mov	r0, r3
 8002a94:	f000 f943 	bl	8002d1e <HAL_SYSTICK_Config>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e00e      	b.n	8002ac0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b0f      	cmp	r3, #15
 8002aa6:	d80a      	bhi.n	8002abe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab0:	f000 f90b 	bl	8002cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ab4:	4a06      	ldr	r2, [pc, #24]	; (8002ad0 <HAL_InitTick+0x5c>)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e000      	b.n	8002ac0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	20000008 	.word	0x20000008
 8002ad0:	20000004 	.word	0x20000004

08002ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ad8:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <HAL_IncTick+0x20>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <HAL_IncTick+0x24>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <HAL_IncTick+0x24>)
 8002ae6:	6013      	str	r3, [r2, #0]
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	20000008 	.word	0x20000008
 8002af8:	2000059c 	.word	0x2000059c

08002afc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return uwTick;
 8002b00:	4b03      	ldr	r3, [pc, #12]	; (8002b10 <HAL_GetTick+0x14>)
 8002b02:	681b      	ldr	r3, [r3, #0]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	2000059c 	.word	0x2000059c

08002b14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <__NVIC_SetPriorityGrouping+0x44>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b30:	4013      	ands	r3, r2
 8002b32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b46:	4a04      	ldr	r2, [pc, #16]	; (8002b58 <__NVIC_SetPriorityGrouping+0x44>)
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	60d3      	str	r3, [r2, #12]
}
 8002b4c:	bf00      	nop
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b60:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <__NVIC_GetPriorityGrouping+0x18>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	0a1b      	lsrs	r3, r3, #8
 8002b66:	f003 0307 	and.w	r3, r3, #7
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	e000ed00 	.word	0xe000ed00

08002b78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	db0b      	blt.n	8002ba2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b8a:	79fb      	ldrb	r3, [r7, #7]
 8002b8c:	f003 021f 	and.w	r2, r3, #31
 8002b90:	4907      	ldr	r1, [pc, #28]	; (8002bb0 <__NVIC_EnableIRQ+0x38>)
 8002b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b96:	095b      	lsrs	r3, r3, #5
 8002b98:	2001      	movs	r0, #1
 8002b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000e100 	.word	0xe000e100

08002bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	6039      	str	r1, [r7, #0]
 8002bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	db0a      	blt.n	8002bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	b2da      	uxtb	r2, r3
 8002bcc:	490c      	ldr	r1, [pc, #48]	; (8002c00 <__NVIC_SetPriority+0x4c>)
 8002bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd2:	0112      	lsls	r2, r2, #4
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bdc:	e00a      	b.n	8002bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	b2da      	uxtb	r2, r3
 8002be2:	4908      	ldr	r1, [pc, #32]	; (8002c04 <__NVIC_SetPriority+0x50>)
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	3b04      	subs	r3, #4
 8002bec:	0112      	lsls	r2, r2, #4
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	761a      	strb	r2, [r3, #24]
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	e000e100 	.word	0xe000e100
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b089      	sub	sp, #36	; 0x24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f1c3 0307 	rsb	r3, r3, #7
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	bf28      	it	cs
 8002c26:	2304      	movcs	r3, #4
 8002c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	2b06      	cmp	r3, #6
 8002c30:	d902      	bls.n	8002c38 <NVIC_EncodePriority+0x30>
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3b03      	subs	r3, #3
 8002c36:	e000      	b.n	8002c3a <NVIC_EncodePriority+0x32>
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43da      	mvns	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c50:	f04f 31ff 	mov.w	r1, #4294967295
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5a:	43d9      	mvns	r1, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c60:	4313      	orrs	r3, r2
         );
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3724      	adds	r7, #36	; 0x24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
	...

08002c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c80:	d301      	bcc.n	8002c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c82:	2301      	movs	r3, #1
 8002c84:	e00f      	b.n	8002ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c86:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <SysTick_Config+0x40>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c8e:	210f      	movs	r1, #15
 8002c90:	f04f 30ff 	mov.w	r0, #4294967295
 8002c94:	f7ff ff8e 	bl	8002bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <SysTick_Config+0x40>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c9e:	4b04      	ldr	r3, [pc, #16]	; (8002cb0 <SysTick_Config+0x40>)
 8002ca0:	2207      	movs	r2, #7
 8002ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	e000e010 	.word	0xe000e010

08002cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff ff29 	bl	8002b14 <__NVIC_SetPriorityGrouping>
}
 8002cc2:	bf00      	nop
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b086      	sub	sp, #24
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	60b9      	str	r1, [r7, #8]
 8002cd4:	607a      	str	r2, [r7, #4]
 8002cd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cdc:	f7ff ff3e 	bl	8002b5c <__NVIC_GetPriorityGrouping>
 8002ce0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	68b9      	ldr	r1, [r7, #8]
 8002ce6:	6978      	ldr	r0, [r7, #20]
 8002ce8:	f7ff ff8e 	bl	8002c08 <NVIC_EncodePriority>
 8002cec:	4602      	mov	r2, r0
 8002cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf2:	4611      	mov	r1, r2
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff ff5d 	bl	8002bb4 <__NVIC_SetPriority>
}
 8002cfa:	bf00      	nop
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b082      	sub	sp, #8
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	4603      	mov	r3, r0
 8002d0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff ff31 	bl	8002b78 <__NVIC_EnableIRQ>
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b082      	sub	sp, #8
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7ff ffa2 	bl	8002c70 <SysTick_Config>
 8002d2c:	4603      	mov	r3, r0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b084      	sub	sp, #16
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d42:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d44:	f7ff feda 	bl	8002afc <HAL_GetTick>
 8002d48:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d008      	beq.n	8002d68 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2280      	movs	r2, #128	; 0x80
 8002d5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e052      	b.n	8002e0e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 0216 	bic.w	r2, r2, #22
 8002d76:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d86:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d103      	bne.n	8002d98 <HAL_DMA_Abort+0x62>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0208 	bic.w	r2, r2, #8
 8002da6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0201 	bic.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db8:	e013      	b.n	8002de2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dba:	f7ff fe9f 	bl	8002afc <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b05      	cmp	r3, #5
 8002dc6:	d90c      	bls.n	8002de2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2203      	movs	r2, #3
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e015      	b.n	8002e0e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1e4      	bne.n	8002dba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df4:	223f      	movs	r2, #63	; 0x3f
 8002df6:	409a      	lsls	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d004      	beq.n	8002e34 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2280      	movs	r2, #128	; 0x80
 8002e2e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e00c      	b.n	8002e4e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2205      	movs	r2, #5
 8002e38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0201 	bic.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
	...

08002e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b089      	sub	sp, #36	; 0x24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
 8002e76:	e159      	b.n	800312c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e78:	2201      	movs	r2, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	f040 8148 	bne.w	8003126 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d005      	beq.n	8002eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d130      	bne.n	8002f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	2203      	movs	r2, #3
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43db      	mvns	r3, r3
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 0201 	and.w	r2, r3, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0303 	and.w	r3, r3, #3
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d017      	beq.n	8002f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	2203      	movs	r2, #3
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0303 	and.w	r3, r3, #3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d123      	bne.n	8002fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	08da      	lsrs	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3208      	adds	r2, #8
 8002f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	f003 0307 	and.w	r3, r3, #7
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	08da      	lsrs	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	3208      	adds	r2, #8
 8002f9a:	69b9      	ldr	r1, [r7, #24]
 8002f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	2203      	movs	r2, #3
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 0203 	and.w	r2, r3, #3
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 80a2 	beq.w	8003126 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	4b57      	ldr	r3, [pc, #348]	; (8003144 <HAL_GPIO_Init+0x2e8>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fea:	4a56      	ldr	r2, [pc, #344]	; (8003144 <HAL_GPIO_Init+0x2e8>)
 8002fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff2:	4b54      	ldr	r3, [pc, #336]	; (8003144 <HAL_GPIO_Init+0x2e8>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ffe:	4a52      	ldr	r2, [pc, #328]	; (8003148 <HAL_GPIO_Init+0x2ec>)
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	089b      	lsrs	r3, r3, #2
 8003004:	3302      	adds	r3, #2
 8003006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	220f      	movs	r2, #15
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a49      	ldr	r2, [pc, #292]	; (800314c <HAL_GPIO_Init+0x2f0>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d019      	beq.n	800305e <HAL_GPIO_Init+0x202>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a48      	ldr	r2, [pc, #288]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d013      	beq.n	800305a <HAL_GPIO_Init+0x1fe>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a47      	ldr	r2, [pc, #284]	; (8003154 <HAL_GPIO_Init+0x2f8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d00d      	beq.n	8003056 <HAL_GPIO_Init+0x1fa>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a46      	ldr	r2, [pc, #280]	; (8003158 <HAL_GPIO_Init+0x2fc>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d007      	beq.n	8003052 <HAL_GPIO_Init+0x1f6>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a45      	ldr	r2, [pc, #276]	; (800315c <HAL_GPIO_Init+0x300>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d101      	bne.n	800304e <HAL_GPIO_Init+0x1f2>
 800304a:	2304      	movs	r3, #4
 800304c:	e008      	b.n	8003060 <HAL_GPIO_Init+0x204>
 800304e:	2307      	movs	r3, #7
 8003050:	e006      	b.n	8003060 <HAL_GPIO_Init+0x204>
 8003052:	2303      	movs	r3, #3
 8003054:	e004      	b.n	8003060 <HAL_GPIO_Init+0x204>
 8003056:	2302      	movs	r3, #2
 8003058:	e002      	b.n	8003060 <HAL_GPIO_Init+0x204>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <HAL_GPIO_Init+0x204>
 800305e:	2300      	movs	r3, #0
 8003060:	69fa      	ldr	r2, [r7, #28]
 8003062:	f002 0203 	and.w	r2, r2, #3
 8003066:	0092      	lsls	r2, r2, #2
 8003068:	4093      	lsls	r3, r2
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003070:	4935      	ldr	r1, [pc, #212]	; (8003148 <HAL_GPIO_Init+0x2ec>)
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	089b      	lsrs	r3, r3, #2
 8003076:	3302      	adds	r3, #2
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800307e:	4b38      	ldr	r3, [pc, #224]	; (8003160 <HAL_GPIO_Init+0x304>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030a2:	4a2f      	ldr	r2, [pc, #188]	; (8003160 <HAL_GPIO_Init+0x304>)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030a8:	4b2d      	ldr	r3, [pc, #180]	; (8003160 <HAL_GPIO_Init+0x304>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030cc:	4a24      	ldr	r2, [pc, #144]	; (8003160 <HAL_GPIO_Init+0x304>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030d2:	4b23      	ldr	r3, [pc, #140]	; (8003160 <HAL_GPIO_Init+0x304>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	43db      	mvns	r3, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4013      	ands	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030f6:	4a1a      	ldr	r2, [pc, #104]	; (8003160 <HAL_GPIO_Init+0x304>)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030fc:	4b18      	ldr	r3, [pc, #96]	; (8003160 <HAL_GPIO_Init+0x304>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	43db      	mvns	r3, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4013      	ands	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d003      	beq.n	8003120 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4313      	orrs	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003120:	4a0f      	ldr	r2, [pc, #60]	; (8003160 <HAL_GPIO_Init+0x304>)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	3301      	adds	r3, #1
 800312a:	61fb      	str	r3, [r7, #28]
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	2b0f      	cmp	r3, #15
 8003130:	f67f aea2 	bls.w	8002e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	3724      	adds	r7, #36	; 0x24
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800
 8003148:	40013800 	.word	0x40013800
 800314c:	40020000 	.word	0x40020000
 8003150:	40020400 	.word	0x40020400
 8003154:	40020800 	.word	0x40020800
 8003158:	40020c00 	.word	0x40020c00
 800315c:	40021000 	.word	0x40021000
 8003160:	40013c00 	.word	0x40013c00

08003164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	807b      	strh	r3, [r7, #2]
 8003170:	4613      	mov	r3, r2
 8003172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003174:	787b      	ldrb	r3, [r7, #1]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800317a:	887a      	ldrh	r2, [r7, #2]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003180:	e003      	b.n	800318a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	041a      	lsls	r2, r3, #16
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	619a      	str	r2, [r3, #24]
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
	...

08003198 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e267      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d075      	beq.n	80032a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031b6:	4b88      	ldr	r3, [pc, #544]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d00c      	beq.n	80031dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031c2:	4b85      	ldr	r3, [pc, #532]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d112      	bne.n	80031f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ce:	4b82      	ldr	r3, [pc, #520]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031da:	d10b      	bne.n	80031f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031dc:	4b7e      	ldr	r3, [pc, #504]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d05b      	beq.n	80032a0 <HAL_RCC_OscConfig+0x108>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d157      	bne.n	80032a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e242      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031fc:	d106      	bne.n	800320c <HAL_RCC_OscConfig+0x74>
 80031fe:	4b76      	ldr	r3, [pc, #472]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a75      	ldr	r2, [pc, #468]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003208:	6013      	str	r3, [r2, #0]
 800320a:	e01d      	b.n	8003248 <HAL_RCC_OscConfig+0xb0>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003214:	d10c      	bne.n	8003230 <HAL_RCC_OscConfig+0x98>
 8003216:	4b70      	ldr	r3, [pc, #448]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a6f      	ldr	r2, [pc, #444]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 800321c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003220:	6013      	str	r3, [r2, #0]
 8003222:	4b6d      	ldr	r3, [pc, #436]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a6c      	ldr	r2, [pc, #432]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	e00b      	b.n	8003248 <HAL_RCC_OscConfig+0xb0>
 8003230:	4b69      	ldr	r3, [pc, #420]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a68      	ldr	r2, [pc, #416]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003236:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800323a:	6013      	str	r3, [r2, #0]
 800323c:	4b66      	ldr	r3, [pc, #408]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a65      	ldr	r2, [pc, #404]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003242:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003246:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d013      	beq.n	8003278 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003250:	f7ff fc54 	bl	8002afc <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003258:	f7ff fc50 	bl	8002afc <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b64      	cmp	r3, #100	; 0x64
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e207      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326a:	4b5b      	ldr	r3, [pc, #364]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f0      	beq.n	8003258 <HAL_RCC_OscConfig+0xc0>
 8003276:	e014      	b.n	80032a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7ff fc40 	bl	8002afc <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003280:	f7ff fc3c 	bl	8002afc <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b64      	cmp	r3, #100	; 0x64
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e1f3      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003292:	4b51      	ldr	r3, [pc, #324]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0xe8>
 800329e:	e000      	b.n	80032a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d063      	beq.n	8003376 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ae:	4b4a      	ldr	r3, [pc, #296]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00b      	beq.n	80032d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ba:	4b47      	ldr	r3, [pc, #284]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032c2:	2b08      	cmp	r3, #8
 80032c4:	d11c      	bne.n	8003300 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032c6:	4b44      	ldr	r3, [pc, #272]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d116      	bne.n	8003300 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032d2:	4b41      	ldr	r3, [pc, #260]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d005      	beq.n	80032ea <HAL_RCC_OscConfig+0x152>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d001      	beq.n	80032ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e1c7      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ea:	4b3b      	ldr	r3, [pc, #236]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	4937      	ldr	r1, [pc, #220]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032fe:	e03a      	b.n	8003376 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d020      	beq.n	800334a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003308:	4b34      	ldr	r3, [pc, #208]	; (80033dc <HAL_RCC_OscConfig+0x244>)
 800330a:	2201      	movs	r2, #1
 800330c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800330e:	f7ff fbf5 	bl	8002afc <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003316:	f7ff fbf1 	bl	8002afc <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e1a8      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003328:	4b2b      	ldr	r3, [pc, #172]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0f0      	beq.n	8003316 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003334:	4b28      	ldr	r3, [pc, #160]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	4925      	ldr	r1, [pc, #148]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 8003344:	4313      	orrs	r3, r2
 8003346:	600b      	str	r3, [r1, #0]
 8003348:	e015      	b.n	8003376 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800334a:	4b24      	ldr	r3, [pc, #144]	; (80033dc <HAL_RCC_OscConfig+0x244>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003350:	f7ff fbd4 	bl	8002afc <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003358:	f7ff fbd0 	bl	8002afc <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e187      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336a:	4b1b      	ldr	r3, [pc, #108]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1f0      	bne.n	8003358 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0308 	and.w	r3, r3, #8
 800337e:	2b00      	cmp	r3, #0
 8003380:	d036      	beq.n	80033f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d016      	beq.n	80033b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800338a:	4b15      	ldr	r3, [pc, #84]	; (80033e0 <HAL_RCC_OscConfig+0x248>)
 800338c:	2201      	movs	r2, #1
 800338e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003390:	f7ff fbb4 	bl	8002afc <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003396:	e008      	b.n	80033aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003398:	f7ff fbb0 	bl	8002afc <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e167      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033aa:	4b0b      	ldr	r3, [pc, #44]	; (80033d8 <HAL_RCC_OscConfig+0x240>)
 80033ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d0f0      	beq.n	8003398 <HAL_RCC_OscConfig+0x200>
 80033b6:	e01b      	b.n	80033f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033b8:	4b09      	ldr	r3, [pc, #36]	; (80033e0 <HAL_RCC_OscConfig+0x248>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033be:	f7ff fb9d 	bl	8002afc <HAL_GetTick>
 80033c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033c4:	e00e      	b.n	80033e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033c6:	f7ff fb99 	bl	8002afc <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d907      	bls.n	80033e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e150      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
 80033d8:	40023800 	.word	0x40023800
 80033dc:	42470000 	.word	0x42470000
 80033e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e4:	4b88      	ldr	r3, [pc, #544]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80033e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1ea      	bne.n	80033c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 8097 	beq.w	800352c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033fe:	2300      	movs	r3, #0
 8003400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003402:	4b81      	ldr	r3, [pc, #516]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10f      	bne.n	800342e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	4b7d      	ldr	r3, [pc, #500]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	4a7c      	ldr	r2, [pc, #496]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800341c:	6413      	str	r3, [r2, #64]	; 0x40
 800341e:	4b7a      	ldr	r3, [pc, #488]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800342a:	2301      	movs	r3, #1
 800342c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800342e:	4b77      	ldr	r3, [pc, #476]	; (800360c <HAL_RCC_OscConfig+0x474>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003436:	2b00      	cmp	r3, #0
 8003438:	d118      	bne.n	800346c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800343a:	4b74      	ldr	r3, [pc, #464]	; (800360c <HAL_RCC_OscConfig+0x474>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a73      	ldr	r2, [pc, #460]	; (800360c <HAL_RCC_OscConfig+0x474>)
 8003440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003446:	f7ff fb59 	bl	8002afc <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800344e:	f7ff fb55 	bl	8002afc <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e10c      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003460:	4b6a      	ldr	r3, [pc, #424]	; (800360c <HAL_RCC_OscConfig+0x474>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0f0      	beq.n	800344e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d106      	bne.n	8003482 <HAL_RCC_OscConfig+0x2ea>
 8003474:	4b64      	ldr	r3, [pc, #400]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003478:	4a63      	ldr	r2, [pc, #396]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	6713      	str	r3, [r2, #112]	; 0x70
 8003480:	e01c      	b.n	80034bc <HAL_RCC_OscConfig+0x324>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b05      	cmp	r3, #5
 8003488:	d10c      	bne.n	80034a4 <HAL_RCC_OscConfig+0x30c>
 800348a:	4b5f      	ldr	r3, [pc, #380]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 800348c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348e:	4a5e      	ldr	r2, [pc, #376]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003490:	f043 0304 	orr.w	r3, r3, #4
 8003494:	6713      	str	r3, [r2, #112]	; 0x70
 8003496:	4b5c      	ldr	r3, [pc, #368]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349a:	4a5b      	ldr	r2, [pc, #364]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 800349c:	f043 0301 	orr.w	r3, r3, #1
 80034a0:	6713      	str	r3, [r2, #112]	; 0x70
 80034a2:	e00b      	b.n	80034bc <HAL_RCC_OscConfig+0x324>
 80034a4:	4b58      	ldr	r3, [pc, #352]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80034a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a8:	4a57      	ldr	r2, [pc, #348]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80034aa:	f023 0301 	bic.w	r3, r3, #1
 80034ae:	6713      	str	r3, [r2, #112]	; 0x70
 80034b0:	4b55      	ldr	r3, [pc, #340]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80034b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b4:	4a54      	ldr	r2, [pc, #336]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80034b6:	f023 0304 	bic.w	r3, r3, #4
 80034ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d015      	beq.n	80034f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c4:	f7ff fb1a 	bl	8002afc <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034cc:	f7ff fb16 	bl	8002afc <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034da:	4293      	cmp	r3, r2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e0cb      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e2:	4b49      	ldr	r3, [pc, #292]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80034e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0ee      	beq.n	80034cc <HAL_RCC_OscConfig+0x334>
 80034ee:	e014      	b.n	800351a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f0:	f7ff fb04 	bl	8002afc <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034f6:	e00a      	b.n	800350e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f8:	f7ff fb00 	bl	8002afc <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	f241 3288 	movw	r2, #5000	; 0x1388
 8003506:	4293      	cmp	r3, r2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e0b5      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800350e:	4b3e      	ldr	r3, [pc, #248]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1ee      	bne.n	80034f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351a:	7dfb      	ldrb	r3, [r7, #23]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d105      	bne.n	800352c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003520:	4b39      	ldr	r3, [pc, #228]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	4a38      	ldr	r2, [pc, #224]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800352a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 80a1 	beq.w	8003678 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003536:	4b34      	ldr	r3, [pc, #208]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 030c 	and.w	r3, r3, #12
 800353e:	2b08      	cmp	r3, #8
 8003540:	d05c      	beq.n	80035fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	2b02      	cmp	r3, #2
 8003548:	d141      	bne.n	80035ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354a:	4b31      	ldr	r3, [pc, #196]	; (8003610 <HAL_RCC_OscConfig+0x478>)
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003550:	f7ff fad4 	bl	8002afc <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003558:	f7ff fad0 	bl	8002afc <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e087      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356a:	4b27      	ldr	r3, [pc, #156]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f0      	bne.n	8003558 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69da      	ldr	r2, [r3, #28]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	019b      	lsls	r3, r3, #6
 8003586:	431a      	orrs	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	085b      	lsrs	r3, r3, #1
 800358e:	3b01      	subs	r3, #1
 8003590:	041b      	lsls	r3, r3, #16
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	061b      	lsls	r3, r3, #24
 800359a:	491b      	ldr	r1, [pc, #108]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 800359c:	4313      	orrs	r3, r2
 800359e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035a0:	4b1b      	ldr	r3, [pc, #108]	; (8003610 <HAL_RCC_OscConfig+0x478>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a6:	f7ff faa9 	bl	8002afc <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ac:	e008      	b.n	80035c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ae:	f7ff faa5 	bl	8002afc <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e05c      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c0:	4b11      	ldr	r3, [pc, #68]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0f0      	beq.n	80035ae <HAL_RCC_OscConfig+0x416>
 80035cc:	e054      	b.n	8003678 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ce:	4b10      	ldr	r3, [pc, #64]	; (8003610 <HAL_RCC_OscConfig+0x478>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d4:	f7ff fa92 	bl	8002afc <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035dc:	f7ff fa8e 	bl	8002afc <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e045      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ee:	4b06      	ldr	r3, [pc, #24]	; (8003608 <HAL_RCC_OscConfig+0x470>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f0      	bne.n	80035dc <HAL_RCC_OscConfig+0x444>
 80035fa:	e03d      	b.n	8003678 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d107      	bne.n	8003614 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e038      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
 8003608:	40023800 	.word	0x40023800
 800360c:	40007000 	.word	0x40007000
 8003610:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003614:	4b1b      	ldr	r3, [pc, #108]	; (8003684 <HAL_RCC_OscConfig+0x4ec>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d028      	beq.n	8003674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800362c:	429a      	cmp	r2, r3
 800362e:	d121      	bne.n	8003674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800363a:	429a      	cmp	r2, r3
 800363c:	d11a      	bne.n	8003674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003644:	4013      	ands	r3, r2
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800364a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800364c:	4293      	cmp	r3, r2
 800364e:	d111      	bne.n	8003674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365a:	085b      	lsrs	r3, r3, #1
 800365c:	3b01      	subs	r3, #1
 800365e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003660:	429a      	cmp	r2, r3
 8003662:	d107      	bne.n	8003674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003670:	429a      	cmp	r2, r3
 8003672:	d001      	beq.n	8003678 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3718      	adds	r7, #24
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	40023800 	.word	0x40023800

08003688 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0cc      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800369c:	4b68      	ldr	r3, [pc, #416]	; (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d90c      	bls.n	80036c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036aa:	4b65      	ldr	r3, [pc, #404]	; (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b2:	4b63      	ldr	r3, [pc, #396]	; (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e0b8      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d020      	beq.n	8003712 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d005      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036dc:	4b59      	ldr	r3, [pc, #356]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	4a58      	ldr	r2, [pc, #352]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0308 	and.w	r3, r3, #8
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d005      	beq.n	8003700 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f4:	4b53      	ldr	r3, [pc, #332]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	4a52      	ldr	r2, [pc, #328]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003700:	4b50      	ldr	r3, [pc, #320]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	494d      	ldr	r1, [pc, #308]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	4313      	orrs	r3, r2
 8003710:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d044      	beq.n	80037a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d107      	bne.n	8003736 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003726:	4b47      	ldr	r3, [pc, #284]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d119      	bne.n	8003766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e07f      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b02      	cmp	r3, #2
 800373c:	d003      	beq.n	8003746 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003742:	2b03      	cmp	r3, #3
 8003744:	d107      	bne.n	8003756 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003746:	4b3f      	ldr	r3, [pc, #252]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d109      	bne.n	8003766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e06f      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003756:	4b3b      	ldr	r3, [pc, #236]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e067      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003766:	4b37      	ldr	r3, [pc, #220]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f023 0203 	bic.w	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	4934      	ldr	r1, [pc, #208]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	4313      	orrs	r3, r2
 8003776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003778:	f7ff f9c0 	bl	8002afc <HAL_GetTick>
 800377c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800377e:	e00a      	b.n	8003796 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003780:	f7ff f9bc 	bl	8002afc <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	f241 3288 	movw	r2, #5000	; 0x1388
 800378e:	4293      	cmp	r3, r2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e04f      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	4b2b      	ldr	r3, [pc, #172]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 020c 	and.w	r2, r3, #12
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d1eb      	bne.n	8003780 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037a8:	4b25      	ldr	r3, [pc, #148]	; (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0307 	and.w	r3, r3, #7
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d20c      	bcs.n	80037d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b6:	4b22      	ldr	r3, [pc, #136]	; (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037be:	4b20      	ldr	r3, [pc, #128]	; (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d001      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e032      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d008      	beq.n	80037ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037dc:	4b19      	ldr	r3, [pc, #100]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4916      	ldr	r1, [pc, #88]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037fa:	4b12      	ldr	r3, [pc, #72]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	490e      	ldr	r1, [pc, #56]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 800380a:	4313      	orrs	r3, r2
 800380c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800380e:	f000 f821 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8003812:	4602      	mov	r2, r0
 8003814:	4b0b      	ldr	r3, [pc, #44]	; (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	091b      	lsrs	r3, r3, #4
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	490a      	ldr	r1, [pc, #40]	; (8003848 <HAL_RCC_ClockConfig+0x1c0>)
 8003820:	5ccb      	ldrb	r3, [r1, r3]
 8003822:	fa22 f303 	lsr.w	r3, r2, r3
 8003826:	4a09      	ldr	r2, [pc, #36]	; (800384c <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800382a:	4b09      	ldr	r3, [pc, #36]	; (8003850 <HAL_RCC_ClockConfig+0x1c8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f7ff f920 	bl	8002a74 <HAL_InitTick>

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40023c00 	.word	0x40023c00
 8003844:	40023800 	.word	0x40023800
 8003848:	080069f8 	.word	0x080069f8
 800384c:	20000000 	.word	0x20000000
 8003850:	20000004 	.word	0x20000004

08003854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003858:	b090      	sub	sp, #64	; 0x40
 800385a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	637b      	str	r3, [r7, #52]	; 0x34
 8003860:	2300      	movs	r3, #0
 8003862:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003864:	2300      	movs	r3, #0
 8003866:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800386c:	4b59      	ldr	r3, [pc, #356]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 030c 	and.w	r3, r3, #12
 8003874:	2b08      	cmp	r3, #8
 8003876:	d00d      	beq.n	8003894 <HAL_RCC_GetSysClockFreq+0x40>
 8003878:	2b08      	cmp	r3, #8
 800387a:	f200 80a1 	bhi.w	80039c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <HAL_RCC_GetSysClockFreq+0x34>
 8003882:	2b04      	cmp	r3, #4
 8003884:	d003      	beq.n	800388e <HAL_RCC_GetSysClockFreq+0x3a>
 8003886:	e09b      	b.n	80039c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003888:	4b53      	ldr	r3, [pc, #332]	; (80039d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800388a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800388c:	e09b      	b.n	80039c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800388e:	4b53      	ldr	r3, [pc, #332]	; (80039dc <HAL_RCC_GetSysClockFreq+0x188>)
 8003890:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003892:	e098      	b.n	80039c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003894:	4b4f      	ldr	r3, [pc, #316]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800389c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800389e:	4b4d      	ldr	r3, [pc, #308]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d028      	beq.n	80038fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038aa:	4b4a      	ldr	r3, [pc, #296]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	099b      	lsrs	r3, r3, #6
 80038b0:	2200      	movs	r2, #0
 80038b2:	623b      	str	r3, [r7, #32]
 80038b4:	627a      	str	r2, [r7, #36]	; 0x24
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038bc:	2100      	movs	r1, #0
 80038be:	4b47      	ldr	r3, [pc, #284]	; (80039dc <HAL_RCC_GetSysClockFreq+0x188>)
 80038c0:	fb03 f201 	mul.w	r2, r3, r1
 80038c4:	2300      	movs	r3, #0
 80038c6:	fb00 f303 	mul.w	r3, r0, r3
 80038ca:	4413      	add	r3, r2
 80038cc:	4a43      	ldr	r2, [pc, #268]	; (80039dc <HAL_RCC_GetSysClockFreq+0x188>)
 80038ce:	fba0 1202 	umull	r1, r2, r0, r2
 80038d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038d4:	460a      	mov	r2, r1
 80038d6:	62ba      	str	r2, [r7, #40]	; 0x28
 80038d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038da:	4413      	add	r3, r2
 80038dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038e0:	2200      	movs	r2, #0
 80038e2:	61bb      	str	r3, [r7, #24]
 80038e4:	61fa      	str	r2, [r7, #28]
 80038e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80038ee:	f7fd f8f1 	bl	8000ad4 <__aeabi_uldivmod>
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	4613      	mov	r3, r2
 80038f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038fa:	e053      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038fc:	4b35      	ldr	r3, [pc, #212]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	099b      	lsrs	r3, r3, #6
 8003902:	2200      	movs	r2, #0
 8003904:	613b      	str	r3, [r7, #16]
 8003906:	617a      	str	r2, [r7, #20]
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800390e:	f04f 0b00 	mov.w	fp, #0
 8003912:	4652      	mov	r2, sl
 8003914:	465b      	mov	r3, fp
 8003916:	f04f 0000 	mov.w	r0, #0
 800391a:	f04f 0100 	mov.w	r1, #0
 800391e:	0159      	lsls	r1, r3, #5
 8003920:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003924:	0150      	lsls	r0, r2, #5
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	ebb2 080a 	subs.w	r8, r2, sl
 800392e:	eb63 090b 	sbc.w	r9, r3, fp
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800393e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003942:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003946:	ebb2 0408 	subs.w	r4, r2, r8
 800394a:	eb63 0509 	sbc.w	r5, r3, r9
 800394e:	f04f 0200 	mov.w	r2, #0
 8003952:	f04f 0300 	mov.w	r3, #0
 8003956:	00eb      	lsls	r3, r5, #3
 8003958:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800395c:	00e2      	lsls	r2, r4, #3
 800395e:	4614      	mov	r4, r2
 8003960:	461d      	mov	r5, r3
 8003962:	eb14 030a 	adds.w	r3, r4, sl
 8003966:	603b      	str	r3, [r7, #0]
 8003968:	eb45 030b 	adc.w	r3, r5, fp
 800396c:	607b      	str	r3, [r7, #4]
 800396e:	f04f 0200 	mov.w	r2, #0
 8003972:	f04f 0300 	mov.w	r3, #0
 8003976:	e9d7 4500 	ldrd	r4, r5, [r7]
 800397a:	4629      	mov	r1, r5
 800397c:	028b      	lsls	r3, r1, #10
 800397e:	4621      	mov	r1, r4
 8003980:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003984:	4621      	mov	r1, r4
 8003986:	028a      	lsls	r2, r1, #10
 8003988:	4610      	mov	r0, r2
 800398a:	4619      	mov	r1, r3
 800398c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800398e:	2200      	movs	r2, #0
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	60fa      	str	r2, [r7, #12]
 8003994:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003998:	f7fd f89c 	bl	8000ad4 <__aeabi_uldivmod>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	4613      	mov	r3, r2
 80039a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039a4:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	0c1b      	lsrs	r3, r3, #16
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	3301      	adds	r3, #1
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80039b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039be:	e002      	b.n	80039c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039c0:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80039c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3740      	adds	r7, #64	; 0x40
 80039cc:	46bd      	mov	sp, r7
 80039ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039d2:	bf00      	nop
 80039d4:	40023800 	.word	0x40023800
 80039d8:	00f42400 	.word	0x00f42400
 80039dc:	017d7840 	.word	0x017d7840

080039e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039e4:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039e6:	681b      	ldr	r3, [r3, #0]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	20000000 	.word	0x20000000

080039f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039fc:	f7ff fff0 	bl	80039e0 <HAL_RCC_GetHCLKFreq>
 8003a00:	4602      	mov	r2, r0
 8003a02:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	0a9b      	lsrs	r3, r3, #10
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	4903      	ldr	r1, [pc, #12]	; (8003a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a0e:	5ccb      	ldrb	r3, [r1, r3]
 8003a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	08006a08 	.word	0x08006a08

08003a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a24:	f7ff ffdc 	bl	80039e0 <HAL_RCC_GetHCLKFreq>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	0b5b      	lsrs	r3, r3, #13
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	4903      	ldr	r1, [pc, #12]	; (8003a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a36:	5ccb      	ldrb	r3, [r1, r3]
 8003a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40023800 	.word	0x40023800
 8003a44:	08006a08 	.word	0x08006a08

08003a48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e041      	b.n	8003ade <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fe fd6c 	bl	800254c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	3304      	adds	r3, #4
 8003a84:	4619      	mov	r1, r3
 8003a86:	4610      	mov	r0, r2
 8003a88:	f000 fc7c 	bl	8004384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b082      	sub	sp, #8
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d101      	bne.n	8003af8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e041      	b.n	8003b7c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d106      	bne.n	8003b12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 f839 	bl	8003b84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2202      	movs	r2, #2
 8003b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3304      	adds	r3, #4
 8003b22:	4619      	mov	r1, r3
 8003b24:	4610      	mov	r0, r2
 8003b26:	f000 fc2d 	bl	8004384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3708      	adds	r7, #8
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b8c:	bf00      	nop
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e097      	b.n	8003cdc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d106      	bne.n	8003bc6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f7fe fba1 	bl	8002308 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6812      	ldr	r2, [r2, #0]
 8003bd8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bdc:	f023 0307 	bic.w	r3, r3, #7
 8003be0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3304      	adds	r3, #4
 8003bea:	4619      	mov	r1, r3
 8003bec:	4610      	mov	r0, r2
 8003bee:	f000 fbc9 	bl	8004384 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c1a:	f023 0303 	bic.w	r3, r3, #3
 8003c1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	021b      	lsls	r3, r3, #8
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003c38:	f023 030c 	bic.w	r3, r3, #12
 8003c3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	68da      	ldr	r2, [r3, #12]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	021b      	lsls	r3, r3, #8
 8003c54:	4313      	orrs	r3, r2
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	011a      	lsls	r2, r3, #4
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	031b      	lsls	r3, r3, #12
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003c76:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003c7e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	68fa      	ldr	r2, [r7, #12]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cf4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003cfc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003d0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d110      	bne.n	8003d36 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d102      	bne.n	8003d20 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d1a:	7b7b      	ldrb	r3, [r7, #13]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d001      	beq.n	8003d24 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e089      	b.n	8003e38 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2202      	movs	r2, #2
 8003d30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d34:	e031      	b.n	8003d9a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b04      	cmp	r3, #4
 8003d3a:	d110      	bne.n	8003d5e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d3c:	7bbb      	ldrb	r3, [r7, #14]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d102      	bne.n	8003d48 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d42:	7b3b      	ldrb	r3, [r7, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d001      	beq.n	8003d4c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e075      	b.n	8003e38 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2202      	movs	r2, #2
 8003d58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d5c:	e01d      	b.n	8003d9a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d108      	bne.n	8003d76 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d64:	7bbb      	ldrb	r3, [r7, #14]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d105      	bne.n	8003d76 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d6a:	7b7b      	ldrb	r3, [r7, #13]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d102      	bne.n	8003d76 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d70:	7b3b      	ldrb	r3, [r7, #12]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d001      	beq.n	8003d7a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e05e      	b.n	8003e38 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2202      	movs	r2, #2
 8003d86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2202      	movs	r2, #2
 8003d96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	d010      	beq.n	8003dc8 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003da6:	e01f      	b.n	8003de8 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2201      	movs	r2, #1
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fd99 	bl	80048e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68da      	ldr	r2, [r3, #12]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0202 	orr.w	r2, r2, #2
 8003dc4:	60da      	str	r2, [r3, #12]
      break;
 8003dc6:	e02e      	b.n	8003e26 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	2104      	movs	r1, #4
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 fd89 	bl	80048e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68da      	ldr	r2, [r3, #12]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f042 0204 	orr.w	r2, r2, #4
 8003de4:	60da      	str	r2, [r3, #12]
      break;
 8003de6:	e01e      	b.n	8003e26 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2201      	movs	r2, #1
 8003dee:	2100      	movs	r1, #0
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fd79 	bl	80048e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	2104      	movs	r1, #4
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fd72 	bl	80048e8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68da      	ldr	r2, [r3, #12]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0202 	orr.w	r2, r2, #2
 8003e12:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0204 	orr.w	r2, r2, #4
 8003e22:	60da      	str	r2, [r3, #12]
      break;
 8003e24:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f042 0201 	orr.w	r2, r2, #1
 8003e34:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003e36:	2300      	movs	r3, #0
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d020      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d01b      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f06f 0202 	mvn.w	r2, #2
 8003e74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7fd fab0 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 8003e90:	e005      	b.n	8003e9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 fa57 	bl	8004346 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 fa5e 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d020      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d01b      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f06f 0204 	mvn.w	r2, #4
 8003ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fd fa8a 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 8003edc:	e005      	b.n	8003eea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fa31 	bl	8004346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fa38 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d020      	beq.n	8003f3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01b      	beq.n	8003f3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f06f 0208 	mvn.w	r2, #8
 8003f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2204      	movs	r2, #4
 8003f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7fd fa64 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 8003f28:	e005      	b.n	8003f36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 fa0b 	bl	8004346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 fa12 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	f003 0310 	and.w	r3, r3, #16
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d020      	beq.n	8003f88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d01b      	beq.n	8003f88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0210 	mvn.w	r2, #16
 8003f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2208      	movs	r2, #8
 8003f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7fd fa3e 	bl	80013f0 <HAL_TIM_IC_CaptureCallback>
 8003f74:	e005      	b.n	8003f82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f9e5 	bl	8004346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f9ec 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00c      	beq.n	8003fac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d007      	beq.n	8003fac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f06f 0201 	mvn.w	r2, #1
 8003fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f9c3 	bl	8004332 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d007      	beq.n	8003fd0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 fd2a 	bl	8004a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00c      	beq.n	8003ff4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d007      	beq.n	8003ff4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f9bd 	bl	800436e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	f003 0320 	and.w	r3, r3, #32
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00c      	beq.n	8004018 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	2b00      	cmp	r3, #0
 8004006:	d007      	beq.n	8004018 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f06f 0220 	mvn.w	r2, #32
 8004010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fcfc 	bl	8004a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004018:	bf00      	nop
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800402c:	2300      	movs	r3, #0
 800402e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004036:	2b01      	cmp	r3, #1
 8004038:	d101      	bne.n	800403e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800403a:	2302      	movs	r3, #2
 800403c:	e0ae      	b.n	800419c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b0c      	cmp	r3, #12
 800404a:	f200 809f 	bhi.w	800418c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800404e:	a201      	add	r2, pc, #4	; (adr r2, 8004054 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004054:	08004089 	.word	0x08004089
 8004058:	0800418d 	.word	0x0800418d
 800405c:	0800418d 	.word	0x0800418d
 8004060:	0800418d 	.word	0x0800418d
 8004064:	080040c9 	.word	0x080040c9
 8004068:	0800418d 	.word	0x0800418d
 800406c:	0800418d 	.word	0x0800418d
 8004070:	0800418d 	.word	0x0800418d
 8004074:	0800410b 	.word	0x0800410b
 8004078:	0800418d 	.word	0x0800418d
 800407c:	0800418d 	.word	0x0800418d
 8004080:	0800418d 	.word	0x0800418d
 8004084:	0800414b 	.word	0x0800414b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68b9      	ldr	r1, [r7, #8]
 800408e:	4618      	mov	r0, r3
 8004090:	f000 fa04 	bl	800449c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699a      	ldr	r2, [r3, #24]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f042 0208 	orr.w	r2, r2, #8
 80040a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0204 	bic.w	r2, r2, #4
 80040b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6999      	ldr	r1, [r3, #24]
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	691a      	ldr	r2, [r3, #16]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	619a      	str	r2, [r3, #24]
      break;
 80040c6:	e064      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68b9      	ldr	r1, [r7, #8]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 fa4a 	bl	8004568 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699a      	ldr	r2, [r3, #24]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	699a      	ldr	r2, [r3, #24]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6999      	ldr	r1, [r3, #24]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	021a      	lsls	r2, r3, #8
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	619a      	str	r2, [r3, #24]
      break;
 8004108:	e043      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68b9      	ldr	r1, [r7, #8]
 8004110:	4618      	mov	r0, r3
 8004112:	f000 fa95 	bl	8004640 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	69da      	ldr	r2, [r3, #28]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f042 0208 	orr.w	r2, r2, #8
 8004124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69da      	ldr	r2, [r3, #28]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0204 	bic.w	r2, r2, #4
 8004134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	69d9      	ldr	r1, [r3, #28]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	691a      	ldr	r2, [r3, #16]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	61da      	str	r2, [r3, #28]
      break;
 8004148:	e023      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68b9      	ldr	r1, [r7, #8]
 8004150:	4618      	mov	r0, r3
 8004152:	f000 fadf 	bl	8004714 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	69da      	ldr	r2, [r3, #28]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004164:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	69da      	ldr	r2, [r3, #28]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004174:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	69d9      	ldr	r1, [r3, #28]
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	021a      	lsls	r2, r3, #8
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	61da      	str	r2, [r3, #28]
      break;
 800418a:	e002      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	75fb      	strb	r3, [r7, #23]
      break;
 8004190:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800419a:	7dfb      	ldrb	r3, [r7, #23]
}
 800419c:	4618      	mov	r0, r3
 800419e:	3718      	adds	r7, #24
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ae:	2300      	movs	r3, #0
 80041b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d101      	bne.n	80041c0 <HAL_TIM_ConfigClockSource+0x1c>
 80041bc:	2302      	movs	r3, #2
 80041be:	e0b4      	b.n	800432a <HAL_TIM_ConfigClockSource+0x186>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f8:	d03e      	beq.n	8004278 <HAL_TIM_ConfigClockSource+0xd4>
 80041fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041fe:	f200 8087 	bhi.w	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004206:	f000 8086 	beq.w	8004316 <HAL_TIM_ConfigClockSource+0x172>
 800420a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800420e:	d87f      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004210:	2b70      	cmp	r3, #112	; 0x70
 8004212:	d01a      	beq.n	800424a <HAL_TIM_ConfigClockSource+0xa6>
 8004214:	2b70      	cmp	r3, #112	; 0x70
 8004216:	d87b      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004218:	2b60      	cmp	r3, #96	; 0x60
 800421a:	d050      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x11a>
 800421c:	2b60      	cmp	r3, #96	; 0x60
 800421e:	d877      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004220:	2b50      	cmp	r3, #80	; 0x50
 8004222:	d03c      	beq.n	800429e <HAL_TIM_ConfigClockSource+0xfa>
 8004224:	2b50      	cmp	r3, #80	; 0x50
 8004226:	d873      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004228:	2b40      	cmp	r3, #64	; 0x40
 800422a:	d058      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x13a>
 800422c:	2b40      	cmp	r3, #64	; 0x40
 800422e:	d86f      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004230:	2b30      	cmp	r3, #48	; 0x30
 8004232:	d064      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 8004234:	2b30      	cmp	r3, #48	; 0x30
 8004236:	d86b      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004238:	2b20      	cmp	r3, #32
 800423a:	d060      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 800423c:	2b20      	cmp	r3, #32
 800423e:	d867      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d05c      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 8004244:	2b10      	cmp	r3, #16
 8004246:	d05a      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 8004248:	e062      	b.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800425a:	f000 fb25 	bl	80048a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800426c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	609a      	str	r2, [r3, #8]
      break;
 8004276:	e04f      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004288:	f000 fb0e 	bl	80048a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800429a:	609a      	str	r2, [r3, #8]
      break;
 800429c:	e03c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 fa82 	bl	80047b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2150      	movs	r1, #80	; 0x50
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fadb 	bl	8004872 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e02c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042ca:	461a      	mov	r2, r3
 80042cc:	f000 faa1 	bl	8004812 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2160      	movs	r1, #96	; 0x60
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 facb 	bl	8004872 <TIM_ITRx_SetConfig>
      break;
 80042dc:	e01c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ea:	461a      	mov	r2, r3
 80042ec:	f000 fa62 	bl	80047b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2140      	movs	r1, #64	; 0x40
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fabb 	bl	8004872 <TIM_ITRx_SetConfig>
      break;
 80042fc:	e00c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4619      	mov	r1, r3
 8004308:	4610      	mov	r0, r2
 800430a:	f000 fab2 	bl	8004872 <TIM_ITRx_SetConfig>
      break;
 800430e:	e003      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	73fb      	strb	r3, [r7, #15]
      break;
 8004314:	e000      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004316:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004328:	7bfb      	ldrb	r3, [r7, #15]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004362:	bf00      	nop
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
	...

08004384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a3a      	ldr	r2, [pc, #232]	; (8004480 <TIM_Base_SetConfig+0xfc>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00f      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a2:	d00b      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a37      	ldr	r2, [pc, #220]	; (8004484 <TIM_Base_SetConfig+0x100>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d007      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a36      	ldr	r2, [pc, #216]	; (8004488 <TIM_Base_SetConfig+0x104>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d003      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a35      	ldr	r2, [pc, #212]	; (800448c <TIM_Base_SetConfig+0x108>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d108      	bne.n	80043ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a2b      	ldr	r2, [pc, #172]	; (8004480 <TIM_Base_SetConfig+0xfc>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d01b      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043dc:	d017      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a28      	ldr	r2, [pc, #160]	; (8004484 <TIM_Base_SetConfig+0x100>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d013      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a27      	ldr	r2, [pc, #156]	; (8004488 <TIM_Base_SetConfig+0x104>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00f      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a26      	ldr	r2, [pc, #152]	; (800448c <TIM_Base_SetConfig+0x108>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00b      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a25      	ldr	r2, [pc, #148]	; (8004490 <TIM_Base_SetConfig+0x10c>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d007      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a24      	ldr	r2, [pc, #144]	; (8004494 <TIM_Base_SetConfig+0x110>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d003      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a23      	ldr	r2, [pc, #140]	; (8004498 <TIM_Base_SetConfig+0x114>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d108      	bne.n	8004420 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	4313      	orrs	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a0e      	ldr	r2, [pc, #56]	; (8004480 <TIM_Base_SetConfig+0xfc>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d103      	bne.n	8004454 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b01      	cmp	r3, #1
 8004464:	d105      	bne.n	8004472 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f023 0201 	bic.w	r2, r3, #1
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	611a      	str	r2, [r3, #16]
  }
}
 8004472:	bf00      	nop
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40010000 	.word	0x40010000
 8004484:	40000400 	.word	0x40000400
 8004488:	40000800 	.word	0x40000800
 800448c:	40000c00 	.word	0x40000c00
 8004490:	40014000 	.word	0x40014000
 8004494:	40014400 	.word	0x40014400
 8004498:	40014800 	.word	0x40014800

0800449c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f023 0201 	bic.w	r2, r3, #1
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f023 0303 	bic.w	r3, r3, #3
 80044d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	4313      	orrs	r3, r2
 80044dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	f023 0302 	bic.w	r3, r3, #2
 80044e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <TIM_OC1_SetConfig+0xc8>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d10c      	bne.n	8004512 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f023 0308 	bic.w	r3, r3, #8
 80044fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	4313      	orrs	r3, r2
 8004508:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f023 0304 	bic.w	r3, r3, #4
 8004510:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a13      	ldr	r2, [pc, #76]	; (8004564 <TIM_OC1_SetConfig+0xc8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d111      	bne.n	800453e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	693a      	ldr	r2, [r7, #16]
 800453a:	4313      	orrs	r3, r2
 800453c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	621a      	str	r2, [r3, #32]
}
 8004558:	bf00      	nop
 800455a:	371c      	adds	r7, #28
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	40010000 	.word	0x40010000

08004568 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	f023 0210 	bic.w	r2, r3, #16
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800459e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	021b      	lsls	r3, r3, #8
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f023 0320 	bic.w	r3, r3, #32
 80045b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	011b      	lsls	r3, r3, #4
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a1e      	ldr	r2, [pc, #120]	; (800463c <TIM_OC2_SetConfig+0xd4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d10d      	bne.n	80045e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a15      	ldr	r2, [pc, #84]	; (800463c <TIM_OC2_SetConfig+0xd4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d113      	bne.n	8004614 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685a      	ldr	r2, [r3, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	621a      	str	r2, [r3, #32]
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	40010000 	.word	0x40010000

08004640 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004640:	b480      	push	{r7}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800466e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f023 0303 	bic.w	r3, r3, #3
 8004676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	4313      	orrs	r3, r2
 8004680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004688:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	021b      	lsls	r3, r3, #8
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a1d      	ldr	r2, [pc, #116]	; (8004710 <TIM_OC3_SetConfig+0xd0>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d10d      	bne.n	80046ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	021b      	lsls	r3, r3, #8
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a14      	ldr	r2, [pc, #80]	; (8004710 <TIM_OC3_SetConfig+0xd0>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d113      	bne.n	80046ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	011b      	lsls	r3, r3, #4
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	697a      	ldr	r2, [r7, #20]
 8004702:	621a      	str	r2, [r3, #32]
}
 8004704:	bf00      	nop
 8004706:	371c      	adds	r7, #28
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	40010000 	.word	0x40010000

08004714 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800474a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	021b      	lsls	r3, r3, #8
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	4313      	orrs	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800475e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	031b      	lsls	r3, r3, #12
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	4313      	orrs	r3, r2
 800476a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a10      	ldr	r2, [pc, #64]	; (80047b0 <TIM_OC4_SetConfig+0x9c>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d109      	bne.n	8004788 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800477a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	019b      	lsls	r3, r3, #6
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	4313      	orrs	r3, r2
 8004786:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	621a      	str	r2, [r3, #32]
}
 80047a2:	bf00      	nop
 80047a4:	371c      	adds	r7, #28
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40010000 	.word	0x40010000

080047b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b087      	sub	sp, #28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	f023 0201 	bic.w	r2, r3, #1
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	011b      	lsls	r3, r3, #4
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f023 030a 	bic.w	r3, r3, #10
 80047f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	621a      	str	r2, [r3, #32]
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004812:	b480      	push	{r7}
 8004814:	b087      	sub	sp, #28
 8004816:	af00      	add	r7, sp, #0
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	60b9      	str	r1, [r7, #8]
 800481c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	f023 0210 	bic.w	r2, r3, #16
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800483c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	031b      	lsls	r3, r3, #12
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800484e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	011b      	lsls	r3, r3, #4
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	4313      	orrs	r3, r2
 8004858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	621a      	str	r2, [r3, #32]
}
 8004866:	bf00      	nop
 8004868:	371c      	adds	r7, #28
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004872:	b480      	push	{r7}
 8004874:	b085      	sub	sp, #20
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
 800487a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004888:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4313      	orrs	r3, r2
 8004890:	f043 0307 	orr.w	r3, r3, #7
 8004894:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	609a      	str	r2, [r3, #8]
}
 800489c:	bf00      	nop
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b087      	sub	sp, #28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	021a      	lsls	r2, r3, #8
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	431a      	orrs	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	609a      	str	r2, [r3, #8]
}
 80048dc:	bf00      	nop
 80048de:	371c      	adds	r7, #28
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 031f 	and.w	r3, r3, #31
 80048fa:	2201      	movs	r2, #1
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6a1a      	ldr	r2, [r3, #32]
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	43db      	mvns	r3, r3
 800490a:	401a      	ands	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6a1a      	ldr	r2, [r3, #32]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f003 031f 	and.w	r3, r3, #31
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	fa01 f303 	lsl.w	r3, r1, r3
 8004920:	431a      	orrs	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	621a      	str	r2, [r3, #32]
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004948:	2302      	movs	r3, #2
 800494a:	e050      	b.n	80049ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004972:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	4313      	orrs	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a1c      	ldr	r2, [pc, #112]	; (80049fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d018      	beq.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004998:	d013      	beq.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a18      	ldr	r2, [pc, #96]	; (8004a00 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d00e      	beq.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a16      	ldr	r2, [pc, #88]	; (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d009      	beq.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a15      	ldr	r2, [pc, #84]	; (8004a08 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d004      	beq.n	80049c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a13      	ldr	r2, [pc, #76]	; (8004a0c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d10c      	bne.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	40010000 	.word	0x40010000
 8004a00:	40000400 	.word	0x40000400
 8004a04:	40000800 	.word	0x40000800
 8004a08:	40000c00 	.word	0x40000c00
 8004a0c:	40014000 	.word	0x40014000

08004a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e042      	b.n	8004ad0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d106      	bne.n	8004a64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fd fea6 	bl	80027b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2224      	movs	r2, #36	; 0x24
 8004a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 fc7b 	bl	8005378 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691a      	ldr	r2, [r3, #16]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695a      	ldr	r2, [r3, #20]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004aa0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68da      	ldr	r2, [r3, #12]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ab0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b0ba      	sub	sp, #232	; 0xe8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b0e:	f003 030f 	and.w	r3, r3, #15
 8004b12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004b16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10f      	bne.n	8004b3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b22:	f003 0320 	and.w	r3, r3, #32
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d009      	beq.n	8004b3e <HAL_UART_IRQHandler+0x66>
 8004b2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b2e:	f003 0320 	and.w	r3, r3, #32
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 fb5f 	bl	80051fa <UART_Receive_IT>
      return;
 8004b3c:	e25b      	b.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004b3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f000 80de 	beq.w	8004d04 <HAL_UART_IRQHandler+0x22c>
 8004b48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d106      	bne.n	8004b62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b58:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f000 80d1 	beq.w	8004d04 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00b      	beq.n	8004b86 <HAL_UART_IRQHandler+0xae>
 8004b6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b7e:	f043 0201 	orr.w	r2, r3, #1
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00b      	beq.n	8004baa <HAL_UART_IRQHandler+0xd2>
 8004b92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba2:	f043 0202 	orr.w	r2, r3, #2
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00b      	beq.n	8004bce <HAL_UART_IRQHandler+0xf6>
 8004bb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d005      	beq.n	8004bce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bc6:	f043 0204 	orr.w	r2, r3, #4
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d011      	beq.n	8004bfe <HAL_UART_IRQHandler+0x126>
 8004bda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bde:	f003 0320 	and.w	r3, r3, #32
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d105      	bne.n	8004bf2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004be6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d005      	beq.n	8004bfe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf6:	f043 0208 	orr.w	r2, r3, #8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 81f2 	beq.w	8004fec <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d008      	beq.n	8004c26 <HAL_UART_IRQHandler+0x14e>
 8004c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c18:	f003 0320 	and.w	r3, r3, #32
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 faea 	bl	80051fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c30:	2b40      	cmp	r3, #64	; 0x40
 8004c32:	bf0c      	ite	eq
 8004c34:	2301      	moveq	r3, #1
 8004c36:	2300      	movne	r3, #0
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d103      	bne.n	8004c52 <HAL_UART_IRQHandler+0x17a>
 8004c4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d04f      	beq.n	8004cf2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f9f2 	bl	800503c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c62:	2b40      	cmp	r3, #64	; 0x40
 8004c64:	d141      	bne.n	8004cea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	3314      	adds	r3, #20
 8004c6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004c74:	e853 3f00 	ldrex	r3, [r3]
 8004c78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004c7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3314      	adds	r3, #20
 8004c8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004c92:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004c96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004c9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004ca2:	e841 2300 	strex	r3, r2, [r1]
 8004ca6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004caa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1d9      	bne.n	8004c66 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d013      	beq.n	8004ce2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cbe:	4a7e      	ldr	r2, [pc, #504]	; (8004eb8 <HAL_UART_IRQHandler+0x3e0>)
 8004cc0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fe f8a5 	bl	8002e16 <HAL_DMA_Abort_IT>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d016      	beq.n	8004d00 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004cdc:	4610      	mov	r0, r2
 8004cde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce0:	e00e      	b.n	8004d00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f994 	bl	8005010 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce8:	e00a      	b.n	8004d00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f990 	bl	8005010 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf0:	e006      	b.n	8004d00 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f98c 	bl	8005010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004cfe:	e175      	b.n	8004fec <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d00:	bf00      	nop
    return;
 8004d02:	e173      	b.n	8004fec <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	f040 814f 	bne.w	8004fac <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d12:	f003 0310 	and.w	r3, r3, #16
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 8148 	beq.w	8004fac <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d20:	f003 0310 	and.w	r3, r3, #16
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f000 8141 	beq.w	8004fac <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60bb      	str	r3, [r7, #8]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	60bb      	str	r3, [r7, #8]
 8004d3e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d4a:	2b40      	cmp	r3, #64	; 0x40
 8004d4c:	f040 80b6 	bne.w	8004ebc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d5c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 8145 	beq.w	8004ff0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	f080 813e 	bcs.w	8004ff0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004d7a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d80:	69db      	ldr	r3, [r3, #28]
 8004d82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d86:	f000 8088 	beq.w	8004e9a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	330c      	adds	r3, #12
 8004d90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004da0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004da8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	330c      	adds	r3, #12
 8004db2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004db6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004dba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004dc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004dc6:	e841 2300 	strex	r3, r2, [r1]
 8004dca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1d9      	bne.n	8004d8a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	3314      	adds	r3, #20
 8004ddc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004de0:	e853 3f00 	ldrex	r3, [r3]
 8004de4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004de6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004de8:	f023 0301 	bic.w	r3, r3, #1
 8004dec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3314      	adds	r3, #20
 8004df6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004dfa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004dfe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e00:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004e02:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e06:	e841 2300 	strex	r3, r2, [r1]
 8004e0a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004e0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1e1      	bne.n	8004dd6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3314      	adds	r3, #20
 8004e18:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e1c:	e853 3f00 	ldrex	r3, [r3]
 8004e20:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004e22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3314      	adds	r3, #20
 8004e32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004e36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004e38:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004e3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004e3e:	e841 2300 	strex	r3, r2, [r1]
 8004e42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004e44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1e3      	bne.n	8004e12 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	330c      	adds	r3, #12
 8004e5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e62:	e853 3f00 	ldrex	r3, [r3]
 8004e66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004e68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e6a:	f023 0310 	bic.w	r3, r3, #16
 8004e6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	330c      	adds	r3, #12
 8004e78:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004e7c:	65ba      	str	r2, [r7, #88]	; 0x58
 8004e7e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e80:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004e82:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e84:	e841 2300 	strex	r3, r2, [r1]
 8004e88:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004e8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e3      	bne.n	8004e58 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7fd ff4e 	bl	8002d36 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	4619      	mov	r1, r3
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 f8b7 	bl	8005024 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004eb6:	e09b      	b.n	8004ff0 <HAL_UART_IRQHandler+0x518>
 8004eb8:	08005103 	.word	0x08005103
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 808e 	beq.w	8004ff4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004ed8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f000 8089 	beq.w	8004ff4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	330c      	adds	r3, #12
 8004ee8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eec:	e853 3f00 	ldrex	r3, [r3]
 8004ef0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ef4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ef8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	330c      	adds	r3, #12
 8004f02:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004f06:	647a      	str	r2, [r7, #68]	; 0x44
 8004f08:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e3      	bne.n	8004ee2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3314      	adds	r3, #20
 8004f20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	623b      	str	r3, [r7, #32]
   return(result);
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	f023 0301 	bic.w	r3, r3, #1
 8004f30:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3314      	adds	r3, #20
 8004f3a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004f3e:	633a      	str	r2, [r7, #48]	; 0x30
 8004f40:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f46:	e841 2300 	strex	r3, r2, [r1]
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1e3      	bne.n	8004f1a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2220      	movs	r2, #32
 8004f56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	330c      	adds	r3, #12
 8004f66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	e853 3f00 	ldrex	r3, [r3]
 8004f6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f023 0310 	bic.w	r3, r3, #16
 8004f76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	330c      	adds	r3, #12
 8004f80:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004f84:	61fa      	str	r2, [r7, #28]
 8004f86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f88:	69b9      	ldr	r1, [r7, #24]
 8004f8a:	69fa      	ldr	r2, [r7, #28]
 8004f8c:	e841 2300 	strex	r3, r2, [r1]
 8004f90:	617b      	str	r3, [r7, #20]
   return(result);
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1e3      	bne.n	8004f60 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2202      	movs	r2, #2
 8004f9c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f9e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f83d 	bl	8005024 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004faa:	e023      	b.n	8004ff4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d009      	beq.n	8004fcc <HAL_UART_IRQHandler+0x4f4>
 8004fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f8b0 	bl	800512a <UART_Transmit_IT>
    return;
 8004fca:	e014      	b.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00e      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
 8004fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 f8f0 	bl	80051ca <UART_EndTransmit_IT>
    return;
 8004fea:	e004      	b.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
    return;
 8004fec:	bf00      	nop
 8004fee:	e002      	b.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
      return;
 8004ff0:	bf00      	nop
 8004ff2:	e000      	b.n	8004ff6 <HAL_UART_IRQHandler+0x51e>
      return;
 8004ff4:	bf00      	nop
  }
}
 8004ff6:	37e8      	adds	r7, #232	; 0xe8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800503c:	b480      	push	{r7}
 800503e:	b095      	sub	sp, #84	; 0x54
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	330c      	adds	r3, #12
 800504a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005056:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800505a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	330c      	adds	r3, #12
 8005062:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005064:	643a      	str	r2, [r7, #64]	; 0x40
 8005066:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800506a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800506c:	e841 2300 	strex	r3, r2, [r1]
 8005070:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1e5      	bne.n	8005044 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3314      	adds	r3, #20
 800507e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005080:	6a3b      	ldr	r3, [r7, #32]
 8005082:	e853 3f00 	ldrex	r3, [r3]
 8005086:	61fb      	str	r3, [r7, #28]
   return(result);
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f023 0301 	bic.w	r3, r3, #1
 800508e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	3314      	adds	r3, #20
 8005096:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005098:	62fa      	str	r2, [r7, #44]	; 0x2c
 800509a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800509e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050a0:	e841 2300 	strex	r3, r2, [r1]
 80050a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e5      	bne.n	8005078 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d119      	bne.n	80050e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	330c      	adds	r3, #12
 80050ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	e853 3f00 	ldrex	r3, [r3]
 80050c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f023 0310 	bic.w	r3, r3, #16
 80050ca:	647b      	str	r3, [r7, #68]	; 0x44
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	330c      	adds	r3, #12
 80050d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050d4:	61ba      	str	r2, [r7, #24]
 80050d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d8:	6979      	ldr	r1, [r7, #20]
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	e841 2300 	strex	r3, r2, [r1]
 80050e0:	613b      	str	r3, [r7, #16]
   return(result);
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1e5      	bne.n	80050b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80050f6:	bf00      	nop
 80050f8:	3754      	adds	r7, #84	; 0x54
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b084      	sub	sp, #16
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800510e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800511c:	68f8      	ldr	r0, [r7, #12]
 800511e:	f7ff ff77 	bl	8005010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005122:	bf00      	nop
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800512a:	b480      	push	{r7}
 800512c:	b085      	sub	sp, #20
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005138:	b2db      	uxtb	r3, r3
 800513a:	2b21      	cmp	r3, #33	; 0x21
 800513c:	d13e      	bne.n	80051bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005146:	d114      	bne.n	8005172 <UART_Transmit_IT+0x48>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d110      	bne.n	8005172 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	881b      	ldrh	r3, [r3, #0]
 800515a:	461a      	mov	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005164:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	1c9a      	adds	r2, r3, #2
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	621a      	str	r2, [r3, #32]
 8005170:	e008      	b.n	8005184 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	1c59      	adds	r1, r3, #1
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	6211      	str	r1, [r2, #32]
 800517c:	781a      	ldrb	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29b      	uxth	r3, r3
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	4619      	mov	r1, r3
 8005192:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10f      	bne.n	80051b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	e000      	b.n	80051be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80051bc:	2302      	movs	r3, #2
  }
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3714      	adds	r7, #20
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr

080051ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b082      	sub	sp, #8
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68da      	ldr	r2, [r3, #12]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7ff ff06 	bl	8004ffc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3708      	adds	r7, #8
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b08c      	sub	sp, #48	; 0x30
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b22      	cmp	r3, #34	; 0x22
 800520c:	f040 80ae 	bne.w	800536c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005218:	d117      	bne.n	800524a <UART_Receive_IT+0x50>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d113      	bne.n	800524a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005222:	2300      	movs	r3, #0
 8005224:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	b29b      	uxth	r3, r3
 8005234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005238:	b29a      	uxth	r2, r3
 800523a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005242:	1c9a      	adds	r2, r3, #2
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	629a      	str	r2, [r3, #40]	; 0x28
 8005248:	e026      	b.n	8005298 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005250:	2300      	movs	r3, #0
 8005252:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800525c:	d007      	beq.n	800526e <UART_Receive_IT+0x74>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10a      	bne.n	800527c <UART_Receive_IT+0x82>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	b2da      	uxtb	r2, r3
 8005276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005278:	701a      	strb	r2, [r3, #0]
 800527a:	e008      	b.n	800528e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	b2db      	uxtb	r3, r3
 8005284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005288:	b2da      	uxtb	r2, r3
 800528a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800528c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800529c:	b29b      	uxth	r3, r3
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	4619      	mov	r1, r3
 80052a6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d15d      	bne.n	8005368 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0220 	bic.w	r2, r2, #32
 80052ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695a      	ldr	r2, [r3, #20]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0201 	bic.w	r2, r2, #1
 80052da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d135      	bne.n	800535e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	330c      	adds	r3, #12
 80052fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	613b      	str	r3, [r7, #16]
   return(result);
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f023 0310 	bic.w	r3, r3, #16
 800530e:	627b      	str	r3, [r7, #36]	; 0x24
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005318:	623a      	str	r2, [r7, #32]
 800531a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	69f9      	ldr	r1, [r7, #28]
 800531e:	6a3a      	ldr	r2, [r7, #32]
 8005320:	e841 2300 	strex	r3, r2, [r1]
 8005324:	61bb      	str	r3, [r7, #24]
   return(result);
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e5      	bne.n	80052f8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0310 	and.w	r3, r3, #16
 8005336:	2b10      	cmp	r3, #16
 8005338:	d10a      	bne.n	8005350 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800533a:	2300      	movs	r3, #0
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60fb      	str	r3, [r7, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005354:	4619      	mov	r1, r3
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff fe64 	bl	8005024 <HAL_UARTEx_RxEventCallback>
 800535c:	e002      	b.n	8005364 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7fc f952 	bl	8001608 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005364:	2300      	movs	r3, #0
 8005366:	e002      	b.n	800536e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005368:	2300      	movs	r3, #0
 800536a:	e000      	b.n	800536e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800536c:	2302      	movs	r3, #2
  }
}
 800536e:	4618      	mov	r0, r3
 8005370:	3730      	adds	r7, #48	; 0x30
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
	...

08005378 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800537c:	b0c0      	sub	sp, #256	; 0x100
 800537e:	af00      	add	r7, sp, #0
 8005380:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005394:	68d9      	ldr	r1, [r3, #12]
 8005396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	ea40 0301 	orr.w	r3, r0, r1
 80053a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	431a      	orrs	r2, r3
 80053b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	431a      	orrs	r2, r3
 80053b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053bc:	69db      	ldr	r3, [r3, #28]
 80053be:	4313      	orrs	r3, r2
 80053c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80053c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80053d0:	f021 010c 	bic.w	r1, r1, #12
 80053d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80053de:	430b      	orrs	r3, r1
 80053e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80053ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f2:	6999      	ldr	r1, [r3, #24]
 80053f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	ea40 0301 	orr.w	r3, r0, r1
 80053fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	4b8f      	ldr	r3, [pc, #572]	; (8005644 <UART_SetConfig+0x2cc>)
 8005408:	429a      	cmp	r2, r3
 800540a:	d005      	beq.n	8005418 <UART_SetConfig+0xa0>
 800540c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	4b8d      	ldr	r3, [pc, #564]	; (8005648 <UART_SetConfig+0x2d0>)
 8005414:	429a      	cmp	r2, r3
 8005416:	d104      	bne.n	8005422 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005418:	f7fe fb02 	bl	8003a20 <HAL_RCC_GetPCLK2Freq>
 800541c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005420:	e003      	b.n	800542a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005422:	f7fe fae9 	bl	80039f8 <HAL_RCC_GetPCLK1Freq>
 8005426:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800542a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005434:	f040 810c 	bne.w	8005650 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005438:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800543c:	2200      	movs	r2, #0
 800543e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005442:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005446:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800544a:	4622      	mov	r2, r4
 800544c:	462b      	mov	r3, r5
 800544e:	1891      	adds	r1, r2, r2
 8005450:	65b9      	str	r1, [r7, #88]	; 0x58
 8005452:	415b      	adcs	r3, r3
 8005454:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005456:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800545a:	4621      	mov	r1, r4
 800545c:	eb12 0801 	adds.w	r8, r2, r1
 8005460:	4629      	mov	r1, r5
 8005462:	eb43 0901 	adc.w	r9, r3, r1
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	f04f 0300 	mov.w	r3, #0
 800546e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005472:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005476:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800547a:	4690      	mov	r8, r2
 800547c:	4699      	mov	r9, r3
 800547e:	4623      	mov	r3, r4
 8005480:	eb18 0303 	adds.w	r3, r8, r3
 8005484:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005488:	462b      	mov	r3, r5
 800548a:	eb49 0303 	adc.w	r3, r9, r3
 800548e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800549e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80054a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80054a6:	460b      	mov	r3, r1
 80054a8:	18db      	adds	r3, r3, r3
 80054aa:	653b      	str	r3, [r7, #80]	; 0x50
 80054ac:	4613      	mov	r3, r2
 80054ae:	eb42 0303 	adc.w	r3, r2, r3
 80054b2:	657b      	str	r3, [r7, #84]	; 0x54
 80054b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80054b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80054bc:	f7fb fb0a 	bl	8000ad4 <__aeabi_uldivmod>
 80054c0:	4602      	mov	r2, r0
 80054c2:	460b      	mov	r3, r1
 80054c4:	4b61      	ldr	r3, [pc, #388]	; (800564c <UART_SetConfig+0x2d4>)
 80054c6:	fba3 2302 	umull	r2, r3, r3, r2
 80054ca:	095b      	lsrs	r3, r3, #5
 80054cc:	011c      	lsls	r4, r3, #4
 80054ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054d2:	2200      	movs	r2, #0
 80054d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80054dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80054e0:	4642      	mov	r2, r8
 80054e2:	464b      	mov	r3, r9
 80054e4:	1891      	adds	r1, r2, r2
 80054e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80054e8:	415b      	adcs	r3, r3
 80054ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80054f0:	4641      	mov	r1, r8
 80054f2:	eb12 0a01 	adds.w	sl, r2, r1
 80054f6:	4649      	mov	r1, r9
 80054f8:	eb43 0b01 	adc.w	fp, r3, r1
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	f04f 0300 	mov.w	r3, #0
 8005504:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005508:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800550c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005510:	4692      	mov	sl, r2
 8005512:	469b      	mov	fp, r3
 8005514:	4643      	mov	r3, r8
 8005516:	eb1a 0303 	adds.w	r3, sl, r3
 800551a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800551e:	464b      	mov	r3, r9
 8005520:	eb4b 0303 	adc.w	r3, fp, r3
 8005524:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005534:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005538:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800553c:	460b      	mov	r3, r1
 800553e:	18db      	adds	r3, r3, r3
 8005540:	643b      	str	r3, [r7, #64]	; 0x40
 8005542:	4613      	mov	r3, r2
 8005544:	eb42 0303 	adc.w	r3, r2, r3
 8005548:	647b      	str	r3, [r7, #68]	; 0x44
 800554a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800554e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005552:	f7fb fabf 	bl	8000ad4 <__aeabi_uldivmod>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4611      	mov	r1, r2
 800555c:	4b3b      	ldr	r3, [pc, #236]	; (800564c <UART_SetConfig+0x2d4>)
 800555e:	fba3 2301 	umull	r2, r3, r3, r1
 8005562:	095b      	lsrs	r3, r3, #5
 8005564:	2264      	movs	r2, #100	; 0x64
 8005566:	fb02 f303 	mul.w	r3, r2, r3
 800556a:	1acb      	subs	r3, r1, r3
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005572:	4b36      	ldr	r3, [pc, #216]	; (800564c <UART_SetConfig+0x2d4>)
 8005574:	fba3 2302 	umull	r2, r3, r3, r2
 8005578:	095b      	lsrs	r3, r3, #5
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005580:	441c      	add	r4, r3
 8005582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005586:	2200      	movs	r2, #0
 8005588:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800558c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005590:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005594:	4642      	mov	r2, r8
 8005596:	464b      	mov	r3, r9
 8005598:	1891      	adds	r1, r2, r2
 800559a:	63b9      	str	r1, [r7, #56]	; 0x38
 800559c:	415b      	adcs	r3, r3
 800559e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80055a4:	4641      	mov	r1, r8
 80055a6:	1851      	adds	r1, r2, r1
 80055a8:	6339      	str	r1, [r7, #48]	; 0x30
 80055aa:	4649      	mov	r1, r9
 80055ac:	414b      	adcs	r3, r1
 80055ae:	637b      	str	r3, [r7, #52]	; 0x34
 80055b0:	f04f 0200 	mov.w	r2, #0
 80055b4:	f04f 0300 	mov.w	r3, #0
 80055b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80055bc:	4659      	mov	r1, fp
 80055be:	00cb      	lsls	r3, r1, #3
 80055c0:	4651      	mov	r1, sl
 80055c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055c6:	4651      	mov	r1, sl
 80055c8:	00ca      	lsls	r2, r1, #3
 80055ca:	4610      	mov	r0, r2
 80055cc:	4619      	mov	r1, r3
 80055ce:	4603      	mov	r3, r0
 80055d0:	4642      	mov	r2, r8
 80055d2:	189b      	adds	r3, r3, r2
 80055d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055d8:	464b      	mov	r3, r9
 80055da:	460a      	mov	r2, r1
 80055dc:	eb42 0303 	adc.w	r3, r2, r3
 80055e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80055f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80055f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80055f8:	460b      	mov	r3, r1
 80055fa:	18db      	adds	r3, r3, r3
 80055fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80055fe:	4613      	mov	r3, r2
 8005600:	eb42 0303 	adc.w	r3, r2, r3
 8005604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005606:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800560a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800560e:	f7fb fa61 	bl	8000ad4 <__aeabi_uldivmod>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	4b0d      	ldr	r3, [pc, #52]	; (800564c <UART_SetConfig+0x2d4>)
 8005618:	fba3 1302 	umull	r1, r3, r3, r2
 800561c:	095b      	lsrs	r3, r3, #5
 800561e:	2164      	movs	r1, #100	; 0x64
 8005620:	fb01 f303 	mul.w	r3, r1, r3
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	00db      	lsls	r3, r3, #3
 8005628:	3332      	adds	r3, #50	; 0x32
 800562a:	4a08      	ldr	r2, [pc, #32]	; (800564c <UART_SetConfig+0x2d4>)
 800562c:	fba2 2303 	umull	r2, r3, r2, r3
 8005630:	095b      	lsrs	r3, r3, #5
 8005632:	f003 0207 	and.w	r2, r3, #7
 8005636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4422      	add	r2, r4
 800563e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005640:	e106      	b.n	8005850 <UART_SetConfig+0x4d8>
 8005642:	bf00      	nop
 8005644:	40011000 	.word	0x40011000
 8005648:	40011400 	.word	0x40011400
 800564c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005650:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005654:	2200      	movs	r2, #0
 8005656:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800565a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800565e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005662:	4642      	mov	r2, r8
 8005664:	464b      	mov	r3, r9
 8005666:	1891      	adds	r1, r2, r2
 8005668:	6239      	str	r1, [r7, #32]
 800566a:	415b      	adcs	r3, r3
 800566c:	627b      	str	r3, [r7, #36]	; 0x24
 800566e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005672:	4641      	mov	r1, r8
 8005674:	1854      	adds	r4, r2, r1
 8005676:	4649      	mov	r1, r9
 8005678:	eb43 0501 	adc.w	r5, r3, r1
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	f04f 0300 	mov.w	r3, #0
 8005684:	00eb      	lsls	r3, r5, #3
 8005686:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800568a:	00e2      	lsls	r2, r4, #3
 800568c:	4614      	mov	r4, r2
 800568e:	461d      	mov	r5, r3
 8005690:	4643      	mov	r3, r8
 8005692:	18e3      	adds	r3, r4, r3
 8005694:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005698:	464b      	mov	r3, r9
 800569a:	eb45 0303 	adc.w	r3, r5, r3
 800569e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80056a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80056ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80056b2:	f04f 0200 	mov.w	r2, #0
 80056b6:	f04f 0300 	mov.w	r3, #0
 80056ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80056be:	4629      	mov	r1, r5
 80056c0:	008b      	lsls	r3, r1, #2
 80056c2:	4621      	mov	r1, r4
 80056c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056c8:	4621      	mov	r1, r4
 80056ca:	008a      	lsls	r2, r1, #2
 80056cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80056d0:	f7fb fa00 	bl	8000ad4 <__aeabi_uldivmod>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	4b60      	ldr	r3, [pc, #384]	; (800585c <UART_SetConfig+0x4e4>)
 80056da:	fba3 2302 	umull	r2, r3, r3, r2
 80056de:	095b      	lsrs	r3, r3, #5
 80056e0:	011c      	lsls	r4, r3, #4
 80056e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056e6:	2200      	movs	r2, #0
 80056e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80056ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80056f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80056f4:	4642      	mov	r2, r8
 80056f6:	464b      	mov	r3, r9
 80056f8:	1891      	adds	r1, r2, r2
 80056fa:	61b9      	str	r1, [r7, #24]
 80056fc:	415b      	adcs	r3, r3
 80056fe:	61fb      	str	r3, [r7, #28]
 8005700:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005704:	4641      	mov	r1, r8
 8005706:	1851      	adds	r1, r2, r1
 8005708:	6139      	str	r1, [r7, #16]
 800570a:	4649      	mov	r1, r9
 800570c:	414b      	adcs	r3, r1
 800570e:	617b      	str	r3, [r7, #20]
 8005710:	f04f 0200 	mov.w	r2, #0
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800571c:	4659      	mov	r1, fp
 800571e:	00cb      	lsls	r3, r1, #3
 8005720:	4651      	mov	r1, sl
 8005722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005726:	4651      	mov	r1, sl
 8005728:	00ca      	lsls	r2, r1, #3
 800572a:	4610      	mov	r0, r2
 800572c:	4619      	mov	r1, r3
 800572e:	4603      	mov	r3, r0
 8005730:	4642      	mov	r2, r8
 8005732:	189b      	adds	r3, r3, r2
 8005734:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005738:	464b      	mov	r3, r9
 800573a:	460a      	mov	r2, r1
 800573c:	eb42 0303 	adc.w	r3, r2, r3
 8005740:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	67bb      	str	r3, [r7, #120]	; 0x78
 800574e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005750:	f04f 0200 	mov.w	r2, #0
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800575c:	4649      	mov	r1, r9
 800575e:	008b      	lsls	r3, r1, #2
 8005760:	4641      	mov	r1, r8
 8005762:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005766:	4641      	mov	r1, r8
 8005768:	008a      	lsls	r2, r1, #2
 800576a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800576e:	f7fb f9b1 	bl	8000ad4 <__aeabi_uldivmod>
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4611      	mov	r1, r2
 8005778:	4b38      	ldr	r3, [pc, #224]	; (800585c <UART_SetConfig+0x4e4>)
 800577a:	fba3 2301 	umull	r2, r3, r3, r1
 800577e:	095b      	lsrs	r3, r3, #5
 8005780:	2264      	movs	r2, #100	; 0x64
 8005782:	fb02 f303 	mul.w	r3, r2, r3
 8005786:	1acb      	subs	r3, r1, r3
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	3332      	adds	r3, #50	; 0x32
 800578c:	4a33      	ldr	r2, [pc, #204]	; (800585c <UART_SetConfig+0x4e4>)
 800578e:	fba2 2303 	umull	r2, r3, r2, r3
 8005792:	095b      	lsrs	r3, r3, #5
 8005794:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005798:	441c      	add	r4, r3
 800579a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800579e:	2200      	movs	r2, #0
 80057a0:	673b      	str	r3, [r7, #112]	; 0x70
 80057a2:	677a      	str	r2, [r7, #116]	; 0x74
 80057a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80057a8:	4642      	mov	r2, r8
 80057aa:	464b      	mov	r3, r9
 80057ac:	1891      	adds	r1, r2, r2
 80057ae:	60b9      	str	r1, [r7, #8]
 80057b0:	415b      	adcs	r3, r3
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057b8:	4641      	mov	r1, r8
 80057ba:	1851      	adds	r1, r2, r1
 80057bc:	6039      	str	r1, [r7, #0]
 80057be:	4649      	mov	r1, r9
 80057c0:	414b      	adcs	r3, r1
 80057c2:	607b      	str	r3, [r7, #4]
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	f04f 0300 	mov.w	r3, #0
 80057cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80057d0:	4659      	mov	r1, fp
 80057d2:	00cb      	lsls	r3, r1, #3
 80057d4:	4651      	mov	r1, sl
 80057d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057da:	4651      	mov	r1, sl
 80057dc:	00ca      	lsls	r2, r1, #3
 80057de:	4610      	mov	r0, r2
 80057e0:	4619      	mov	r1, r3
 80057e2:	4603      	mov	r3, r0
 80057e4:	4642      	mov	r2, r8
 80057e6:	189b      	adds	r3, r3, r2
 80057e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80057ea:	464b      	mov	r3, r9
 80057ec:	460a      	mov	r2, r1
 80057ee:	eb42 0303 	adc.w	r3, r2, r3
 80057f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	663b      	str	r3, [r7, #96]	; 0x60
 80057fe:	667a      	str	r2, [r7, #100]	; 0x64
 8005800:	f04f 0200 	mov.w	r2, #0
 8005804:	f04f 0300 	mov.w	r3, #0
 8005808:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800580c:	4649      	mov	r1, r9
 800580e:	008b      	lsls	r3, r1, #2
 8005810:	4641      	mov	r1, r8
 8005812:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005816:	4641      	mov	r1, r8
 8005818:	008a      	lsls	r2, r1, #2
 800581a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800581e:	f7fb f959 	bl	8000ad4 <__aeabi_uldivmod>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	4b0d      	ldr	r3, [pc, #52]	; (800585c <UART_SetConfig+0x4e4>)
 8005828:	fba3 1302 	umull	r1, r3, r3, r2
 800582c:	095b      	lsrs	r3, r3, #5
 800582e:	2164      	movs	r1, #100	; 0x64
 8005830:	fb01 f303 	mul.w	r3, r1, r3
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	3332      	adds	r3, #50	; 0x32
 800583a:	4a08      	ldr	r2, [pc, #32]	; (800585c <UART_SetConfig+0x4e4>)
 800583c:	fba2 2303 	umull	r2, r3, r2, r3
 8005840:	095b      	lsrs	r3, r3, #5
 8005842:	f003 020f 	and.w	r2, r3, #15
 8005846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4422      	add	r2, r4
 800584e:	609a      	str	r2, [r3, #8]
}
 8005850:	bf00      	nop
 8005852:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005856:	46bd      	mov	sp, r7
 8005858:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800585c:	51eb851f 	.word	0x51eb851f

08005860 <memset>:
 8005860:	4402      	add	r2, r0
 8005862:	4603      	mov	r3, r0
 8005864:	4293      	cmp	r3, r2
 8005866:	d100      	bne.n	800586a <memset+0xa>
 8005868:	4770      	bx	lr
 800586a:	f803 1b01 	strb.w	r1, [r3], #1
 800586e:	e7f9      	b.n	8005864 <memset+0x4>

08005870 <__libc_init_array>:
 8005870:	b570      	push	{r4, r5, r6, lr}
 8005872:	4d0d      	ldr	r5, [pc, #52]	; (80058a8 <__libc_init_array+0x38>)
 8005874:	4c0d      	ldr	r4, [pc, #52]	; (80058ac <__libc_init_array+0x3c>)
 8005876:	1b64      	subs	r4, r4, r5
 8005878:	10a4      	asrs	r4, r4, #2
 800587a:	2600      	movs	r6, #0
 800587c:	42a6      	cmp	r6, r4
 800587e:	d109      	bne.n	8005894 <__libc_init_array+0x24>
 8005880:	4d0b      	ldr	r5, [pc, #44]	; (80058b0 <__libc_init_array+0x40>)
 8005882:	4c0c      	ldr	r4, [pc, #48]	; (80058b4 <__libc_init_array+0x44>)
 8005884:	f001 f8ac 	bl	80069e0 <_init>
 8005888:	1b64      	subs	r4, r4, r5
 800588a:	10a4      	asrs	r4, r4, #2
 800588c:	2600      	movs	r6, #0
 800588e:	42a6      	cmp	r6, r4
 8005890:	d105      	bne.n	800589e <__libc_init_array+0x2e>
 8005892:	bd70      	pop	{r4, r5, r6, pc}
 8005894:	f855 3b04 	ldr.w	r3, [r5], #4
 8005898:	4798      	blx	r3
 800589a:	3601      	adds	r6, #1
 800589c:	e7ee      	b.n	800587c <__libc_init_array+0xc>
 800589e:	f855 3b04 	ldr.w	r3, [r5], #4
 80058a2:	4798      	blx	r3
 80058a4:	3601      	adds	r6, #1
 80058a6:	e7f2      	b.n	800588e <__libc_init_array+0x1e>
 80058a8:	08006bf0 	.word	0x08006bf0
 80058ac:	08006bf0 	.word	0x08006bf0
 80058b0:	08006bf0 	.word	0x08006bf0
 80058b4:	08006bf4 	.word	0x08006bf4

080058b8 <cos>:
 80058b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80058ba:	ec53 2b10 	vmov	r2, r3, d0
 80058be:	4826      	ldr	r0, [pc, #152]	; (8005958 <cos+0xa0>)
 80058c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80058c4:	4281      	cmp	r1, r0
 80058c6:	dc06      	bgt.n	80058d6 <cos+0x1e>
 80058c8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8005950 <cos+0x98>
 80058cc:	b005      	add	sp, #20
 80058ce:	f85d eb04 	ldr.w	lr, [sp], #4
 80058d2:	f000 b89d 	b.w	8005a10 <__kernel_cos>
 80058d6:	4821      	ldr	r0, [pc, #132]	; (800595c <cos+0xa4>)
 80058d8:	4281      	cmp	r1, r0
 80058da:	dd09      	ble.n	80058f0 <cos+0x38>
 80058dc:	ee10 0a10 	vmov	r0, s0
 80058e0:	4619      	mov	r1, r3
 80058e2:	f7fa fc7d 	bl	80001e0 <__aeabi_dsub>
 80058e6:	ec41 0b10 	vmov	d0, r0, r1
 80058ea:	b005      	add	sp, #20
 80058ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80058f0:	4668      	mov	r0, sp
 80058f2:	f000 fa15 	bl	8005d20 <__ieee754_rem_pio2>
 80058f6:	f000 0003 	and.w	r0, r0, #3
 80058fa:	2801      	cmp	r0, #1
 80058fc:	d00b      	beq.n	8005916 <cos+0x5e>
 80058fe:	2802      	cmp	r0, #2
 8005900:	d016      	beq.n	8005930 <cos+0x78>
 8005902:	b9e0      	cbnz	r0, 800593e <cos+0x86>
 8005904:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005908:	ed9d 0b00 	vldr	d0, [sp]
 800590c:	f000 f880 	bl	8005a10 <__kernel_cos>
 8005910:	ec51 0b10 	vmov	r0, r1, d0
 8005914:	e7e7      	b.n	80058e6 <cos+0x2e>
 8005916:	ed9d 1b02 	vldr	d1, [sp, #8]
 800591a:	ed9d 0b00 	vldr	d0, [sp]
 800591e:	f000 f93f 	bl	8005ba0 <__kernel_sin>
 8005922:	ec53 2b10 	vmov	r2, r3, d0
 8005926:	ee10 0a10 	vmov	r0, s0
 800592a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800592e:	e7da      	b.n	80058e6 <cos+0x2e>
 8005930:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005934:	ed9d 0b00 	vldr	d0, [sp]
 8005938:	f000 f86a 	bl	8005a10 <__kernel_cos>
 800593c:	e7f1      	b.n	8005922 <cos+0x6a>
 800593e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005942:	ed9d 0b00 	vldr	d0, [sp]
 8005946:	2001      	movs	r0, #1
 8005948:	f000 f92a 	bl	8005ba0 <__kernel_sin>
 800594c:	e7e0      	b.n	8005910 <cos+0x58>
 800594e:	bf00      	nop
	...
 8005958:	3fe921fb 	.word	0x3fe921fb
 800595c:	7fefffff 	.word	0x7fefffff

08005960 <sin>:
 8005960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005962:	ec53 2b10 	vmov	r2, r3, d0
 8005966:	4828      	ldr	r0, [pc, #160]	; (8005a08 <sin+0xa8>)
 8005968:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800596c:	4281      	cmp	r1, r0
 800596e:	dc07      	bgt.n	8005980 <sin+0x20>
 8005970:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8005a00 <sin+0xa0>
 8005974:	2000      	movs	r0, #0
 8005976:	b005      	add	sp, #20
 8005978:	f85d eb04 	ldr.w	lr, [sp], #4
 800597c:	f000 b910 	b.w	8005ba0 <__kernel_sin>
 8005980:	4822      	ldr	r0, [pc, #136]	; (8005a0c <sin+0xac>)
 8005982:	4281      	cmp	r1, r0
 8005984:	dd09      	ble.n	800599a <sin+0x3a>
 8005986:	ee10 0a10 	vmov	r0, s0
 800598a:	4619      	mov	r1, r3
 800598c:	f7fa fc28 	bl	80001e0 <__aeabi_dsub>
 8005990:	ec41 0b10 	vmov	d0, r0, r1
 8005994:	b005      	add	sp, #20
 8005996:	f85d fb04 	ldr.w	pc, [sp], #4
 800599a:	4668      	mov	r0, sp
 800599c:	f000 f9c0 	bl	8005d20 <__ieee754_rem_pio2>
 80059a0:	f000 0003 	and.w	r0, r0, #3
 80059a4:	2801      	cmp	r0, #1
 80059a6:	d00c      	beq.n	80059c2 <sin+0x62>
 80059a8:	2802      	cmp	r0, #2
 80059aa:	d011      	beq.n	80059d0 <sin+0x70>
 80059ac:	b9f0      	cbnz	r0, 80059ec <sin+0x8c>
 80059ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80059b2:	ed9d 0b00 	vldr	d0, [sp]
 80059b6:	2001      	movs	r0, #1
 80059b8:	f000 f8f2 	bl	8005ba0 <__kernel_sin>
 80059bc:	ec51 0b10 	vmov	r0, r1, d0
 80059c0:	e7e6      	b.n	8005990 <sin+0x30>
 80059c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80059c6:	ed9d 0b00 	vldr	d0, [sp]
 80059ca:	f000 f821 	bl	8005a10 <__kernel_cos>
 80059ce:	e7f5      	b.n	80059bc <sin+0x5c>
 80059d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80059d4:	ed9d 0b00 	vldr	d0, [sp]
 80059d8:	2001      	movs	r0, #1
 80059da:	f000 f8e1 	bl	8005ba0 <__kernel_sin>
 80059de:	ec53 2b10 	vmov	r2, r3, d0
 80059e2:	ee10 0a10 	vmov	r0, s0
 80059e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80059ea:	e7d1      	b.n	8005990 <sin+0x30>
 80059ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 80059f0:	ed9d 0b00 	vldr	d0, [sp]
 80059f4:	f000 f80c 	bl	8005a10 <__kernel_cos>
 80059f8:	e7f1      	b.n	80059de <sin+0x7e>
 80059fa:	bf00      	nop
 80059fc:	f3af 8000 	nop.w
	...
 8005a08:	3fe921fb 	.word	0x3fe921fb
 8005a0c:	7fefffff 	.word	0x7fefffff

08005a10 <__kernel_cos>:
 8005a10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a14:	ec57 6b10 	vmov	r6, r7, d0
 8005a18:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005a1c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8005a20:	ed8d 1b00 	vstr	d1, [sp]
 8005a24:	da07      	bge.n	8005a36 <__kernel_cos+0x26>
 8005a26:	ee10 0a10 	vmov	r0, s0
 8005a2a:	4639      	mov	r1, r7
 8005a2c:	f7fb f82a 	bl	8000a84 <__aeabi_d2iz>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	f000 8088 	beq.w	8005b46 <__kernel_cos+0x136>
 8005a36:	4632      	mov	r2, r6
 8005a38:	463b      	mov	r3, r7
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	4639      	mov	r1, r7
 8005a3e:	f7fa fd87 	bl	8000550 <__aeabi_dmul>
 8005a42:	4b51      	ldr	r3, [pc, #324]	; (8005b88 <__kernel_cos+0x178>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	4604      	mov	r4, r0
 8005a48:	460d      	mov	r5, r1
 8005a4a:	f7fa fd81 	bl	8000550 <__aeabi_dmul>
 8005a4e:	a340      	add	r3, pc, #256	; (adr r3, 8005b50 <__kernel_cos+0x140>)
 8005a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a54:	4682      	mov	sl, r0
 8005a56:	468b      	mov	fp, r1
 8005a58:	4620      	mov	r0, r4
 8005a5a:	4629      	mov	r1, r5
 8005a5c:	f7fa fd78 	bl	8000550 <__aeabi_dmul>
 8005a60:	a33d      	add	r3, pc, #244	; (adr r3, 8005b58 <__kernel_cos+0x148>)
 8005a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a66:	f7fa fbbd 	bl	80001e4 <__adddf3>
 8005a6a:	4622      	mov	r2, r4
 8005a6c:	462b      	mov	r3, r5
 8005a6e:	f7fa fd6f 	bl	8000550 <__aeabi_dmul>
 8005a72:	a33b      	add	r3, pc, #236	; (adr r3, 8005b60 <__kernel_cos+0x150>)
 8005a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a78:	f7fa fbb2 	bl	80001e0 <__aeabi_dsub>
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	462b      	mov	r3, r5
 8005a80:	f7fa fd66 	bl	8000550 <__aeabi_dmul>
 8005a84:	a338      	add	r3, pc, #224	; (adr r3, 8005b68 <__kernel_cos+0x158>)
 8005a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a8a:	f7fa fbab 	bl	80001e4 <__adddf3>
 8005a8e:	4622      	mov	r2, r4
 8005a90:	462b      	mov	r3, r5
 8005a92:	f7fa fd5d 	bl	8000550 <__aeabi_dmul>
 8005a96:	a336      	add	r3, pc, #216	; (adr r3, 8005b70 <__kernel_cos+0x160>)
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f7fa fba0 	bl	80001e0 <__aeabi_dsub>
 8005aa0:	4622      	mov	r2, r4
 8005aa2:	462b      	mov	r3, r5
 8005aa4:	f7fa fd54 	bl	8000550 <__aeabi_dmul>
 8005aa8:	a333      	add	r3, pc, #204	; (adr r3, 8005b78 <__kernel_cos+0x168>)
 8005aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aae:	f7fa fb99 	bl	80001e4 <__adddf3>
 8005ab2:	4622      	mov	r2, r4
 8005ab4:	462b      	mov	r3, r5
 8005ab6:	f7fa fd4b 	bl	8000550 <__aeabi_dmul>
 8005aba:	4622      	mov	r2, r4
 8005abc:	462b      	mov	r3, r5
 8005abe:	f7fa fd47 	bl	8000550 <__aeabi_dmul>
 8005ac2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	460d      	mov	r5, r1
 8005aca:	4630      	mov	r0, r6
 8005acc:	4639      	mov	r1, r7
 8005ace:	f7fa fd3f 	bl	8000550 <__aeabi_dmul>
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	4629      	mov	r1, r5
 8005ad8:	4620      	mov	r0, r4
 8005ada:	f7fa fb81 	bl	80001e0 <__aeabi_dsub>
 8005ade:	4b2b      	ldr	r3, [pc, #172]	; (8005b8c <__kernel_cos+0x17c>)
 8005ae0:	4598      	cmp	r8, r3
 8005ae2:	4606      	mov	r6, r0
 8005ae4:	460f      	mov	r7, r1
 8005ae6:	dc10      	bgt.n	8005b0a <__kernel_cos+0xfa>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	4650      	mov	r0, sl
 8005aee:	4659      	mov	r1, fp
 8005af0:	f7fa fb76 	bl	80001e0 <__aeabi_dsub>
 8005af4:	460b      	mov	r3, r1
 8005af6:	4926      	ldr	r1, [pc, #152]	; (8005b90 <__kernel_cos+0x180>)
 8005af8:	4602      	mov	r2, r0
 8005afa:	2000      	movs	r0, #0
 8005afc:	f7fa fb70 	bl	80001e0 <__aeabi_dsub>
 8005b00:	ec41 0b10 	vmov	d0, r0, r1
 8005b04:	b003      	add	sp, #12
 8005b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b0a:	4b22      	ldr	r3, [pc, #136]	; (8005b94 <__kernel_cos+0x184>)
 8005b0c:	4920      	ldr	r1, [pc, #128]	; (8005b90 <__kernel_cos+0x180>)
 8005b0e:	4598      	cmp	r8, r3
 8005b10:	bfcc      	ite	gt
 8005b12:	4d21      	ldrgt	r5, [pc, #132]	; (8005b98 <__kernel_cos+0x188>)
 8005b14:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8005b18:	2400      	movs	r4, #0
 8005b1a:	4622      	mov	r2, r4
 8005b1c:	462b      	mov	r3, r5
 8005b1e:	2000      	movs	r0, #0
 8005b20:	f7fa fb5e 	bl	80001e0 <__aeabi_dsub>
 8005b24:	4622      	mov	r2, r4
 8005b26:	4680      	mov	r8, r0
 8005b28:	4689      	mov	r9, r1
 8005b2a:	462b      	mov	r3, r5
 8005b2c:	4650      	mov	r0, sl
 8005b2e:	4659      	mov	r1, fp
 8005b30:	f7fa fb56 	bl	80001e0 <__aeabi_dsub>
 8005b34:	4632      	mov	r2, r6
 8005b36:	463b      	mov	r3, r7
 8005b38:	f7fa fb52 	bl	80001e0 <__aeabi_dsub>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	4640      	mov	r0, r8
 8005b42:	4649      	mov	r1, r9
 8005b44:	e7da      	b.n	8005afc <__kernel_cos+0xec>
 8005b46:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8005b80 <__kernel_cos+0x170>
 8005b4a:	e7db      	b.n	8005b04 <__kernel_cos+0xf4>
 8005b4c:	f3af 8000 	nop.w
 8005b50:	be8838d4 	.word	0xbe8838d4
 8005b54:	bda8fae9 	.word	0xbda8fae9
 8005b58:	bdb4b1c4 	.word	0xbdb4b1c4
 8005b5c:	3e21ee9e 	.word	0x3e21ee9e
 8005b60:	809c52ad 	.word	0x809c52ad
 8005b64:	3e927e4f 	.word	0x3e927e4f
 8005b68:	19cb1590 	.word	0x19cb1590
 8005b6c:	3efa01a0 	.word	0x3efa01a0
 8005b70:	16c15177 	.word	0x16c15177
 8005b74:	3f56c16c 	.word	0x3f56c16c
 8005b78:	5555554c 	.word	0x5555554c
 8005b7c:	3fa55555 	.word	0x3fa55555
 8005b80:	00000000 	.word	0x00000000
 8005b84:	3ff00000 	.word	0x3ff00000
 8005b88:	3fe00000 	.word	0x3fe00000
 8005b8c:	3fd33332 	.word	0x3fd33332
 8005b90:	3ff00000 	.word	0x3ff00000
 8005b94:	3fe90000 	.word	0x3fe90000
 8005b98:	3fd20000 	.word	0x3fd20000
 8005b9c:	00000000 	.word	0x00000000

08005ba0 <__kernel_sin>:
 8005ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba4:	ed2d 8b04 	vpush	{d8-d9}
 8005ba8:	eeb0 8a41 	vmov.f32	s16, s2
 8005bac:	eef0 8a61 	vmov.f32	s17, s3
 8005bb0:	ec55 4b10 	vmov	r4, r5, d0
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005bba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005bbe:	9001      	str	r0, [sp, #4]
 8005bc0:	da06      	bge.n	8005bd0 <__kernel_sin+0x30>
 8005bc2:	ee10 0a10 	vmov	r0, s0
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	f7fa ff5c 	bl	8000a84 <__aeabi_d2iz>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	d051      	beq.n	8005c74 <__kernel_sin+0xd4>
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	462b      	mov	r3, r5
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	f7fa fcba 	bl	8000550 <__aeabi_dmul>
 8005bdc:	4682      	mov	sl, r0
 8005bde:	468b      	mov	fp, r1
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4620      	mov	r0, r4
 8005be6:	4629      	mov	r1, r5
 8005be8:	f7fa fcb2 	bl	8000550 <__aeabi_dmul>
 8005bec:	a341      	add	r3, pc, #260	; (adr r3, 8005cf4 <__kernel_sin+0x154>)
 8005bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf2:	4680      	mov	r8, r0
 8005bf4:	4689      	mov	r9, r1
 8005bf6:	4650      	mov	r0, sl
 8005bf8:	4659      	mov	r1, fp
 8005bfa:	f7fa fca9 	bl	8000550 <__aeabi_dmul>
 8005bfe:	a33f      	add	r3, pc, #252	; (adr r3, 8005cfc <__kernel_sin+0x15c>)
 8005c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c04:	f7fa faec 	bl	80001e0 <__aeabi_dsub>
 8005c08:	4652      	mov	r2, sl
 8005c0a:	465b      	mov	r3, fp
 8005c0c:	f7fa fca0 	bl	8000550 <__aeabi_dmul>
 8005c10:	a33c      	add	r3, pc, #240	; (adr r3, 8005d04 <__kernel_sin+0x164>)
 8005c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c16:	f7fa fae5 	bl	80001e4 <__adddf3>
 8005c1a:	4652      	mov	r2, sl
 8005c1c:	465b      	mov	r3, fp
 8005c1e:	f7fa fc97 	bl	8000550 <__aeabi_dmul>
 8005c22:	a33a      	add	r3, pc, #232	; (adr r3, 8005d0c <__kernel_sin+0x16c>)
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	f7fa fada 	bl	80001e0 <__aeabi_dsub>
 8005c2c:	4652      	mov	r2, sl
 8005c2e:	465b      	mov	r3, fp
 8005c30:	f7fa fc8e 	bl	8000550 <__aeabi_dmul>
 8005c34:	a337      	add	r3, pc, #220	; (adr r3, 8005d14 <__kernel_sin+0x174>)
 8005c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3a:	f7fa fad3 	bl	80001e4 <__adddf3>
 8005c3e:	9b01      	ldr	r3, [sp, #4]
 8005c40:	4606      	mov	r6, r0
 8005c42:	460f      	mov	r7, r1
 8005c44:	b9eb      	cbnz	r3, 8005c82 <__kernel_sin+0xe2>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4650      	mov	r0, sl
 8005c4c:	4659      	mov	r1, fp
 8005c4e:	f7fa fc7f 	bl	8000550 <__aeabi_dmul>
 8005c52:	a325      	add	r3, pc, #148	; (adr r3, 8005ce8 <__kernel_sin+0x148>)
 8005c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c58:	f7fa fac2 	bl	80001e0 <__aeabi_dsub>
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	464b      	mov	r3, r9
 8005c60:	f7fa fc76 	bl	8000550 <__aeabi_dmul>
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	4620      	mov	r0, r4
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	f7fa faba 	bl	80001e4 <__adddf3>
 8005c70:	4604      	mov	r4, r0
 8005c72:	460d      	mov	r5, r1
 8005c74:	ec45 4b10 	vmov	d0, r4, r5
 8005c78:	b003      	add	sp, #12
 8005c7a:	ecbd 8b04 	vpop	{d8-d9}
 8005c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c82:	4b1b      	ldr	r3, [pc, #108]	; (8005cf0 <__kernel_sin+0x150>)
 8005c84:	ec51 0b18 	vmov	r0, r1, d8
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f7fa fc61 	bl	8000550 <__aeabi_dmul>
 8005c8e:	4632      	mov	r2, r6
 8005c90:	ec41 0b19 	vmov	d9, r0, r1
 8005c94:	463b      	mov	r3, r7
 8005c96:	4640      	mov	r0, r8
 8005c98:	4649      	mov	r1, r9
 8005c9a:	f7fa fc59 	bl	8000550 <__aeabi_dmul>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	ec51 0b19 	vmov	r0, r1, d9
 8005ca6:	f7fa fa9b 	bl	80001e0 <__aeabi_dsub>
 8005caa:	4652      	mov	r2, sl
 8005cac:	465b      	mov	r3, fp
 8005cae:	f7fa fc4f 	bl	8000550 <__aeabi_dmul>
 8005cb2:	ec53 2b18 	vmov	r2, r3, d8
 8005cb6:	f7fa fa93 	bl	80001e0 <__aeabi_dsub>
 8005cba:	a30b      	add	r3, pc, #44	; (adr r3, 8005ce8 <__kernel_sin+0x148>)
 8005cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc0:	4606      	mov	r6, r0
 8005cc2:	460f      	mov	r7, r1
 8005cc4:	4640      	mov	r0, r8
 8005cc6:	4649      	mov	r1, r9
 8005cc8:	f7fa fc42 	bl	8000550 <__aeabi_dmul>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	4639      	mov	r1, r7
 8005cd4:	f7fa fa86 	bl	80001e4 <__adddf3>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4620      	mov	r0, r4
 8005cde:	4629      	mov	r1, r5
 8005ce0:	f7fa fa7e 	bl	80001e0 <__aeabi_dsub>
 8005ce4:	e7c4      	b.n	8005c70 <__kernel_sin+0xd0>
 8005ce6:	bf00      	nop
 8005ce8:	55555549 	.word	0x55555549
 8005cec:	3fc55555 	.word	0x3fc55555
 8005cf0:	3fe00000 	.word	0x3fe00000
 8005cf4:	5acfd57c 	.word	0x5acfd57c
 8005cf8:	3de5d93a 	.word	0x3de5d93a
 8005cfc:	8a2b9ceb 	.word	0x8a2b9ceb
 8005d00:	3e5ae5e6 	.word	0x3e5ae5e6
 8005d04:	57b1fe7d 	.word	0x57b1fe7d
 8005d08:	3ec71de3 	.word	0x3ec71de3
 8005d0c:	19c161d5 	.word	0x19c161d5
 8005d10:	3f2a01a0 	.word	0x3f2a01a0
 8005d14:	1110f8a6 	.word	0x1110f8a6
 8005d18:	3f811111 	.word	0x3f811111
 8005d1c:	00000000 	.word	0x00000000

08005d20 <__ieee754_rem_pio2>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	ed2d 8b02 	vpush	{d8}
 8005d28:	ec55 4b10 	vmov	r4, r5, d0
 8005d2c:	4bca      	ldr	r3, [pc, #808]	; (8006058 <__ieee754_rem_pio2+0x338>)
 8005d2e:	b08b      	sub	sp, #44	; 0x2c
 8005d30:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8005d34:	4598      	cmp	r8, r3
 8005d36:	4682      	mov	sl, r0
 8005d38:	9502      	str	r5, [sp, #8]
 8005d3a:	dc08      	bgt.n	8005d4e <__ieee754_rem_pio2+0x2e>
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	2300      	movs	r3, #0
 8005d40:	ed80 0b00 	vstr	d0, [r0]
 8005d44:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005d48:	f04f 0b00 	mov.w	fp, #0
 8005d4c:	e028      	b.n	8005da0 <__ieee754_rem_pio2+0x80>
 8005d4e:	4bc3      	ldr	r3, [pc, #780]	; (800605c <__ieee754_rem_pio2+0x33c>)
 8005d50:	4598      	cmp	r8, r3
 8005d52:	dc78      	bgt.n	8005e46 <__ieee754_rem_pio2+0x126>
 8005d54:	9b02      	ldr	r3, [sp, #8]
 8005d56:	4ec2      	ldr	r6, [pc, #776]	; (8006060 <__ieee754_rem_pio2+0x340>)
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	ee10 0a10 	vmov	r0, s0
 8005d5e:	a3b0      	add	r3, pc, #704	; (adr r3, 8006020 <__ieee754_rem_pio2+0x300>)
 8005d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d64:	4629      	mov	r1, r5
 8005d66:	dd39      	ble.n	8005ddc <__ieee754_rem_pio2+0xbc>
 8005d68:	f7fa fa3a 	bl	80001e0 <__aeabi_dsub>
 8005d6c:	45b0      	cmp	r8, r6
 8005d6e:	4604      	mov	r4, r0
 8005d70:	460d      	mov	r5, r1
 8005d72:	d01b      	beq.n	8005dac <__ieee754_rem_pio2+0x8c>
 8005d74:	a3ac      	add	r3, pc, #688	; (adr r3, 8006028 <__ieee754_rem_pio2+0x308>)
 8005d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7a:	f7fa fa31 	bl	80001e0 <__aeabi_dsub>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	e9ca 2300 	strd	r2, r3, [sl]
 8005d86:	4620      	mov	r0, r4
 8005d88:	4629      	mov	r1, r5
 8005d8a:	f7fa fa29 	bl	80001e0 <__aeabi_dsub>
 8005d8e:	a3a6      	add	r3, pc, #664	; (adr r3, 8006028 <__ieee754_rem_pio2+0x308>)
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	f7fa fa24 	bl	80001e0 <__aeabi_dsub>
 8005d98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005d9c:	f04f 0b01 	mov.w	fp, #1
 8005da0:	4658      	mov	r0, fp
 8005da2:	b00b      	add	sp, #44	; 0x2c
 8005da4:	ecbd 8b02 	vpop	{d8}
 8005da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dac:	a3a0      	add	r3, pc, #640	; (adr r3, 8006030 <__ieee754_rem_pio2+0x310>)
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	f7fa fa15 	bl	80001e0 <__aeabi_dsub>
 8005db6:	a3a0      	add	r3, pc, #640	; (adr r3, 8006038 <__ieee754_rem_pio2+0x318>)
 8005db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbc:	4604      	mov	r4, r0
 8005dbe:	460d      	mov	r5, r1
 8005dc0:	f7fa fa0e 	bl	80001e0 <__aeabi_dsub>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	e9ca 2300 	strd	r2, r3, [sl]
 8005dcc:	4620      	mov	r0, r4
 8005dce:	4629      	mov	r1, r5
 8005dd0:	f7fa fa06 	bl	80001e0 <__aeabi_dsub>
 8005dd4:	a398      	add	r3, pc, #608	; (adr r3, 8006038 <__ieee754_rem_pio2+0x318>)
 8005dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dda:	e7db      	b.n	8005d94 <__ieee754_rem_pio2+0x74>
 8005ddc:	f7fa fa02 	bl	80001e4 <__adddf3>
 8005de0:	45b0      	cmp	r8, r6
 8005de2:	4604      	mov	r4, r0
 8005de4:	460d      	mov	r5, r1
 8005de6:	d016      	beq.n	8005e16 <__ieee754_rem_pio2+0xf6>
 8005de8:	a38f      	add	r3, pc, #572	; (adr r3, 8006028 <__ieee754_rem_pio2+0x308>)
 8005dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dee:	f7fa f9f9 	bl	80001e4 <__adddf3>
 8005df2:	4602      	mov	r2, r0
 8005df4:	460b      	mov	r3, r1
 8005df6:	e9ca 2300 	strd	r2, r3, [sl]
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	4629      	mov	r1, r5
 8005dfe:	f7fa f9ef 	bl	80001e0 <__aeabi_dsub>
 8005e02:	a389      	add	r3, pc, #548	; (adr r3, 8006028 <__ieee754_rem_pio2+0x308>)
 8005e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e08:	f7fa f9ec 	bl	80001e4 <__adddf3>
 8005e0c:	f04f 3bff 	mov.w	fp, #4294967295
 8005e10:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005e14:	e7c4      	b.n	8005da0 <__ieee754_rem_pio2+0x80>
 8005e16:	a386      	add	r3, pc, #536	; (adr r3, 8006030 <__ieee754_rem_pio2+0x310>)
 8005e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1c:	f7fa f9e2 	bl	80001e4 <__adddf3>
 8005e20:	a385      	add	r3, pc, #532	; (adr r3, 8006038 <__ieee754_rem_pio2+0x318>)
 8005e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e26:	4604      	mov	r4, r0
 8005e28:	460d      	mov	r5, r1
 8005e2a:	f7fa f9db 	bl	80001e4 <__adddf3>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	460b      	mov	r3, r1
 8005e32:	e9ca 2300 	strd	r2, r3, [sl]
 8005e36:	4620      	mov	r0, r4
 8005e38:	4629      	mov	r1, r5
 8005e3a:	f7fa f9d1 	bl	80001e0 <__aeabi_dsub>
 8005e3e:	a37e      	add	r3, pc, #504	; (adr r3, 8006038 <__ieee754_rem_pio2+0x318>)
 8005e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e44:	e7e0      	b.n	8005e08 <__ieee754_rem_pio2+0xe8>
 8005e46:	4b87      	ldr	r3, [pc, #540]	; (8006064 <__ieee754_rem_pio2+0x344>)
 8005e48:	4598      	cmp	r8, r3
 8005e4a:	f300 80d8 	bgt.w	8005ffe <__ieee754_rem_pio2+0x2de>
 8005e4e:	f000 f96d 	bl	800612c <fabs>
 8005e52:	ec55 4b10 	vmov	r4, r5, d0
 8005e56:	ee10 0a10 	vmov	r0, s0
 8005e5a:	a379      	add	r3, pc, #484	; (adr r3, 8006040 <__ieee754_rem_pio2+0x320>)
 8005e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e60:	4629      	mov	r1, r5
 8005e62:	f7fa fb75 	bl	8000550 <__aeabi_dmul>
 8005e66:	4b80      	ldr	r3, [pc, #512]	; (8006068 <__ieee754_rem_pio2+0x348>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f7fa f9bb 	bl	80001e4 <__adddf3>
 8005e6e:	f7fa fe09 	bl	8000a84 <__aeabi_d2iz>
 8005e72:	4683      	mov	fp, r0
 8005e74:	f7fa fb02 	bl	800047c <__aeabi_i2d>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	ec43 2b18 	vmov	d8, r2, r3
 8005e80:	a367      	add	r3, pc, #412	; (adr r3, 8006020 <__ieee754_rem_pio2+0x300>)
 8005e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e86:	f7fa fb63 	bl	8000550 <__aeabi_dmul>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4620      	mov	r0, r4
 8005e90:	4629      	mov	r1, r5
 8005e92:	f7fa f9a5 	bl	80001e0 <__aeabi_dsub>
 8005e96:	a364      	add	r3, pc, #400	; (adr r3, 8006028 <__ieee754_rem_pio2+0x308>)
 8005e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9c:	4606      	mov	r6, r0
 8005e9e:	460f      	mov	r7, r1
 8005ea0:	ec51 0b18 	vmov	r0, r1, d8
 8005ea4:	f7fa fb54 	bl	8000550 <__aeabi_dmul>
 8005ea8:	f1bb 0f1f 	cmp.w	fp, #31
 8005eac:	4604      	mov	r4, r0
 8005eae:	460d      	mov	r5, r1
 8005eb0:	dc0d      	bgt.n	8005ece <__ieee754_rem_pio2+0x1ae>
 8005eb2:	4b6e      	ldr	r3, [pc, #440]	; (800606c <__ieee754_rem_pio2+0x34c>)
 8005eb4:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ebc:	4543      	cmp	r3, r8
 8005ebe:	d006      	beq.n	8005ece <__ieee754_rem_pio2+0x1ae>
 8005ec0:	4622      	mov	r2, r4
 8005ec2:	462b      	mov	r3, r5
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	4639      	mov	r1, r7
 8005ec8:	f7fa f98a 	bl	80001e0 <__aeabi_dsub>
 8005ecc:	e00e      	b.n	8005eec <__ieee754_rem_pio2+0x1cc>
 8005ece:	462b      	mov	r3, r5
 8005ed0:	4622      	mov	r2, r4
 8005ed2:	4630      	mov	r0, r6
 8005ed4:	4639      	mov	r1, r7
 8005ed6:	f7fa f983 	bl	80001e0 <__aeabi_dsub>
 8005eda:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005ede:	9303      	str	r3, [sp, #12]
 8005ee0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005ee4:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8005ee8:	2b10      	cmp	r3, #16
 8005eea:	dc02      	bgt.n	8005ef2 <__ieee754_rem_pio2+0x1d2>
 8005eec:	e9ca 0100 	strd	r0, r1, [sl]
 8005ef0:	e039      	b.n	8005f66 <__ieee754_rem_pio2+0x246>
 8005ef2:	a34f      	add	r3, pc, #316	; (adr r3, 8006030 <__ieee754_rem_pio2+0x310>)
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	ec51 0b18 	vmov	r0, r1, d8
 8005efc:	f7fa fb28 	bl	8000550 <__aeabi_dmul>
 8005f00:	4604      	mov	r4, r0
 8005f02:	460d      	mov	r5, r1
 8005f04:	4602      	mov	r2, r0
 8005f06:	460b      	mov	r3, r1
 8005f08:	4630      	mov	r0, r6
 8005f0a:	4639      	mov	r1, r7
 8005f0c:	f7fa f968 	bl	80001e0 <__aeabi_dsub>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	4680      	mov	r8, r0
 8005f16:	4689      	mov	r9, r1
 8005f18:	4630      	mov	r0, r6
 8005f1a:	4639      	mov	r1, r7
 8005f1c:	f7fa f960 	bl	80001e0 <__aeabi_dsub>
 8005f20:	4622      	mov	r2, r4
 8005f22:	462b      	mov	r3, r5
 8005f24:	f7fa f95c 	bl	80001e0 <__aeabi_dsub>
 8005f28:	a343      	add	r3, pc, #268	; (adr r3, 8006038 <__ieee754_rem_pio2+0x318>)
 8005f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2e:	4604      	mov	r4, r0
 8005f30:	460d      	mov	r5, r1
 8005f32:	ec51 0b18 	vmov	r0, r1, d8
 8005f36:	f7fa fb0b 	bl	8000550 <__aeabi_dmul>
 8005f3a:	4622      	mov	r2, r4
 8005f3c:	462b      	mov	r3, r5
 8005f3e:	f7fa f94f 	bl	80001e0 <__aeabi_dsub>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	4604      	mov	r4, r0
 8005f48:	460d      	mov	r5, r1
 8005f4a:	4640      	mov	r0, r8
 8005f4c:	4649      	mov	r1, r9
 8005f4e:	f7fa f947 	bl	80001e0 <__aeabi_dsub>
 8005f52:	9a03      	ldr	r2, [sp, #12]
 8005f54:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b31      	cmp	r3, #49	; 0x31
 8005f5c:	dc24      	bgt.n	8005fa8 <__ieee754_rem_pio2+0x288>
 8005f5e:	e9ca 0100 	strd	r0, r1, [sl]
 8005f62:	4646      	mov	r6, r8
 8005f64:	464f      	mov	r7, r9
 8005f66:	e9da 8900 	ldrd	r8, r9, [sl]
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	464b      	mov	r3, r9
 8005f70:	4639      	mov	r1, r7
 8005f72:	f7fa f935 	bl	80001e0 <__aeabi_dsub>
 8005f76:	462b      	mov	r3, r5
 8005f78:	4622      	mov	r2, r4
 8005f7a:	f7fa f931 	bl	80001e0 <__aeabi_dsub>
 8005f7e:	9b02      	ldr	r3, [sp, #8]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005f86:	f6bf af0b 	bge.w	8005da0 <__ieee754_rem_pio2+0x80>
 8005f8a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005f8e:	f8ca 3004 	str.w	r3, [sl, #4]
 8005f92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f96:	f8ca 8000 	str.w	r8, [sl]
 8005f9a:	f8ca 0008 	str.w	r0, [sl, #8]
 8005f9e:	f8ca 300c 	str.w	r3, [sl, #12]
 8005fa2:	f1cb 0b00 	rsb	fp, fp, #0
 8005fa6:	e6fb      	b.n	8005da0 <__ieee754_rem_pio2+0x80>
 8005fa8:	a327      	add	r3, pc, #156	; (adr r3, 8006048 <__ieee754_rem_pio2+0x328>)
 8005faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fae:	ec51 0b18 	vmov	r0, r1, d8
 8005fb2:	f7fa facd 	bl	8000550 <__aeabi_dmul>
 8005fb6:	4604      	mov	r4, r0
 8005fb8:	460d      	mov	r5, r1
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	4649      	mov	r1, r9
 8005fc2:	f7fa f90d 	bl	80001e0 <__aeabi_dsub>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	4606      	mov	r6, r0
 8005fcc:	460f      	mov	r7, r1
 8005fce:	4640      	mov	r0, r8
 8005fd0:	4649      	mov	r1, r9
 8005fd2:	f7fa f905 	bl	80001e0 <__aeabi_dsub>
 8005fd6:	4622      	mov	r2, r4
 8005fd8:	462b      	mov	r3, r5
 8005fda:	f7fa f901 	bl	80001e0 <__aeabi_dsub>
 8005fde:	a31c      	add	r3, pc, #112	; (adr r3, 8006050 <__ieee754_rem_pio2+0x330>)
 8005fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	460d      	mov	r5, r1
 8005fe8:	ec51 0b18 	vmov	r0, r1, d8
 8005fec:	f7fa fab0 	bl	8000550 <__aeabi_dmul>
 8005ff0:	4622      	mov	r2, r4
 8005ff2:	462b      	mov	r3, r5
 8005ff4:	f7fa f8f4 	bl	80001e0 <__aeabi_dsub>
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	460d      	mov	r5, r1
 8005ffc:	e760      	b.n	8005ec0 <__ieee754_rem_pio2+0x1a0>
 8005ffe:	4b1c      	ldr	r3, [pc, #112]	; (8006070 <__ieee754_rem_pio2+0x350>)
 8006000:	4598      	cmp	r8, r3
 8006002:	dd37      	ble.n	8006074 <__ieee754_rem_pio2+0x354>
 8006004:	ee10 2a10 	vmov	r2, s0
 8006008:	462b      	mov	r3, r5
 800600a:	4620      	mov	r0, r4
 800600c:	4629      	mov	r1, r5
 800600e:	f7fa f8e7 	bl	80001e0 <__aeabi_dsub>
 8006012:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006016:	e9ca 0100 	strd	r0, r1, [sl]
 800601a:	e695      	b.n	8005d48 <__ieee754_rem_pio2+0x28>
 800601c:	f3af 8000 	nop.w
 8006020:	54400000 	.word	0x54400000
 8006024:	3ff921fb 	.word	0x3ff921fb
 8006028:	1a626331 	.word	0x1a626331
 800602c:	3dd0b461 	.word	0x3dd0b461
 8006030:	1a600000 	.word	0x1a600000
 8006034:	3dd0b461 	.word	0x3dd0b461
 8006038:	2e037073 	.word	0x2e037073
 800603c:	3ba3198a 	.word	0x3ba3198a
 8006040:	6dc9c883 	.word	0x6dc9c883
 8006044:	3fe45f30 	.word	0x3fe45f30
 8006048:	2e000000 	.word	0x2e000000
 800604c:	3ba3198a 	.word	0x3ba3198a
 8006050:	252049c1 	.word	0x252049c1
 8006054:	397b839a 	.word	0x397b839a
 8006058:	3fe921fb 	.word	0x3fe921fb
 800605c:	4002d97b 	.word	0x4002d97b
 8006060:	3ff921fb 	.word	0x3ff921fb
 8006064:	413921fb 	.word	0x413921fb
 8006068:	3fe00000 	.word	0x3fe00000
 800606c:	08006a10 	.word	0x08006a10
 8006070:	7fefffff 	.word	0x7fefffff
 8006074:	ea4f 5628 	mov.w	r6, r8, asr #20
 8006078:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800607c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8006080:	4620      	mov	r0, r4
 8006082:	460d      	mov	r5, r1
 8006084:	f7fa fcfe 	bl	8000a84 <__aeabi_d2iz>
 8006088:	f7fa f9f8 	bl	800047c <__aeabi_i2d>
 800608c:	4602      	mov	r2, r0
 800608e:	460b      	mov	r3, r1
 8006090:	4620      	mov	r0, r4
 8006092:	4629      	mov	r1, r5
 8006094:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006098:	f7fa f8a2 	bl	80001e0 <__aeabi_dsub>
 800609c:	4b21      	ldr	r3, [pc, #132]	; (8006124 <__ieee754_rem_pio2+0x404>)
 800609e:	2200      	movs	r2, #0
 80060a0:	f7fa fa56 	bl	8000550 <__aeabi_dmul>
 80060a4:	460d      	mov	r5, r1
 80060a6:	4604      	mov	r4, r0
 80060a8:	f7fa fcec 	bl	8000a84 <__aeabi_d2iz>
 80060ac:	f7fa f9e6 	bl	800047c <__aeabi_i2d>
 80060b0:	4602      	mov	r2, r0
 80060b2:	460b      	mov	r3, r1
 80060b4:	4620      	mov	r0, r4
 80060b6:	4629      	mov	r1, r5
 80060b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060bc:	f7fa f890 	bl	80001e0 <__aeabi_dsub>
 80060c0:	4b18      	ldr	r3, [pc, #96]	; (8006124 <__ieee754_rem_pio2+0x404>)
 80060c2:	2200      	movs	r2, #0
 80060c4:	f7fa fa44 	bl	8000550 <__aeabi_dmul>
 80060c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80060cc:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 80060d0:	2703      	movs	r7, #3
 80060d2:	2400      	movs	r4, #0
 80060d4:	2500      	movs	r5, #0
 80060d6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 80060da:	4622      	mov	r2, r4
 80060dc:	462b      	mov	r3, r5
 80060de:	46b9      	mov	r9, r7
 80060e0:	3f01      	subs	r7, #1
 80060e2:	f7fa fc9d 	bl	8000a20 <__aeabi_dcmpeq>
 80060e6:	2800      	cmp	r0, #0
 80060e8:	d1f5      	bne.n	80060d6 <__ieee754_rem_pio2+0x3b6>
 80060ea:	4b0f      	ldr	r3, [pc, #60]	; (8006128 <__ieee754_rem_pio2+0x408>)
 80060ec:	9301      	str	r3, [sp, #4]
 80060ee:	2302      	movs	r3, #2
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	4632      	mov	r2, r6
 80060f4:	464b      	mov	r3, r9
 80060f6:	4651      	mov	r1, sl
 80060f8:	a804      	add	r0, sp, #16
 80060fa:	f000 f821 	bl	8006140 <__kernel_rem_pio2>
 80060fe:	9b02      	ldr	r3, [sp, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	4683      	mov	fp, r0
 8006104:	f6bf ae4c 	bge.w	8005da0 <__ieee754_rem_pio2+0x80>
 8006108:	e9da 2100 	ldrd	r2, r1, [sl]
 800610c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006110:	e9ca 2300 	strd	r2, r3, [sl]
 8006114:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8006118:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800611c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8006120:	e73f      	b.n	8005fa2 <__ieee754_rem_pio2+0x282>
 8006122:	bf00      	nop
 8006124:	41700000 	.word	0x41700000
 8006128:	08006a90 	.word	0x08006a90

0800612c <fabs>:
 800612c:	ec51 0b10 	vmov	r0, r1, d0
 8006130:	ee10 2a10 	vmov	r2, s0
 8006134:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006138:	ec43 2b10 	vmov	d0, r2, r3
 800613c:	4770      	bx	lr
	...

08006140 <__kernel_rem_pio2>:
 8006140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006144:	ed2d 8b02 	vpush	{d8}
 8006148:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800614c:	f112 0f14 	cmn.w	r2, #20
 8006150:	9306      	str	r3, [sp, #24]
 8006152:	9104      	str	r1, [sp, #16]
 8006154:	4bc2      	ldr	r3, [pc, #776]	; (8006460 <__kernel_rem_pio2+0x320>)
 8006156:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8006158:	9009      	str	r0, [sp, #36]	; 0x24
 800615a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800615e:	9300      	str	r3, [sp, #0]
 8006160:	9b06      	ldr	r3, [sp, #24]
 8006162:	f103 33ff 	add.w	r3, r3, #4294967295
 8006166:	bfa8      	it	ge
 8006168:	1ed4      	subge	r4, r2, #3
 800616a:	9305      	str	r3, [sp, #20]
 800616c:	bfb2      	itee	lt
 800616e:	2400      	movlt	r4, #0
 8006170:	2318      	movge	r3, #24
 8006172:	fb94 f4f3 	sdivge	r4, r4, r3
 8006176:	f06f 0317 	mvn.w	r3, #23
 800617a:	fb04 3303 	mla	r3, r4, r3, r3
 800617e:	eb03 0a02 	add.w	sl, r3, r2
 8006182:	9b00      	ldr	r3, [sp, #0]
 8006184:	9a05      	ldr	r2, [sp, #20]
 8006186:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8006450 <__kernel_rem_pio2+0x310>
 800618a:	eb03 0802 	add.w	r8, r3, r2
 800618e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006190:	1aa7      	subs	r7, r4, r2
 8006192:	ae20      	add	r6, sp, #128	; 0x80
 8006194:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006198:	2500      	movs	r5, #0
 800619a:	4545      	cmp	r5, r8
 800619c:	dd13      	ble.n	80061c6 <__kernel_rem_pio2+0x86>
 800619e:	9b06      	ldr	r3, [sp, #24]
 80061a0:	aa20      	add	r2, sp, #128	; 0x80
 80061a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80061a6:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	9b00      	ldr	r3, [sp, #0]
 80061b0:	4598      	cmp	r8, r3
 80061b2:	dc31      	bgt.n	8006218 <__kernel_rem_pio2+0xd8>
 80061b4:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8006450 <__kernel_rem_pio2+0x310>
 80061b8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80061bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80061c0:	462f      	mov	r7, r5
 80061c2:	2600      	movs	r6, #0
 80061c4:	e01b      	b.n	80061fe <__kernel_rem_pio2+0xbe>
 80061c6:	42ef      	cmn	r7, r5
 80061c8:	d407      	bmi.n	80061da <__kernel_rem_pio2+0x9a>
 80061ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80061ce:	f7fa f955 	bl	800047c <__aeabi_i2d>
 80061d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80061d6:	3501      	adds	r5, #1
 80061d8:	e7df      	b.n	800619a <__kernel_rem_pio2+0x5a>
 80061da:	ec51 0b18 	vmov	r0, r1, d8
 80061de:	e7f8      	b.n	80061d2 <__kernel_rem_pio2+0x92>
 80061e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061e4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80061e8:	f7fa f9b2 	bl	8000550 <__aeabi_dmul>
 80061ec:	4602      	mov	r2, r0
 80061ee:	460b      	mov	r3, r1
 80061f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061f4:	f7f9 fff6 	bl	80001e4 <__adddf3>
 80061f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061fc:	3601      	adds	r6, #1
 80061fe:	9b05      	ldr	r3, [sp, #20]
 8006200:	429e      	cmp	r6, r3
 8006202:	f1a7 0708 	sub.w	r7, r7, #8
 8006206:	ddeb      	ble.n	80061e0 <__kernel_rem_pio2+0xa0>
 8006208:	ed9d 7b02 	vldr	d7, [sp, #8]
 800620c:	f108 0801 	add.w	r8, r8, #1
 8006210:	ecab 7b02 	vstmia	fp!, {d7}
 8006214:	3508      	adds	r5, #8
 8006216:	e7ca      	b.n	80061ae <__kernel_rem_pio2+0x6e>
 8006218:	9b00      	ldr	r3, [sp, #0]
 800621a:	aa0c      	add	r2, sp, #48	; 0x30
 800621c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006220:	930b      	str	r3, [sp, #44]	; 0x2c
 8006222:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006224:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006228:	9c00      	ldr	r4, [sp, #0]
 800622a:	930a      	str	r3, [sp, #40]	; 0x28
 800622c:	00e3      	lsls	r3, r4, #3
 800622e:	9308      	str	r3, [sp, #32]
 8006230:	ab98      	add	r3, sp, #608	; 0x260
 8006232:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006236:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800623a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800623e:	ab70      	add	r3, sp, #448	; 0x1c0
 8006240:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8006244:	46c3      	mov	fp, r8
 8006246:	46a1      	mov	r9, r4
 8006248:	f1b9 0f00 	cmp.w	r9, #0
 800624c:	f1a5 0508 	sub.w	r5, r5, #8
 8006250:	dc77      	bgt.n	8006342 <__kernel_rem_pio2+0x202>
 8006252:	ec47 6b10 	vmov	d0, r6, r7
 8006256:	4650      	mov	r0, sl
 8006258:	f000 fac2 	bl	80067e0 <scalbn>
 800625c:	ec57 6b10 	vmov	r6, r7, d0
 8006260:	2200      	movs	r2, #0
 8006262:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006266:	ee10 0a10 	vmov	r0, s0
 800626a:	4639      	mov	r1, r7
 800626c:	f7fa f970 	bl	8000550 <__aeabi_dmul>
 8006270:	ec41 0b10 	vmov	d0, r0, r1
 8006274:	f000 fb34 	bl	80068e0 <floor>
 8006278:	4b7a      	ldr	r3, [pc, #488]	; (8006464 <__kernel_rem_pio2+0x324>)
 800627a:	ec51 0b10 	vmov	r0, r1, d0
 800627e:	2200      	movs	r2, #0
 8006280:	f7fa f966 	bl	8000550 <__aeabi_dmul>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4630      	mov	r0, r6
 800628a:	4639      	mov	r1, r7
 800628c:	f7f9 ffa8 	bl	80001e0 <__aeabi_dsub>
 8006290:	460f      	mov	r7, r1
 8006292:	4606      	mov	r6, r0
 8006294:	f7fa fbf6 	bl	8000a84 <__aeabi_d2iz>
 8006298:	9002      	str	r0, [sp, #8]
 800629a:	f7fa f8ef 	bl	800047c <__aeabi_i2d>
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	4630      	mov	r0, r6
 80062a4:	4639      	mov	r1, r7
 80062a6:	f7f9 ff9b 	bl	80001e0 <__aeabi_dsub>
 80062aa:	f1ba 0f00 	cmp.w	sl, #0
 80062ae:	4606      	mov	r6, r0
 80062b0:	460f      	mov	r7, r1
 80062b2:	dd6d      	ble.n	8006390 <__kernel_rem_pio2+0x250>
 80062b4:	1e61      	subs	r1, r4, #1
 80062b6:	ab0c      	add	r3, sp, #48	; 0x30
 80062b8:	9d02      	ldr	r5, [sp, #8]
 80062ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062be:	f1ca 0018 	rsb	r0, sl, #24
 80062c2:	fa43 f200 	asr.w	r2, r3, r0
 80062c6:	4415      	add	r5, r2
 80062c8:	4082      	lsls	r2, r0
 80062ca:	1a9b      	subs	r3, r3, r2
 80062cc:	aa0c      	add	r2, sp, #48	; 0x30
 80062ce:	9502      	str	r5, [sp, #8]
 80062d0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80062d4:	f1ca 0217 	rsb	r2, sl, #23
 80062d8:	fa43 fb02 	asr.w	fp, r3, r2
 80062dc:	f1bb 0f00 	cmp.w	fp, #0
 80062e0:	dd65      	ble.n	80063ae <__kernel_rem_pio2+0x26e>
 80062e2:	9b02      	ldr	r3, [sp, #8]
 80062e4:	2200      	movs	r2, #0
 80062e6:	3301      	adds	r3, #1
 80062e8:	9302      	str	r3, [sp, #8]
 80062ea:	4615      	mov	r5, r2
 80062ec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80062f0:	4294      	cmp	r4, r2
 80062f2:	f300 809f 	bgt.w	8006434 <__kernel_rem_pio2+0x2f4>
 80062f6:	f1ba 0f00 	cmp.w	sl, #0
 80062fa:	dd07      	ble.n	800630c <__kernel_rem_pio2+0x1cc>
 80062fc:	f1ba 0f01 	cmp.w	sl, #1
 8006300:	f000 80c1 	beq.w	8006486 <__kernel_rem_pio2+0x346>
 8006304:	f1ba 0f02 	cmp.w	sl, #2
 8006308:	f000 80c7 	beq.w	800649a <__kernel_rem_pio2+0x35a>
 800630c:	f1bb 0f02 	cmp.w	fp, #2
 8006310:	d14d      	bne.n	80063ae <__kernel_rem_pio2+0x26e>
 8006312:	4632      	mov	r2, r6
 8006314:	463b      	mov	r3, r7
 8006316:	4954      	ldr	r1, [pc, #336]	; (8006468 <__kernel_rem_pio2+0x328>)
 8006318:	2000      	movs	r0, #0
 800631a:	f7f9 ff61 	bl	80001e0 <__aeabi_dsub>
 800631e:	4606      	mov	r6, r0
 8006320:	460f      	mov	r7, r1
 8006322:	2d00      	cmp	r5, #0
 8006324:	d043      	beq.n	80063ae <__kernel_rem_pio2+0x26e>
 8006326:	4650      	mov	r0, sl
 8006328:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8006458 <__kernel_rem_pio2+0x318>
 800632c:	f000 fa58 	bl	80067e0 <scalbn>
 8006330:	4630      	mov	r0, r6
 8006332:	4639      	mov	r1, r7
 8006334:	ec53 2b10 	vmov	r2, r3, d0
 8006338:	f7f9 ff52 	bl	80001e0 <__aeabi_dsub>
 800633c:	4606      	mov	r6, r0
 800633e:	460f      	mov	r7, r1
 8006340:	e035      	b.n	80063ae <__kernel_rem_pio2+0x26e>
 8006342:	4b4a      	ldr	r3, [pc, #296]	; (800646c <__kernel_rem_pio2+0x32c>)
 8006344:	2200      	movs	r2, #0
 8006346:	4630      	mov	r0, r6
 8006348:	4639      	mov	r1, r7
 800634a:	f7fa f901 	bl	8000550 <__aeabi_dmul>
 800634e:	f7fa fb99 	bl	8000a84 <__aeabi_d2iz>
 8006352:	f7fa f893 	bl	800047c <__aeabi_i2d>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	ec43 2b18 	vmov	d8, r2, r3
 800635e:	4b44      	ldr	r3, [pc, #272]	; (8006470 <__kernel_rem_pio2+0x330>)
 8006360:	2200      	movs	r2, #0
 8006362:	f7fa f8f5 	bl	8000550 <__aeabi_dmul>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	4630      	mov	r0, r6
 800636c:	4639      	mov	r1, r7
 800636e:	f7f9 ff37 	bl	80001e0 <__aeabi_dsub>
 8006372:	f7fa fb87 	bl	8000a84 <__aeabi_d2iz>
 8006376:	e9d5 2300 	ldrd	r2, r3, [r5]
 800637a:	f84b 0b04 	str.w	r0, [fp], #4
 800637e:	ec51 0b18 	vmov	r0, r1, d8
 8006382:	f7f9 ff2f 	bl	80001e4 <__adddf3>
 8006386:	f109 39ff 	add.w	r9, r9, #4294967295
 800638a:	4606      	mov	r6, r0
 800638c:	460f      	mov	r7, r1
 800638e:	e75b      	b.n	8006248 <__kernel_rem_pio2+0x108>
 8006390:	d106      	bne.n	80063a0 <__kernel_rem_pio2+0x260>
 8006392:	1e63      	subs	r3, r4, #1
 8006394:	aa0c      	add	r2, sp, #48	; 0x30
 8006396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800639a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800639e:	e79d      	b.n	80062dc <__kernel_rem_pio2+0x19c>
 80063a0:	4b34      	ldr	r3, [pc, #208]	; (8006474 <__kernel_rem_pio2+0x334>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	f7fa fb5a 	bl	8000a5c <__aeabi_dcmpge>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	d140      	bne.n	800642e <__kernel_rem_pio2+0x2ee>
 80063ac:	4683      	mov	fp, r0
 80063ae:	2200      	movs	r2, #0
 80063b0:	2300      	movs	r3, #0
 80063b2:	4630      	mov	r0, r6
 80063b4:	4639      	mov	r1, r7
 80063b6:	f7fa fb33 	bl	8000a20 <__aeabi_dcmpeq>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	f000 80c1 	beq.w	8006542 <__kernel_rem_pio2+0x402>
 80063c0:	1e65      	subs	r5, r4, #1
 80063c2:	462b      	mov	r3, r5
 80063c4:	2200      	movs	r2, #0
 80063c6:	9900      	ldr	r1, [sp, #0]
 80063c8:	428b      	cmp	r3, r1
 80063ca:	da6d      	bge.n	80064a8 <__kernel_rem_pio2+0x368>
 80063cc:	2a00      	cmp	r2, #0
 80063ce:	f000 808a 	beq.w	80064e6 <__kernel_rem_pio2+0x3a6>
 80063d2:	ab0c      	add	r3, sp, #48	; 0x30
 80063d4:	f1aa 0a18 	sub.w	sl, sl, #24
 80063d8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80ae 	beq.w	800653e <__kernel_rem_pio2+0x3fe>
 80063e2:	4650      	mov	r0, sl
 80063e4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8006458 <__kernel_rem_pio2+0x318>
 80063e8:	f000 f9fa 	bl	80067e0 <scalbn>
 80063ec:	1c6b      	adds	r3, r5, #1
 80063ee:	00da      	lsls	r2, r3, #3
 80063f0:	9205      	str	r2, [sp, #20]
 80063f2:	ec57 6b10 	vmov	r6, r7, d0
 80063f6:	aa70      	add	r2, sp, #448	; 0x1c0
 80063f8:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800646c <__kernel_rem_pio2+0x32c>
 80063fc:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8006400:	462c      	mov	r4, r5
 8006402:	f04f 0800 	mov.w	r8, #0
 8006406:	2c00      	cmp	r4, #0
 8006408:	f280 80d4 	bge.w	80065b4 <__kernel_rem_pio2+0x474>
 800640c:	462c      	mov	r4, r5
 800640e:	2c00      	cmp	r4, #0
 8006410:	f2c0 8102 	blt.w	8006618 <__kernel_rem_pio2+0x4d8>
 8006414:	4b18      	ldr	r3, [pc, #96]	; (8006478 <__kernel_rem_pio2+0x338>)
 8006416:	461e      	mov	r6, r3
 8006418:	ab70      	add	r3, sp, #448	; 0x1c0
 800641a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800641e:	1b2b      	subs	r3, r5, r4
 8006420:	f04f 0900 	mov.w	r9, #0
 8006424:	f04f 0a00 	mov.w	sl, #0
 8006428:	2700      	movs	r7, #0
 800642a:	9306      	str	r3, [sp, #24]
 800642c:	e0e6      	b.n	80065fc <__kernel_rem_pio2+0x4bc>
 800642e:	f04f 0b02 	mov.w	fp, #2
 8006432:	e756      	b.n	80062e2 <__kernel_rem_pio2+0x1a2>
 8006434:	f8d8 3000 	ldr.w	r3, [r8]
 8006438:	bb05      	cbnz	r5, 800647c <__kernel_rem_pio2+0x33c>
 800643a:	b123      	cbz	r3, 8006446 <__kernel_rem_pio2+0x306>
 800643c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006440:	f8c8 3000 	str.w	r3, [r8]
 8006444:	2301      	movs	r3, #1
 8006446:	3201      	adds	r2, #1
 8006448:	f108 0804 	add.w	r8, r8, #4
 800644c:	461d      	mov	r5, r3
 800644e:	e74f      	b.n	80062f0 <__kernel_rem_pio2+0x1b0>
	...
 800645c:	3ff00000 	.word	0x3ff00000
 8006460:	08006bd8 	.word	0x08006bd8
 8006464:	40200000 	.word	0x40200000
 8006468:	3ff00000 	.word	0x3ff00000
 800646c:	3e700000 	.word	0x3e700000
 8006470:	41700000 	.word	0x41700000
 8006474:	3fe00000 	.word	0x3fe00000
 8006478:	08006b98 	.word	0x08006b98
 800647c:	1acb      	subs	r3, r1, r3
 800647e:	f8c8 3000 	str.w	r3, [r8]
 8006482:	462b      	mov	r3, r5
 8006484:	e7df      	b.n	8006446 <__kernel_rem_pio2+0x306>
 8006486:	1e62      	subs	r2, r4, #1
 8006488:	ab0c      	add	r3, sp, #48	; 0x30
 800648a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800648e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006492:	a90c      	add	r1, sp, #48	; 0x30
 8006494:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006498:	e738      	b.n	800630c <__kernel_rem_pio2+0x1cc>
 800649a:	1e62      	subs	r2, r4, #1
 800649c:	ab0c      	add	r3, sp, #48	; 0x30
 800649e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064a2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80064a6:	e7f4      	b.n	8006492 <__kernel_rem_pio2+0x352>
 80064a8:	a90c      	add	r1, sp, #48	; 0x30
 80064aa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80064ae:	3b01      	subs	r3, #1
 80064b0:	430a      	orrs	r2, r1
 80064b2:	e788      	b.n	80063c6 <__kernel_rem_pio2+0x286>
 80064b4:	3301      	adds	r3, #1
 80064b6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80064ba:	2900      	cmp	r1, #0
 80064bc:	d0fa      	beq.n	80064b4 <__kernel_rem_pio2+0x374>
 80064be:	9a08      	ldr	r2, [sp, #32]
 80064c0:	f502 7218 	add.w	r2, r2, #608	; 0x260
 80064c4:	446a      	add	r2, sp
 80064c6:	3a98      	subs	r2, #152	; 0x98
 80064c8:	9208      	str	r2, [sp, #32]
 80064ca:	9a06      	ldr	r2, [sp, #24]
 80064cc:	a920      	add	r1, sp, #128	; 0x80
 80064ce:	18a2      	adds	r2, r4, r2
 80064d0:	18e3      	adds	r3, r4, r3
 80064d2:	f104 0801 	add.w	r8, r4, #1
 80064d6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80064da:	9302      	str	r3, [sp, #8]
 80064dc:	9b02      	ldr	r3, [sp, #8]
 80064de:	4543      	cmp	r3, r8
 80064e0:	da04      	bge.n	80064ec <__kernel_rem_pio2+0x3ac>
 80064e2:	461c      	mov	r4, r3
 80064e4:	e6a2      	b.n	800622c <__kernel_rem_pio2+0xec>
 80064e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064e8:	2301      	movs	r3, #1
 80064ea:	e7e4      	b.n	80064b6 <__kernel_rem_pio2+0x376>
 80064ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ee:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80064f2:	f7f9 ffc3 	bl	800047c <__aeabi_i2d>
 80064f6:	e8e5 0102 	strd	r0, r1, [r5], #8
 80064fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064fc:	46ab      	mov	fp, r5
 80064fe:	461c      	mov	r4, r3
 8006500:	f04f 0900 	mov.w	r9, #0
 8006504:	2600      	movs	r6, #0
 8006506:	2700      	movs	r7, #0
 8006508:	9b05      	ldr	r3, [sp, #20]
 800650a:	4599      	cmp	r9, r3
 800650c:	dd06      	ble.n	800651c <__kernel_rem_pio2+0x3dc>
 800650e:	9b08      	ldr	r3, [sp, #32]
 8006510:	e8e3 6702 	strd	r6, r7, [r3], #8
 8006514:	f108 0801 	add.w	r8, r8, #1
 8006518:	9308      	str	r3, [sp, #32]
 800651a:	e7df      	b.n	80064dc <__kernel_rem_pio2+0x39c>
 800651c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8006520:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8006524:	f7fa f814 	bl	8000550 <__aeabi_dmul>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4630      	mov	r0, r6
 800652e:	4639      	mov	r1, r7
 8006530:	f7f9 fe58 	bl	80001e4 <__adddf3>
 8006534:	f109 0901 	add.w	r9, r9, #1
 8006538:	4606      	mov	r6, r0
 800653a:	460f      	mov	r7, r1
 800653c:	e7e4      	b.n	8006508 <__kernel_rem_pio2+0x3c8>
 800653e:	3d01      	subs	r5, #1
 8006540:	e747      	b.n	80063d2 <__kernel_rem_pio2+0x292>
 8006542:	ec47 6b10 	vmov	d0, r6, r7
 8006546:	f1ca 0000 	rsb	r0, sl, #0
 800654a:	f000 f949 	bl	80067e0 <scalbn>
 800654e:	ec57 6b10 	vmov	r6, r7, d0
 8006552:	4ba0      	ldr	r3, [pc, #640]	; (80067d4 <__kernel_rem_pio2+0x694>)
 8006554:	ee10 0a10 	vmov	r0, s0
 8006558:	2200      	movs	r2, #0
 800655a:	4639      	mov	r1, r7
 800655c:	f7fa fa7e 	bl	8000a5c <__aeabi_dcmpge>
 8006560:	b1f8      	cbz	r0, 80065a2 <__kernel_rem_pio2+0x462>
 8006562:	4b9d      	ldr	r3, [pc, #628]	; (80067d8 <__kernel_rem_pio2+0x698>)
 8006564:	2200      	movs	r2, #0
 8006566:	4630      	mov	r0, r6
 8006568:	4639      	mov	r1, r7
 800656a:	f7f9 fff1 	bl	8000550 <__aeabi_dmul>
 800656e:	f7fa fa89 	bl	8000a84 <__aeabi_d2iz>
 8006572:	4680      	mov	r8, r0
 8006574:	f7f9 ff82 	bl	800047c <__aeabi_i2d>
 8006578:	4b96      	ldr	r3, [pc, #600]	; (80067d4 <__kernel_rem_pio2+0x694>)
 800657a:	2200      	movs	r2, #0
 800657c:	f7f9 ffe8 	bl	8000550 <__aeabi_dmul>
 8006580:	460b      	mov	r3, r1
 8006582:	4602      	mov	r2, r0
 8006584:	4639      	mov	r1, r7
 8006586:	4630      	mov	r0, r6
 8006588:	f7f9 fe2a 	bl	80001e0 <__aeabi_dsub>
 800658c:	f7fa fa7a 	bl	8000a84 <__aeabi_d2iz>
 8006590:	1c65      	adds	r5, r4, #1
 8006592:	ab0c      	add	r3, sp, #48	; 0x30
 8006594:	f10a 0a18 	add.w	sl, sl, #24
 8006598:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800659c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80065a0:	e71f      	b.n	80063e2 <__kernel_rem_pio2+0x2a2>
 80065a2:	4630      	mov	r0, r6
 80065a4:	4639      	mov	r1, r7
 80065a6:	f7fa fa6d 	bl	8000a84 <__aeabi_d2iz>
 80065aa:	ab0c      	add	r3, sp, #48	; 0x30
 80065ac:	4625      	mov	r5, r4
 80065ae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80065b2:	e716      	b.n	80063e2 <__kernel_rem_pio2+0x2a2>
 80065b4:	ab0c      	add	r3, sp, #48	; 0x30
 80065b6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80065ba:	f7f9 ff5f 	bl	800047c <__aeabi_i2d>
 80065be:	4632      	mov	r2, r6
 80065c0:	463b      	mov	r3, r7
 80065c2:	f7f9 ffc5 	bl	8000550 <__aeabi_dmul>
 80065c6:	4642      	mov	r2, r8
 80065c8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80065cc:	464b      	mov	r3, r9
 80065ce:	4630      	mov	r0, r6
 80065d0:	4639      	mov	r1, r7
 80065d2:	f7f9 ffbd 	bl	8000550 <__aeabi_dmul>
 80065d6:	3c01      	subs	r4, #1
 80065d8:	4606      	mov	r6, r0
 80065da:	460f      	mov	r7, r1
 80065dc:	e713      	b.n	8006406 <__kernel_rem_pio2+0x2c6>
 80065de:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80065e2:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80065e6:	f7f9 ffb3 	bl	8000550 <__aeabi_dmul>
 80065ea:	4602      	mov	r2, r0
 80065ec:	460b      	mov	r3, r1
 80065ee:	4648      	mov	r0, r9
 80065f0:	4651      	mov	r1, sl
 80065f2:	f7f9 fdf7 	bl	80001e4 <__adddf3>
 80065f6:	3701      	adds	r7, #1
 80065f8:	4681      	mov	r9, r0
 80065fa:	468a      	mov	sl, r1
 80065fc:	9b00      	ldr	r3, [sp, #0]
 80065fe:	429f      	cmp	r7, r3
 8006600:	dc02      	bgt.n	8006608 <__kernel_rem_pio2+0x4c8>
 8006602:	9b06      	ldr	r3, [sp, #24]
 8006604:	429f      	cmp	r7, r3
 8006606:	ddea      	ble.n	80065de <__kernel_rem_pio2+0x49e>
 8006608:	9a06      	ldr	r2, [sp, #24]
 800660a:	ab48      	add	r3, sp, #288	; 0x120
 800660c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8006610:	e9c6 9a00 	strd	r9, sl, [r6]
 8006614:	3c01      	subs	r4, #1
 8006616:	e6fa      	b.n	800640e <__kernel_rem_pio2+0x2ce>
 8006618:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800661a:	2b02      	cmp	r3, #2
 800661c:	dc0b      	bgt.n	8006636 <__kernel_rem_pio2+0x4f6>
 800661e:	2b00      	cmp	r3, #0
 8006620:	dc39      	bgt.n	8006696 <__kernel_rem_pio2+0x556>
 8006622:	d05d      	beq.n	80066e0 <__kernel_rem_pio2+0x5a0>
 8006624:	9b02      	ldr	r3, [sp, #8]
 8006626:	f003 0007 	and.w	r0, r3, #7
 800662a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800662e:	ecbd 8b02 	vpop	{d8}
 8006632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006636:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8006638:	2b03      	cmp	r3, #3
 800663a:	d1f3      	bne.n	8006624 <__kernel_rem_pio2+0x4e4>
 800663c:	9b05      	ldr	r3, [sp, #20]
 800663e:	9500      	str	r5, [sp, #0]
 8006640:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8006644:	eb0d 0403 	add.w	r4, sp, r3
 8006648:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800664c:	46a2      	mov	sl, r4
 800664e:	9b00      	ldr	r3, [sp, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	f1aa 0a08 	sub.w	sl, sl, #8
 8006656:	dc69      	bgt.n	800672c <__kernel_rem_pio2+0x5ec>
 8006658:	46aa      	mov	sl, r5
 800665a:	f1ba 0f01 	cmp.w	sl, #1
 800665e:	f1a4 0408 	sub.w	r4, r4, #8
 8006662:	f300 8083 	bgt.w	800676c <__kernel_rem_pio2+0x62c>
 8006666:	9c05      	ldr	r4, [sp, #20]
 8006668:	ab48      	add	r3, sp, #288	; 0x120
 800666a:	441c      	add	r4, r3
 800666c:	2000      	movs	r0, #0
 800666e:	2100      	movs	r1, #0
 8006670:	2d01      	cmp	r5, #1
 8006672:	f300 809a 	bgt.w	80067aa <__kernel_rem_pio2+0x66a>
 8006676:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800667a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800667e:	f1bb 0f00 	cmp.w	fp, #0
 8006682:	f040 8098 	bne.w	80067b6 <__kernel_rem_pio2+0x676>
 8006686:	9b04      	ldr	r3, [sp, #16]
 8006688:	e9c3 7800 	strd	r7, r8, [r3]
 800668c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006690:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006694:	e7c6      	b.n	8006624 <__kernel_rem_pio2+0x4e4>
 8006696:	9e05      	ldr	r6, [sp, #20]
 8006698:	ab48      	add	r3, sp, #288	; 0x120
 800669a:	441e      	add	r6, r3
 800669c:	462c      	mov	r4, r5
 800669e:	2000      	movs	r0, #0
 80066a0:	2100      	movs	r1, #0
 80066a2:	2c00      	cmp	r4, #0
 80066a4:	da33      	bge.n	800670e <__kernel_rem_pio2+0x5ce>
 80066a6:	f1bb 0f00 	cmp.w	fp, #0
 80066aa:	d036      	beq.n	800671a <__kernel_rem_pio2+0x5da>
 80066ac:	4602      	mov	r2, r0
 80066ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066b2:	9c04      	ldr	r4, [sp, #16]
 80066b4:	e9c4 2300 	strd	r2, r3, [r4]
 80066b8:	4602      	mov	r2, r0
 80066ba:	460b      	mov	r3, r1
 80066bc:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80066c0:	f7f9 fd8e 	bl	80001e0 <__aeabi_dsub>
 80066c4:	ae4a      	add	r6, sp, #296	; 0x128
 80066c6:	2401      	movs	r4, #1
 80066c8:	42a5      	cmp	r5, r4
 80066ca:	da29      	bge.n	8006720 <__kernel_rem_pio2+0x5e0>
 80066cc:	f1bb 0f00 	cmp.w	fp, #0
 80066d0:	d002      	beq.n	80066d8 <__kernel_rem_pio2+0x598>
 80066d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066d6:	4619      	mov	r1, r3
 80066d8:	9b04      	ldr	r3, [sp, #16]
 80066da:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80066de:	e7a1      	b.n	8006624 <__kernel_rem_pio2+0x4e4>
 80066e0:	9c05      	ldr	r4, [sp, #20]
 80066e2:	ab48      	add	r3, sp, #288	; 0x120
 80066e4:	441c      	add	r4, r3
 80066e6:	2000      	movs	r0, #0
 80066e8:	2100      	movs	r1, #0
 80066ea:	2d00      	cmp	r5, #0
 80066ec:	da09      	bge.n	8006702 <__kernel_rem_pio2+0x5c2>
 80066ee:	f1bb 0f00 	cmp.w	fp, #0
 80066f2:	d002      	beq.n	80066fa <__kernel_rem_pio2+0x5ba>
 80066f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066f8:	4619      	mov	r1, r3
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	e9c3 0100 	strd	r0, r1, [r3]
 8006700:	e790      	b.n	8006624 <__kernel_rem_pio2+0x4e4>
 8006702:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006706:	f7f9 fd6d 	bl	80001e4 <__adddf3>
 800670a:	3d01      	subs	r5, #1
 800670c:	e7ed      	b.n	80066ea <__kernel_rem_pio2+0x5aa>
 800670e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8006712:	f7f9 fd67 	bl	80001e4 <__adddf3>
 8006716:	3c01      	subs	r4, #1
 8006718:	e7c3      	b.n	80066a2 <__kernel_rem_pio2+0x562>
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	e7c8      	b.n	80066b2 <__kernel_rem_pio2+0x572>
 8006720:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8006724:	f7f9 fd5e 	bl	80001e4 <__adddf3>
 8006728:	3401      	adds	r4, #1
 800672a:	e7cd      	b.n	80066c8 <__kernel_rem_pio2+0x588>
 800672c:	e9da 8900 	ldrd	r8, r9, [sl]
 8006730:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8006734:	9b00      	ldr	r3, [sp, #0]
 8006736:	3b01      	subs	r3, #1
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	4632      	mov	r2, r6
 800673c:	463b      	mov	r3, r7
 800673e:	4640      	mov	r0, r8
 8006740:	4649      	mov	r1, r9
 8006742:	f7f9 fd4f 	bl	80001e4 <__adddf3>
 8006746:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800674a:	4602      	mov	r2, r0
 800674c:	460b      	mov	r3, r1
 800674e:	4640      	mov	r0, r8
 8006750:	4649      	mov	r1, r9
 8006752:	f7f9 fd45 	bl	80001e0 <__aeabi_dsub>
 8006756:	4632      	mov	r2, r6
 8006758:	463b      	mov	r3, r7
 800675a:	f7f9 fd43 	bl	80001e4 <__adddf3>
 800675e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006762:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006766:	ed8a 7b00 	vstr	d7, [sl]
 800676a:	e770      	b.n	800664e <__kernel_rem_pio2+0x50e>
 800676c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006770:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8006774:	4640      	mov	r0, r8
 8006776:	4632      	mov	r2, r6
 8006778:	463b      	mov	r3, r7
 800677a:	4649      	mov	r1, r9
 800677c:	f7f9 fd32 	bl	80001e4 <__adddf3>
 8006780:	e9cd 0100 	strd	r0, r1, [sp]
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	4640      	mov	r0, r8
 800678a:	4649      	mov	r1, r9
 800678c:	f7f9 fd28 	bl	80001e0 <__aeabi_dsub>
 8006790:	4632      	mov	r2, r6
 8006792:	463b      	mov	r3, r7
 8006794:	f7f9 fd26 	bl	80001e4 <__adddf3>
 8006798:	ed9d 7b00 	vldr	d7, [sp]
 800679c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80067a0:	ed84 7b00 	vstr	d7, [r4]
 80067a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067a8:	e757      	b.n	800665a <__kernel_rem_pio2+0x51a>
 80067aa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80067ae:	f7f9 fd19 	bl	80001e4 <__adddf3>
 80067b2:	3d01      	subs	r5, #1
 80067b4:	e75c      	b.n	8006670 <__kernel_rem_pio2+0x530>
 80067b6:	9b04      	ldr	r3, [sp, #16]
 80067b8:	9a04      	ldr	r2, [sp, #16]
 80067ba:	601f      	str	r7, [r3, #0]
 80067bc:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80067c0:	605c      	str	r4, [r3, #4]
 80067c2:	609d      	str	r5, [r3, #8]
 80067c4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80067c8:	60d3      	str	r3, [r2, #12]
 80067ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067ce:	6110      	str	r0, [r2, #16]
 80067d0:	6153      	str	r3, [r2, #20]
 80067d2:	e727      	b.n	8006624 <__kernel_rem_pio2+0x4e4>
 80067d4:	41700000 	.word	0x41700000
 80067d8:	3e700000 	.word	0x3e700000
 80067dc:	00000000 	.word	0x00000000

080067e0 <scalbn>:
 80067e0:	b570      	push	{r4, r5, r6, lr}
 80067e2:	ec55 4b10 	vmov	r4, r5, d0
 80067e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80067ea:	4606      	mov	r6, r0
 80067ec:	462b      	mov	r3, r5
 80067ee:	b999      	cbnz	r1, 8006818 <scalbn+0x38>
 80067f0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80067f4:	4323      	orrs	r3, r4
 80067f6:	d03f      	beq.n	8006878 <scalbn+0x98>
 80067f8:	4b35      	ldr	r3, [pc, #212]	; (80068d0 <scalbn+0xf0>)
 80067fa:	4629      	mov	r1, r5
 80067fc:	ee10 0a10 	vmov	r0, s0
 8006800:	2200      	movs	r2, #0
 8006802:	f7f9 fea5 	bl	8000550 <__aeabi_dmul>
 8006806:	4b33      	ldr	r3, [pc, #204]	; (80068d4 <scalbn+0xf4>)
 8006808:	429e      	cmp	r6, r3
 800680a:	4604      	mov	r4, r0
 800680c:	460d      	mov	r5, r1
 800680e:	da10      	bge.n	8006832 <scalbn+0x52>
 8006810:	a327      	add	r3, pc, #156	; (adr r3, 80068b0 <scalbn+0xd0>)
 8006812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006816:	e01f      	b.n	8006858 <scalbn+0x78>
 8006818:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800681c:	4291      	cmp	r1, r2
 800681e:	d10c      	bne.n	800683a <scalbn+0x5a>
 8006820:	ee10 2a10 	vmov	r2, s0
 8006824:	4620      	mov	r0, r4
 8006826:	4629      	mov	r1, r5
 8006828:	f7f9 fcdc 	bl	80001e4 <__adddf3>
 800682c:	4604      	mov	r4, r0
 800682e:	460d      	mov	r5, r1
 8006830:	e022      	b.n	8006878 <scalbn+0x98>
 8006832:	460b      	mov	r3, r1
 8006834:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006838:	3936      	subs	r1, #54	; 0x36
 800683a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800683e:	4296      	cmp	r6, r2
 8006840:	dd0d      	ble.n	800685e <scalbn+0x7e>
 8006842:	2d00      	cmp	r5, #0
 8006844:	a11c      	add	r1, pc, #112	; (adr r1, 80068b8 <scalbn+0xd8>)
 8006846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800684a:	da02      	bge.n	8006852 <scalbn+0x72>
 800684c:	a11c      	add	r1, pc, #112	; (adr r1, 80068c0 <scalbn+0xe0>)
 800684e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006852:	a319      	add	r3, pc, #100	; (adr r3, 80068b8 <scalbn+0xd8>)
 8006854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006858:	f7f9 fe7a 	bl	8000550 <__aeabi_dmul>
 800685c:	e7e6      	b.n	800682c <scalbn+0x4c>
 800685e:	1872      	adds	r2, r6, r1
 8006860:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006864:	428a      	cmp	r2, r1
 8006866:	dcec      	bgt.n	8006842 <scalbn+0x62>
 8006868:	2a00      	cmp	r2, #0
 800686a:	dd08      	ble.n	800687e <scalbn+0x9e>
 800686c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006870:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006874:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006878:	ec45 4b10 	vmov	d0, r4, r5
 800687c:	bd70      	pop	{r4, r5, r6, pc}
 800687e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006882:	da08      	bge.n	8006896 <scalbn+0xb6>
 8006884:	2d00      	cmp	r5, #0
 8006886:	a10a      	add	r1, pc, #40	; (adr r1, 80068b0 <scalbn+0xd0>)
 8006888:	e9d1 0100 	ldrd	r0, r1, [r1]
 800688c:	dac0      	bge.n	8006810 <scalbn+0x30>
 800688e:	a10e      	add	r1, pc, #56	; (adr r1, 80068c8 <scalbn+0xe8>)
 8006890:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006894:	e7bc      	b.n	8006810 <scalbn+0x30>
 8006896:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800689a:	3236      	adds	r2, #54	; 0x36
 800689c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80068a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80068a4:	4620      	mov	r0, r4
 80068a6:	4b0c      	ldr	r3, [pc, #48]	; (80068d8 <scalbn+0xf8>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	e7d5      	b.n	8006858 <scalbn+0x78>
 80068ac:	f3af 8000 	nop.w
 80068b0:	c2f8f359 	.word	0xc2f8f359
 80068b4:	01a56e1f 	.word	0x01a56e1f
 80068b8:	8800759c 	.word	0x8800759c
 80068bc:	7e37e43c 	.word	0x7e37e43c
 80068c0:	8800759c 	.word	0x8800759c
 80068c4:	fe37e43c 	.word	0xfe37e43c
 80068c8:	c2f8f359 	.word	0xc2f8f359
 80068cc:	81a56e1f 	.word	0x81a56e1f
 80068d0:	43500000 	.word	0x43500000
 80068d4:	ffff3cb0 	.word	0xffff3cb0
 80068d8:	3c900000 	.word	0x3c900000
 80068dc:	00000000 	.word	0x00000000

080068e0 <floor>:
 80068e0:	ec51 0b10 	vmov	r0, r1, d0
 80068e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80068e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80068f0:	2e13      	cmp	r6, #19
 80068f2:	ee10 5a10 	vmov	r5, s0
 80068f6:	ee10 8a10 	vmov	r8, s0
 80068fa:	460c      	mov	r4, r1
 80068fc:	dc31      	bgt.n	8006962 <floor+0x82>
 80068fe:	2e00      	cmp	r6, #0
 8006900:	da14      	bge.n	800692c <floor+0x4c>
 8006902:	a333      	add	r3, pc, #204	; (adr r3, 80069d0 <floor+0xf0>)
 8006904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006908:	f7f9 fc6c 	bl	80001e4 <__adddf3>
 800690c:	2200      	movs	r2, #0
 800690e:	2300      	movs	r3, #0
 8006910:	f7fa f8ae 	bl	8000a70 <__aeabi_dcmpgt>
 8006914:	b138      	cbz	r0, 8006926 <floor+0x46>
 8006916:	2c00      	cmp	r4, #0
 8006918:	da53      	bge.n	80069c2 <floor+0xe2>
 800691a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800691e:	4325      	orrs	r5, r4
 8006920:	d052      	beq.n	80069c8 <floor+0xe8>
 8006922:	4c2d      	ldr	r4, [pc, #180]	; (80069d8 <floor+0xf8>)
 8006924:	2500      	movs	r5, #0
 8006926:	4621      	mov	r1, r4
 8006928:	4628      	mov	r0, r5
 800692a:	e024      	b.n	8006976 <floor+0x96>
 800692c:	4f2b      	ldr	r7, [pc, #172]	; (80069dc <floor+0xfc>)
 800692e:	4137      	asrs	r7, r6
 8006930:	ea01 0307 	and.w	r3, r1, r7
 8006934:	4303      	orrs	r3, r0
 8006936:	d01e      	beq.n	8006976 <floor+0x96>
 8006938:	a325      	add	r3, pc, #148	; (adr r3, 80069d0 <floor+0xf0>)
 800693a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693e:	f7f9 fc51 	bl	80001e4 <__adddf3>
 8006942:	2200      	movs	r2, #0
 8006944:	2300      	movs	r3, #0
 8006946:	f7fa f893 	bl	8000a70 <__aeabi_dcmpgt>
 800694a:	2800      	cmp	r0, #0
 800694c:	d0eb      	beq.n	8006926 <floor+0x46>
 800694e:	2c00      	cmp	r4, #0
 8006950:	bfbe      	ittt	lt
 8006952:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006956:	4133      	asrlt	r3, r6
 8006958:	18e4      	addlt	r4, r4, r3
 800695a:	ea24 0407 	bic.w	r4, r4, r7
 800695e:	2500      	movs	r5, #0
 8006960:	e7e1      	b.n	8006926 <floor+0x46>
 8006962:	2e33      	cmp	r6, #51	; 0x33
 8006964:	dd0b      	ble.n	800697e <floor+0x9e>
 8006966:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800696a:	d104      	bne.n	8006976 <floor+0x96>
 800696c:	ee10 2a10 	vmov	r2, s0
 8006970:	460b      	mov	r3, r1
 8006972:	f7f9 fc37 	bl	80001e4 <__adddf3>
 8006976:	ec41 0b10 	vmov	d0, r0, r1
 800697a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800697e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8006982:	f04f 37ff 	mov.w	r7, #4294967295
 8006986:	40df      	lsrs	r7, r3
 8006988:	4238      	tst	r0, r7
 800698a:	d0f4      	beq.n	8006976 <floor+0x96>
 800698c:	a310      	add	r3, pc, #64	; (adr r3, 80069d0 <floor+0xf0>)
 800698e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006992:	f7f9 fc27 	bl	80001e4 <__adddf3>
 8006996:	2200      	movs	r2, #0
 8006998:	2300      	movs	r3, #0
 800699a:	f7fa f869 	bl	8000a70 <__aeabi_dcmpgt>
 800699e:	2800      	cmp	r0, #0
 80069a0:	d0c1      	beq.n	8006926 <floor+0x46>
 80069a2:	2c00      	cmp	r4, #0
 80069a4:	da0a      	bge.n	80069bc <floor+0xdc>
 80069a6:	2e14      	cmp	r6, #20
 80069a8:	d101      	bne.n	80069ae <floor+0xce>
 80069aa:	3401      	adds	r4, #1
 80069ac:	e006      	b.n	80069bc <floor+0xdc>
 80069ae:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80069b2:	2301      	movs	r3, #1
 80069b4:	40b3      	lsls	r3, r6
 80069b6:	441d      	add	r5, r3
 80069b8:	45a8      	cmp	r8, r5
 80069ba:	d8f6      	bhi.n	80069aa <floor+0xca>
 80069bc:	ea25 0507 	bic.w	r5, r5, r7
 80069c0:	e7b1      	b.n	8006926 <floor+0x46>
 80069c2:	2500      	movs	r5, #0
 80069c4:	462c      	mov	r4, r5
 80069c6:	e7ae      	b.n	8006926 <floor+0x46>
 80069c8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80069cc:	e7ab      	b.n	8006926 <floor+0x46>
 80069ce:	bf00      	nop
 80069d0:	8800759c 	.word	0x8800759c
 80069d4:	7e37e43c 	.word	0x7e37e43c
 80069d8:	bff00000 	.word	0xbff00000
 80069dc:	000fffff 	.word	0x000fffff

080069e0 <_init>:
 80069e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e2:	bf00      	nop
 80069e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069e6:	bc08      	pop	{r3}
 80069e8:	469e      	mov	lr, r3
 80069ea:	4770      	bx	lr

080069ec <_fini>:
 80069ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ee:	bf00      	nop
 80069f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069f2:	bc08      	pop	{r3}
 80069f4:	469e      	mov	lr, r3
 80069f6:	4770      	bx	lr
