package net.sf.sveditor.core.db;

public enum SVDBLang {
	SystemVerilog,
	VHDL

}
