Reading timing models for corner max_ff_n40C_5v50…
Reading cell library for the 'max_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_ff_n40C_5v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001363    0.363381 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011475    0.111262    0.460598    0.823980 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.111262    0.000081    0.824060 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007968    0.195947    0.149290    0.973351 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.195947    0.000187    0.973537 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003391    0.102850    0.088563    1.062100 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.102850    0.000033    1.062133 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.062133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001363    0.363381 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463381   clock uncertainty
                                  0.000000    0.463381   clock reconvergence pessimism
                                  0.088001    0.551383   library hold time
                                              0.551383   data required time
---------------------------------------------------------------------------------------------
                                              0.551383   data required time
                                             -1.062133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510750   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000559    0.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016603    0.139859    0.483243    0.845820 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.139862    0.000366    0.846186 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004575    0.156625    0.124614    0.970801 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.156625    0.000089    0.970889 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004461    0.125086    0.116554    1.087444 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.125086    0.000049    1.087493 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.087493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000559    0.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462577   clock uncertainty
                                  0.000000    0.462577   clock reconvergence pessimism
                                  0.083818    0.546395   library hold time
                                              0.546395   data required time
---------------------------------------------------------------------------------------------
                                              0.546395   data required time
                                             -1.087493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541098   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890    0.362908 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017179    0.143115    0.485785    0.848693 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.143117    0.000357    0.849050 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005627    0.170117    0.137169    0.986218 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.170117    0.000119    0.986338 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003976    0.121025    0.115410    1.101748 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.121025    0.000076    1.101823 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.101823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890    0.362908 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462908   clock uncertainty
                                  0.000000    0.462908   clock reconvergence pessimism
                                  0.084582    0.547490   library hold time
                                              0.547490   data required time
---------------------------------------------------------------------------------------------
                                              0.547490   data required time
                                             -1.101823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554333   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001198    0.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026846    0.326552    0.676957    1.040173 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.326553    0.000472    1.040645 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003471    0.118561    0.073265    1.113910 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.118561    0.000033    1.113943 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.113943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001198    0.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463216   clock uncertainty
                                  0.000000    0.463216   clock reconvergence pessimism
                                  0.085046    0.548262   library hold time
                                              0.548262   data required time
---------------------------------------------------------------------------------------------
                                              0.548262   data required time
                                             -1.113943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565681   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348    0.363366 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019540    0.156841    0.496144    0.859510 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.156841    0.000307    0.859817 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006445    0.195909    0.180330    1.040147 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.195909    0.000133    1.040281 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004035    0.108104    0.093215    1.133496 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.108104    0.000046    1.133541 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.133541   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348    0.363366 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463366   clock uncertainty
                                  0.000000    0.463366   clock reconvergence pessimism
                                  0.087013    0.550379   library hold time
                                              0.550379   data required time
---------------------------------------------------------------------------------------------
                                              0.550379   data required time
                                             -1.133541   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583162   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001356    0.363374 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024303    0.185109    0.515483    0.878857 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.185110    0.000314    0.879171 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006745    0.198228    0.192264    1.071435 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.198228    0.000148    1.071583 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003790    0.106104    0.091736    1.163319 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.106104    0.000071    1.163389 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.163389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001356    0.363374 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463374   clock uncertainty
                                  0.000000    0.463374   clock reconvergence pessimism
                                  0.087389    0.550764   library hold time
                                              0.550764   data required time
---------------------------------------------------------------------------------------------
                                              0.550764   data required time
                                             -1.163389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612626   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000524    0.360091 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006552    0.125020    0.546236    0.906327 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.125020    0.000089    0.906417 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012965    0.146140    0.122002    1.028419 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.146140    0.000226    1.028645 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016316    0.225374    0.178702    1.207347 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.225374    0.000260    1.207606 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004084    0.100716    0.073656    1.281263 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.100716    0.000079    1.281342 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.281342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067228    0.000255    0.362273 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462273   clock uncertainty
                                  0.000000    0.462273   clock reconvergence pessimism
                                  0.088401    0.550674   library hold time
                                              0.550674   data required time
---------------------------------------------------------------------------------------------
                                              0.550674   data required time
                                             -1.281342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730668   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257919    0.000464    4.821864 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.821864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001198    0.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463216   clock uncertainty
                                  0.000000    0.463216   clock reconvergence pessimism
                                  0.226032    0.689248   library removal time
                                              0.689248   data required time
---------------------------------------------------------------------------------------------
                                              0.689248   data required time
                                             -4.821864   data arrival time
---------------------------------------------------------------------------------------------
                                              4.132616   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257935    0.001126    4.822526 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.822526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001356    0.363374 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463374   clock uncertainty
                                  0.000000    0.463374   clock reconvergence pessimism
                                  0.226033    0.689408   library removal time
                                              0.689408   data required time
---------------------------------------------------------------------------------------------
                                              0.689408   data required time
                                             -4.822526   data arrival time
---------------------------------------------------------------------------------------------
                                              4.133118   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257955    0.001636    4.823035 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.823035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348    0.363366 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463366   clock uncertainty
                                  0.000000    0.463366   clock reconvergence pessimism
                                  0.226034    0.689400   library removal time
                                              0.689400   data required time
---------------------------------------------------------------------------------------------
                                              0.689400   data required time
                                             -4.823035   data arrival time
---------------------------------------------------------------------------------------------
                                              4.133636   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257964    0.001832    4.823232 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.823232   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001363    0.363381 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463381   clock uncertainty
                                  0.000000    0.463381   clock reconvergence pessimism
                                  0.226035    0.689416   library removal time
                                              0.689416   data required time
---------------------------------------------------------------------------------------------
                                              0.689416   data required time
                                             -4.823232   data arrival time
---------------------------------------------------------------------------------------------
                                              4.133816   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410212    0.002816    4.834413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890    0.362908 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462908   clock uncertainty
                                  0.000000    0.462908   clock reconvergence pessimism
                                  0.234014    0.696922   library removal time
                                              0.696922   data required time
---------------------------------------------------------------------------------------------
                                              0.696922   data required time
                                             -4.834413   data arrival time
---------------------------------------------------------------------------------------------
                                              4.137491   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410209    0.002750    4.834346 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000559    0.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462577   clock uncertainty
                                  0.000000    0.462577   clock reconvergence pessimism
                                  0.234013    0.696590   library removal time
                                              0.696590   data required time
---------------------------------------------------------------------------------------------
                                              0.696590   data required time
                                             -4.834346   data arrival time
---------------------------------------------------------------------------------------------
                                              4.137756   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003029    4.834625 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997    0.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642    0.362018 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067228    0.000255    0.362273 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462273   clock uncertainty
                                  0.000000    0.462273   clock reconvergence pessimism
                                  0.234014    0.696286   library removal time
                                              0.696286   data required time
---------------------------------------------------------------------------------------------
                                              0.696286   data required time
                                             -4.834625   data arrival time
---------------------------------------------------------------------------------------------
                                              4.138339   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258010    0.002708    4.824108 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000524    0.360091 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460091   clock uncertainty
                                  0.000000    0.460091   clock reconvergence pessimism
                                  0.225668    0.685759   library removal time
                                              0.685759   data required time
---------------------------------------------------------------------------------------------
                                              0.685759   data required time
                                             -4.824108   data arrival time
---------------------------------------------------------------------------------------------
                                              4.138348   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258015    0.002780    4.824180 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000511    0.360078 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460078   clock uncertainty
                                  0.000000    0.460078   clock reconvergence pessimism
                                  0.225668    0.685747   library removal time
                                              0.685747   data required time
---------------------------------------------------------------------------------------------
                                              0.685747   data required time
                                             -4.824180   data arrival time
---------------------------------------------------------------------------------------------
                                              4.138433   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258019    0.002851    4.824251 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000498    0.360066 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460066   clock uncertainty
                                  0.000000    0.460066   clock reconvergence pessimism
                                  0.225669    0.685734   library removal time
                                              0.685734   data required time
---------------------------------------------------------------------------------------------
                                              0.685734   data required time
                                             -4.824251   data arrival time
---------------------------------------------------------------------------------------------
                                              4.138516   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258043    0.003236    4.824636 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824636   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000550    0.360118 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460118   clock uncertainty
                                  0.000000    0.460118   clock reconvergence pessimism
                                  0.225670    0.685788   library removal time
                                              0.685788   data required time
---------------------------------------------------------------------------------------------
                                              0.685788   data required time
                                             -4.824636   data arrival time
---------------------------------------------------------------------------------------------
                                              4.138848   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258045    0.003262    4.824662 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000564    0.360132 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460132   clock uncertainty
                                  0.000000    0.460132   clock reconvergence pessimism
                                  0.225670    0.685802   library removal time
                                              0.685802   data required time
---------------------------------------------------------------------------------------------
                                              0.685802   data required time
                                             -4.824662   data arrival time
---------------------------------------------------------------------------------------------
                                              4.138860   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003034    4.834631 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026447    0.092326    0.045235    0.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000    0.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144    0.207379 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000976    0.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151213    0.359568 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063906    0.000372    0.359939 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459939   clock uncertainty
                                  0.000000    0.459939   clock reconvergence pessimism
                                  0.233578    0.693517   library removal time
                                              0.693517   data required time
---------------------------------------------------------------------------------------------
                                              0.693517   data required time
                                             -4.834631   data arrival time
---------------------------------------------------------------------------------------------
                                              4.141114   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219382    0.000293    4.425519 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004461    0.247985    0.183297    4.608816 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.247985    0.000049    4.608865 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.608865   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000560   20.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262577   clock uncertainty
                                  0.000000   20.262577   clock reconvergence pessimism
                                 -0.217631   20.044947   library setup time
                                             20.044947   data required time
---------------------------------------------------------------------------------------------
                                             20.044947   data required time
                                             -4.608865   data arrival time
---------------------------------------------------------------------------------------------
                                             15.436081   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219382    0.000439    4.425664 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003976    0.235467    0.176651    4.602315 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.235467    0.000076    4.602391 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.602391   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890   20.362909 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262909   clock uncertainty
                                  0.000000   20.262909   clock reconvergence pessimism
                                 -0.215809   20.047098   library setup time
                                             20.047098   data required time
---------------------------------------------------------------------------------------------
                                             20.047098   data required time
                                             -4.602391   data arrival time
---------------------------------------------------------------------------------------------
                                             15.444707   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219384    0.000929    4.426155 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004035    0.157868    0.143157    4.569313 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.157868    0.000046    4.569358 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.569358   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348   20.363367 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263367   clock uncertainty
                                  0.000000   20.263367   clock reconvergence pessimism
                                 -0.201998   20.061369   library setup time
                                             20.061369   data required time
---------------------------------------------------------------------------------------------
                                             20.061369   data required time
                                             -4.569358   data arrival time
---------------------------------------------------------------------------------------------
                                             15.492010   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219384    0.000858    4.426084 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003790    0.154103    0.140499    4.566583 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.154103    0.000071    4.566654 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.566654   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001355   20.363375 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263374   clock uncertainty
                                  0.000000   20.263374   clock reconvergence pessimism
                                 -0.201297   20.062077   library setup time
                                             20.062077   data required time
---------------------------------------------------------------------------------------------
                                             20.062077   data required time
                                             -4.566654   data arrival time
---------------------------------------------------------------------------------------------
                                             15.495424   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219384    0.000938    4.426164 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003391    0.147981    0.136195    4.562359 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.147981    0.000033    4.562392 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.562392   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001364   20.363382 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263382   clock uncertainty
                                  0.000000   20.263382   clock reconvergence pessimism
                                 -0.200157   20.063225   library setup time
                                             20.063225   data required time
---------------------------------------------------------------------------------------------
                                             20.063225   data required time
                                             -4.562392   data arrival time
---------------------------------------------------------------------------------------------
                                             15.500834   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003034    4.834631 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834631   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063906    0.000371   20.359940 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259939   clock uncertainty
                                  0.000000   20.259939   clock reconvergence pessimism
                                  0.075680   20.335621   library recovery time
                                             20.335621   data required time
---------------------------------------------------------------------------------------------
                                             20.335621   data required time
                                             -4.834631   data arrival time
---------------------------------------------------------------------------------------------
                                             15.500989   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003029    4.834625 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834625   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067228    0.000254   20.362272 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262272   clock uncertainty
                                  0.000000   20.262272   clock reconvergence pessimism
                                  0.076530   20.338802   library recovery time
                                             20.338802   data required time
---------------------------------------------------------------------------------------------
                                             20.338802   data required time
                                             -4.834625   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504178   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219383    0.000819    4.426044 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003471    0.152246    0.131846    4.557890 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.152246    0.000033    4.557923 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.557923   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001197   20.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263216   clock uncertainty
                                  0.000000   20.263216   clock reconvergence pessimism
                                 -0.200952   20.062263   library setup time
                                             20.062263   data required time
---------------------------------------------------------------------------------------------
                                             20.062263   data required time
                                             -4.557923   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504339   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410209    0.002750    4.834346 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834346   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000560   20.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262577   clock uncertainty
                                  0.000000   20.262577   clock reconvergence pessimism
                                  0.076535   20.339113   library recovery time
                                             20.339113   data required time
---------------------------------------------------------------------------------------------
                                             20.339113   data required time
                                             -4.834346   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504766   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410212    0.002816    4.834413 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834413   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067232    0.000890   20.362909 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262909   clock uncertainty
                                  0.000000   20.262909   clock reconvergence pessimism
                                  0.076534   20.339443   library recovery time
                                             20.339443   data required time
---------------------------------------------------------------------------------------------
                                             20.339443   data required time
                                             -4.834413   data arrival time
---------------------------------------------------------------------------------------------
                                             15.505031   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231239    0.000467    4.252758 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005117    0.160079    0.116479    4.369236 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.160079    0.000100    4.369337 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004084    0.201109    0.166654    4.535991 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.201109    0.000079    4.536070 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.536070   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067228    0.000254   20.362272 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262272   clock uncertainty
                                  0.000000   20.262272   clock reconvergence pessimism
                                 -0.210053   20.052219   library setup time
                                             20.052219   data required time
---------------------------------------------------------------------------------------------
                                             20.052219   data required time
                                             -4.536070   data arrival time
---------------------------------------------------------------------------------------------
                                             15.516150   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258043    0.003236    4.824636 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824636   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000549   20.360117 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260118   clock uncertainty
                                  0.000000   20.260118   clock reconvergence pessimism
                                  0.104505   20.364622   library recovery time
                                             20.364622   data required time
---------------------------------------------------------------------------------------------
                                             20.364622   data required time
                                             -4.824636   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539986   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258045    0.003262    4.824662 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824662   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000563   20.360132 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260132   clock uncertainty
                                  0.000000   20.260132   clock reconvergence pessimism
                                  0.104504   20.364637   library recovery time
                                             20.364637   data required time
---------------------------------------------------------------------------------------------
                                             20.364637   data required time
                                             -4.824662   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539975   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258019    0.002851    4.824251 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824251   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000497   20.360065 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260067   clock uncertainty
                                  0.000000   20.260067   clock reconvergence pessimism
                                  0.104509   20.364574   library recovery time
                                             20.364574   data required time
---------------------------------------------------------------------------------------------
                                             20.364574   data required time
                                             -4.824251   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258015    0.002780    4.824180 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824180   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000510   20.360079 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260078   clock uncertainty
                                  0.000000   20.260078   clock reconvergence pessimism
                                  0.104510   20.364590   library recovery time
                                             20.364590   data required time
---------------------------------------------------------------------------------------------
                                             20.364590   data required time
                                             -4.824180   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540408   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.258010    0.002708    4.824108 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.824108   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063907    0.000522   20.360090 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260092   clock uncertainty
                                  0.000000   20.260092   clock reconvergence pessimism
                                  0.104511   20.364601   library recovery time
                                             20.364601   data required time
---------------------------------------------------------------------------------------------
                                             20.364601   data required time
                                             -4.824108   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540494   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257964    0.001832    4.823232 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.823232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001364   20.363382 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263382   clock uncertainty
                                  0.000000   20.263382   clock reconvergence pessimism
                                  0.105536   20.368917   library recovery time
                                             20.368917   data required time
---------------------------------------------------------------------------------------------
                                             20.368917   data required time
                                             -4.823232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.545686   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257955    0.001636    4.823035 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.823035   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001348   20.363367 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263367   clock uncertainty
                                  0.000000   20.263367   clock reconvergence pessimism
                                  0.105537   20.368904   library recovery time
                                             20.368904   data required time
---------------------------------------------------------------------------------------------
                                             20.368904   data required time
                                             -4.823035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.545869   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257935    0.001126    4.822526 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.822526   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067236    0.001355   20.363375 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263374   clock uncertainty
                                  0.000000   20.263374   clock reconvergence pessimism
                                  0.105541   20.368914   library recovery time
                                             20.368914   data required time
---------------------------------------------------------------------------------------------
                                             20.368914   data required time
                                             -4.822526   data arrival time
---------------------------------------------------------------------------------------------
                                             15.546388   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360752    0.002824    4.479383 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088066    0.257917    0.342017    4.821400 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.257919    0.000464    4.821864 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.821864   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067234    0.001197   20.363216 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263216   clock uncertainty
                                  0.000000   20.263216   clock reconvergence pessimism
                                  0.105543   20.368759   library recovery time
                                             20.368759   data required time
---------------------------------------------------------------------------------------------
                                             20.368759   data required time
                                             -4.821864   data arrival time
---------------------------------------------------------------------------------------------
                                             15.546896   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004378    0.077560    0.029463    4.029463 ^ rst_n (in)
                                                         rst_n (net)
                      0.077560    0.000000    4.029463 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006877    0.105364    0.146639    4.176101 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.105364    0.000091    4.176193 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063505    0.360682    0.300366    4.476559 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.360729    0.002303    4.478862 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072848    0.410151    0.352735    4.831596 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.410222    0.003034    4.834631 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.834631   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000975   20.208355 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032538    0.063906    0.151214   20.359570 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063906    0.000371   20.359940 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259939   clock uncertainty
                                  0.000000   20.259939   clock reconvergence pessimism
                                  0.075680   20.335621   library recovery time
                                             20.335621   data required time
---------------------------------------------------------------------------------------------
                                             20.335621   data required time
                                             -4.834631   data arrival time
---------------------------------------------------------------------------------------------
                                             15.500989   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004365    0.077424    0.029377    4.029377 ^ ena (in)
                                                         ena (net)
                      0.077424    0.000000    4.029377 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019053    0.231236    0.222914    4.252291 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.231240    0.000499    4.252789 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037767    0.219382    0.172436    4.425226 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.219382    0.000293    4.425519 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004461    0.247985    0.183297    4.608816 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.247985    0.000049    4.608865 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.608865   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026447    0.092326    0.045235   20.045235 ^ clk (in)
                                                         clk (net)
                      0.092327    0.000000   20.045235 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049782    0.073534    0.162144   20.207380 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073537    0.000997   20.208376 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038477    0.067228    0.153642   20.362019 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.067229    0.000560   20.362577 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262577   clock uncertainty
                                  0.000000   20.262577   clock reconvergence pessimism
                                 -0.217631   20.044947   library setup time
                                             20.044947   data required time
---------------------------------------------------------------------------------------------
                                             20.044947   data required time
                                             -4.608865   data arrival time
---------------------------------------------------------------------------------------------
                                             15.436081   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ff_n40C_5v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ff_n40C_5v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.110964e-04 1.225618e-04 1.652915e-08 7.336748e-04  42.9%
Combinational        6.988177e-05 6.403699e-05 1.831701e-08 1.339371e-04   7.8%
Clock                6.610265e-04 1.827058e-04 3.250546e-08 8.437647e-04  49.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.342005e-03 3.693046e-04 6.735161e-08 1.711377e-03 100.0%
                            78.4%        21.6%         0.0%
%OL_METRIC_F power__internal__total 0.0013420047471299767
%OL_METRIC_F power__switching__total 0.0003693046164698899
%OL_METRIC_F power__leakage__total 6.735161406368206e-8
%OL_METRIC_F power__total 0.0017113768262788653

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ff_n40C_5v50 -0.10344191074272924
======================= max_ff_n40C_5v50 Corner ===================================

Clock clk
0.359939 source latency _231_/CLK ^
-0.363381 target latency _227_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103442 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ff_n40C_5v50 0.10110869372376474
======================= max_ff_n40C_5v50 Corner ===================================

Clock clk
0.363381 source latency _227_/CLK ^
-0.362273 target latency _253_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101109 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ff_n40C_5v50 0.5107502898514844
max_ff_n40C_5v50: 0.5107502898514844
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ff_n40C_5v50 15.436081294528964
max_ff_n40C_5v50: 15.436081294528964
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ff_n40C_5v50 0
max_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ff_n40C_5v50 0.510750
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.359939         network latency _231_/CLK
        1.670321 network latency _235_/CLK
---------------
0.359939 1.670321 latency
        1.310382 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
0.894669         network latency _242_/CLK
        1.477262 network latency _235_/CLK
---------------
0.894669 1.477262 latency
        0.582594 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.330518         network latency _231_/CLK
        0.334123 network latency _227_/CLK
---------------
0.330518 0.334123 latency
        0.003605 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.88 fmax = 532.92
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ff_n40C_5v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_ff_n40C_5v50/tiny_tonegen__max_ff_n40C_5v50.lib…
