module wideexpr_00028(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~&(u6);
  assign y1 = ((ctrl[6]?(ctrl[3]?(ctrl[3]?s5:(s0)<<<(s3)):6'sb011011):5'sb00011))<<<({1{s2}});
  assign y2 = 1'sb0;
  assign y3 = {3{1'b0}};
  assign y4 = (((6'sb110100)+(-({((ctrl[7]?s6:-(2'sb10)))!=((ctrl[4]?s3:$signed(s3))),(({u7})<<(3'sb000))<(5'sb00001)})))>>((ctrl[4]?(ctrl[6]?3'sb011:(s4)^(+(&((s0)+(s0))))):(((5'sb10110)^~(s0))>>(1'sb1))<<<((({{3{5'sb01011}},s1})^($signed(&(s3))))<<({(ctrl[7]?(s7)!=(s5):s6),s4,($signed(s7))>>((6'sb111111)^~(5'b01110))})))))|((ctrl[2]?(($signed(+(6'sb010110)))^(((ctrl[5]?s4:(-(s4))&((5'sb11110)>>>(u0))))<<(s1)))&(1'sb0):(+(s2))^~(5'sb10100)));
  assign y5 = 6'sb000100;
  assign y6 = -({4{(ctrl[5]?(ctrl[7]?(4'sb1010)!=(u6):$unsigned(u1)):({s3,s1,2'sb10,2'sb01})^($unsigned(s5)))}});
  assign y7 = s7;
endmodule
