0.6
2018.3
Dec  7 2018
00:33:28
D:/Vivado/2.28/MAC/header.vh,1710904802,verilog,,,,,,,,,,,,
D:/Vivado/2.28/test_0/test_0.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_baem_scan_bs.v,1710991055,verilog,,,,tb_beam_scan_bs,,,../../../../../MAC,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_beam_ctrl.v,1709777318,verilog,,,,tb_beam_ctrl,,,,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_beam_scan.v,1710145757,verilog,,,,tb_beam_scan,,,../../../../../MAC,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_beam_scan_ue.v,1710487628,verilog,,,,tb_beam_scan_ue,,,../../../../../MAC,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_tx_ofdm_bit_axis_rom.v,1709775733,verilog,,,,tb_tx_ofdm_bit_axis_rom,,,,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sources_1/new/beam_ctrl.v,1709777466,verilog,,D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_beam_scan.v,,beam_ctrl,,,,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sources_1/new/beam_scan.v,1710991554,verilog,,D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_baem_scan_bs.v,D:/Vivado/2.28/MAC/header.vh,beam_scan,,,../../../../../MAC,,,,,
D:/Vivado/2.28/test_0/test_0.srcs/sources_1/new/tx_ofdm_bit_axis_rom.v,1709775624,verilog,,D:/Vivado/2.28/test_0/test_0.srcs/sim_1/new/tb_tx_ofdm_bit_axis_rom.v,,tx_ofdm_bit_axis_rom,,,,,,,,
