{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530213589727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530213589743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 16:19:49 2018 " "Processing started: Thu Jun 28 16:19:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530213589743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530213589743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530213589743 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530213593571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "E:/pre-projeto/ula/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213594134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213594134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.bdf" "" { Schematic "E:/pre-projeto/ula/Mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213594868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213594868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.bdf" "" { Schematic "E:/pre-projeto/ula/Selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213595680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213595680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sumsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SumSub " "Found entity 1: SumSub" {  } { { "SumSub.bdf" "" { Schematic "E:/pre-projeto/ula/SumSub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213596430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213596430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumsub6bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sumsub6bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SumSub6bit " "Found entity 1: SumSub6bit" {  } { { "SumSub6bit.bdf" "" { Schematic "E:/pre-projeto/ula/SumSub6bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213597133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213597133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_full.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_full.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_full " "Found entity 1: ula_full" {  } { { "ula_full.bdf" "" { Schematic "E:/pre-projeto/ula/ula_full.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213597930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213597930 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "5to8bit.bdf " "Can't analyze file -- file 5to8bit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1530213598727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6to8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6to8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6to8bit " "Found entity 1: 6to8bit" {  } { { "6to8bit.bdf" "" { Schematic "E:/pre-projeto/ula/6to8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213599446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213599446 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "E:/pre-projeto/ula/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1530213600211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "E:/pre-projeto/ula/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213600211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213600211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_summult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_summult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_summult " "Found entity 1: mux_summult" {  } { { "mux_summult.bdf" "" { Schematic "E:/pre-projeto/ula/mux_summult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213601008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213601008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "E:/pre-projeto/ula/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213601680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213601680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "E:/pre-projeto/ula/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213602461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213602461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderoutputa.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderoutputa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderoutputA " "Found entity 1: decoderoutputA" {  } { { "decoderoutputA.v" "" { Text "E:/pre-projeto/ula/decoderoutputA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213603274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213603274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "calc.bdf" "" { Schematic "E:/pre-projeto/ula/calc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213603961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213603961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statesrom.v 1 1 " "Found 1 design units, including 1 entities, in source file statesrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 statesrom " "Found entity 1: statesrom" {  } { { "statesrom.v" "" { Text "E:/pre-projeto/ula/statesrom.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213605305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213605305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decfromkey.v 1 1 " "Found 1 design units, including 1 entities, in source file decfromkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 decFromKey " "Found entity 1: decFromKey" {  } { { "decFromKey.v" "" { Text "E:/pre-projeto/ula/decFromKey.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213606071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213606071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decfromkey.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_decfromkey.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_decfromkey " "Found entity 1: test_decfromkey" {  } { { "test_decfromkey.bdf" "" { Schematic "E:/pre-projeto/ula/test_decfromkey.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213606805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213606805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decfromula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_decfromula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_decfromula " "Found entity 1: test_decfromula" {  } { { "test_decfromula.bdf" "" { Schematic "E:/pre-projeto/ula/test_decfromula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213607555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213607555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkopnum.v 1 1 " "Found 1 design units, including 1 entities, in source file checkopnum.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkOpNum " "Found entity 1: checkOpNum" {  } { { "checkOpNum.v" "" { Text "E:/pre-projeto/ula/checkOpNum.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213608336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213608336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pre-projeto/keyboard/keyboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /pre-projeto/keyboard/keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "../keyboard/Keyboard.bdf" "" { Schematic "E:/pre-projeto/keyboard/Keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213609024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213609024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pre-projeto/keyboard/ringcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /pre-projeto/keyboard/ringcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RingCounter " "Found entity 1: RingCounter" {  } { { "../keyboard/RingCounter.bdf" "" { Schematic "E:/pre-projeto/keyboard/RingCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213609805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213609805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/pre-projeto/keyboard/test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /pre-projeto/keyboard/test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../keyboard/test.bdf" "" { Schematic "E:/pre-projeto/keyboard/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213610602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213610602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "E:/pre-projeto/ula/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213611836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213611836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statesmach.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statesmach.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 statesmach " "Found entity 1: statesmach" {  } { { "statesmach.bdf" "" { Schematic "E:/pre-projeto/ula/statesmach.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213612617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213612617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regMUX.v(14) " "Verilog HDL information at regMUX.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "regMUX.v" "" { Text "E:/pre-projeto/ula/regMUX.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530213613399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmux.v 1 1 " "Found 1 design units, including 1 entities, in source file regmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMUX " "Found entity 1: regMUX" {  } { { "regMUX.v" "" { Text "E:/pre-projeto/ula/regMUX.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213613399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213613399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodop.v 1 1 " "Found 1 design units, including 1 entities, in source file decodop.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodOp " "Found entity 1: decodOp" {  } { { "decodOp.v" "" { Text "E:/pre-projeto/ula/decodOp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213614133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213614133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calctest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calctest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calcTest " "Found entity 1: calcTest" {  } { { "calcTest.bdf" "" { Schematic "E:/pre-projeto/ula/calcTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213614867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213614867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normreg.v 1 1 " "Found 1 design units, including 1 entities, in source file normreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 normReg " "Found entity 1: normReg" {  } { { "normReg.v" "" { Text "E:/pre-projeto/ula/normReg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213615649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213615649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcfpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calcfpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calcFPGA " "Found entity 1: calcFPGA" {  } { { "calcFPGA.bdf" "" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213616367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213616367 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqdiv freqdiv.v " "Entity \"freqdiv\" obtained from \"freqdiv.v\" instead of from Quartus II megafunction library" {  } { { "freqdiv.v" "" { Text "E:/pre-projeto/ula/freqdiv.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1530213617727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqdiv " "Found entity 1: freqdiv" {  } { { "freqdiv.v" "" { Text "E:/pre-projeto/ula/freqdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530213617727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530213617727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calcFPGA " "Elaborating entity \"calcFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "normReg inst12 " "Block or symbol \"normReg\" of instance \"inst12\" overlaps another block or symbol" {  } { { "calcFPGA.bdf" "" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 536 576 736 616 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst11 " "Primitive \"AND2\" of instance \"inst11\" not used" {  } { { "calcFPGA.bdf" "" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { -144 376 424 -80 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst5 " "Primitive \"OR2\" of instance \"inst5\" not used" {  } { { "calcFPGA.bdf" "" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { -216 320 384 -168 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:inst1 " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:inst1\"" {  } { { "calcFPGA.bdf" "inst1" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 128 -1032 -816 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingCounter Keyboard:inst1\|RingCounter:inst " "Elaborating entity \"RingCounter\" for hierarchy \"Keyboard:inst1\|RingCounter:inst\"" {  } { { "../keyboard/Keyboard.bdf" "inst" { Schematic "E:/pre-projeto/keyboard/Keyboard.bdf" { { 216 200 328 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderoutputA decoderoutputA:inst25 " "Elaborating entity \"decoderoutputA\" for hierarchy \"decoderoutputA:inst25\"" {  } { { "calcFPGA.bdf" "inst25" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 528 1072 1240 608 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213618602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_full ula_full:inst " "Elaborating entity \"ula_full\" for hierarchy \"ula_full:inst\"" {  } { { "calcFPGA.bdf" "inst" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 424 856 1032 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213620851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_summult ula_full:inst\|mux_summult:inst9 " "Elaborating entity \"mux_summult\" for hierarchy \"ula_full:inst\|mux_summult:inst9\"" {  } { { "ula_full.bdf" "inst9" { Schematic "E:/pre-projeto/ula/ula_full.bdf" { { 248 784 912 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213620851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6to8bit ula_full:inst\|6to8bit:inst8 " "Elaborating entity \"6to8bit\" for hierarchy \"ula_full:inst\|6to8bit:inst8\"" {  } { { "ula_full.bdf" "inst8" { Schematic "E:/pre-projeto/ula/ula_full.bdf" { { 392 584 704 584 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumSub6bit ula_full:inst\|SumSub6bit:inst " "Elaborating entity \"SumSub6bit\" for hierarchy \"ula_full:inst\|SumSub6bit:inst\"" {  } { { "ula_full.bdf" "inst" { Schematic "E:/pre-projeto/ula/ula_full.bdf" { { 376 392 560 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621070 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "SumSub6bit.bdf" "" { Schematic "E:/pre-projeto/ula/SumSub6bit.bdf" { { 488 -144 -112 520 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530213621070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ula_full:inst\|SumSub6bit:inst\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"ula_full:inst\|SumSub6bit:inst\|FullAdder:inst\"" {  } { { "SumSub6bit.bdf" "inst" { Schematic "E:/pre-projeto/ula/SumSub6bit.bdf" { { 464 280 376 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector ula_full:inst\|SumSub6bit:inst\|Selector:inst10 " "Elaborating entity \"Selector\" for hierarchy \"ula_full:inst\|SumSub6bit:inst\|Selector:inst10\"" {  } { { "SumSub6bit.bdf" "inst10" { Schematic "E:/pre-projeto/ula/SumSub6bit.bdf" { { 128 272 368 224 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult ula_full:inst\|Mult:inst6 " "Elaborating entity \"Mult\" for hierarchy \"ula_full:inst\|Mult:inst6\"" {  } { { "ula_full.bdf" "inst6" { Schematic "E:/pre-projeto/ula/ula_full.bdf" { { 232 424 560 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621086 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Mult.bdf" "" { Schematic "E:/pre-projeto/ula/Mult.bdf" { { 376 472 488 424 "B\[2\]" "" } { 376 600 616 424 "B\[2\]" "" } { 376 728 744 424 "B\[2\]" "" } { 616 576 592 656 "B\[3\]" "" } { 616 320 336 656 "B\[3\]" "" } { 616 448 464 656 "B\[3\]" "" } { 128 672 688 184 "B\[1\]" "" } { 128 752 768 184 "B\[0\]" "" } { 128 800 816 184 "B\[1\]" "" } { 128 880 896 184 "B\[0\]" "" } { 128 928 944 184 "B\[1\]" "" } { 128 1008 1024 184 "B\[0\]" "" } { 128 1056 1072 184 "B\[1\]" "" } { 128 1143 1160 256 "A\[0\]" "" } { 48 208 272 48 "" "" } { 376 272 488 376 "" "" } { 376 488 616 376 "" "" } { 376 616 744 376 "" "" } { 376 744 872 376 "" "" } { 616 272 336 616 "" "" } { 616 336 464 616 "" "" } { 616 464 592 616 "" "" } { 616 592 720 616 "" "" } { 128 272 688 128 "" "" } { 128 688 768 128 "" "" } { 128 768 816 128 "" "" } { 128 816 896 128 "" "" } { 128 896 944 128 "" "" } { 128 944 1024 128 "" "" } { 128 1024 1072 128 "" "" } { 128 1072 1160 128 "" "" } { 48 272 272 128 "" "" } { 128 272 272 376 "" "" } { 376 272 272 616 "" "" } { 376 856 872 424 "B\[2\]" "" } { 616 704 720 656 "B\[3\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1530213621086 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Mult.bdf" "" { Schematic "E:/pre-projeto/ula/Mult.bdf" { { 360 456 472 424 "A\[3\]" "" } { 360 584 600 424 "A\[2\]" "" } { 360 712 728 424 "A\[1\]" "" } { 360 840 856 424 "A\[0\]" "" } { 600 688 704 656 "A\[0\]" "" } { 600 304 320 656 "A\[3\]" "" } { 600 432 448 656 "A\[2\]" "" } { 600 560 576 656 "A\[1\]" "" } { 112 655 672 184 "A\[3\]" "" } { 112 736 752 184 "A\[3\]" "" } { 112 784 800 184 "A\[2\]" "" } { 112 864 880 184 "A\[2\]" "" } { 112 912 928 184 "A\[1\]" "" } { 112 991 1008 184 "A\[1\]" "" } { 112 1040 1056 184 "A\[0\]" "" } { 112 1159 1176 256 "B\[0\]" "" } { 72 208 288 72 "" "" } { 360 288 472 360 "" "" } { 360 472 600 360 "" "" } { 360 600 728 360 "" "" } { 600 288 320 600 "" "" } { 600 320 448 600 "" "" } { 600 448 576 600 "" "" } { 112 288 672 112 "" "" } { 112 672 752 112 "" "" } { 112 752 800 112 "" "" } { 112 800 880 112 "" "" } { 112 880 928 112 "" "" } { 112 928 1008 112 "" "" } { 112 1008 1056 112 "" "" } { 112 1056 1176 112 "" "" } { 72 288 288 112 "" "" } { 112 288 288 360 "" "" } { 360 288 288 600 "" "" } { 360 728 856 360 "" "" } { 600 576 704 600 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1530213621086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodOp decodOp:inst10 " "Elaborating entity \"decodOp\" for hierarchy \"decodOp:inst10\"" {  } { { "calcFPGA.bdf" "inst10" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 264 848 1032 344 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst4 " "Elaborating entity \"reg\" for hierarchy \"reg:inst4\"" {  } { { "calcFPGA.bdf" "inst4" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 152 288 440 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statesmach statesmach:inst7 " "Elaborating entity \"statesmach\" for hierarchy \"statesmach:inst7\"" {  } { { "calcFPGA.bdf" "inst7" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { -104 136 296 56 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statesrom statesmach:inst7\|statesrom:inst " "Elaborating entity \"statesrom\" for hierarchy \"statesmach:inst7\|statesrom:inst\"" {  } { { "statesmach.bdf" "inst" { Schematic "E:/pre-projeto/ula/statesmach.bdf" { { 144 560 720 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv freqdiv:inst28 " "Elaborating entity \"freqdiv\" for hierarchy \"freqdiv:inst28\"" {  } { { "calcFPGA.bdf" "inst28" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 760 -536 -456 904 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkOpNum checkOpNum:inst8 " "Elaborating entity \"checkOpNum\" for hierarchy \"checkOpNum:inst8\"" {  } { { "calcFPGA.bdf" "inst8" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { -80 432 592 0 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMUX regMUX:inst22 " "Elaborating entity \"regMUX\" for hierarchy \"regMUX:inst22\"" {  } { { "calcFPGA.bdf" "inst22" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 24 632 824 216 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decFromKey decFromKey:inst6 " "Elaborating entity \"decFromKey\" for hierarchy \"decFromKey:inst6\"" {  } { { "calcFPGA.bdf" "inst6" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 224 -288 -128 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normReg normReg:inst12 " "Elaborating entity \"normReg\" for hierarchy \"normReg:inst12\"" {  } { { "calcFPGA.bdf" "inst12" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 536 576 736 616 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst24 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst24\"" {  } { { "calcFPGA.bdf" "inst24" { Schematic "E:/pre-projeto/ula/calcFPGA.bdf" { { 824 768 928 904 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530213621180 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../keyboard/RingCounter.bdf" "" { Schematic "E:/pre-projeto/keyboard/RingCounter.bdf" { { 240 304 368 320 "inst" "" } } } } { "reg.bdf" "" { Schematic "E:/pre-projeto/ula/reg.bdf" { { 336 432 496 416 "inst" "" } } } } { "reg.bdf" "" { Schematic "E:/pre-projeto/ula/reg.bdf" { { 448 432 496 528 "inst3" "" } } } } { "reg.bdf" "" { Schematic "E:/pre-projeto/ula/reg.bdf" { { 560 432 496 640 "inst4" "" } } } } { "reg.bdf" "" { Schematic "E:/pre-projeto/ula/reg.bdf" { { 672 432 496 752 "inst5" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530213636273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530213636273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/pre-projeto/ula/output_files/ula.map.smsg " "Generated suppressed messages file E:/pre-projeto/ula/output_files/ula.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530213641507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530213650726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530213650726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530213659335 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530213659335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530213659335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530213659335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530213663694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 16:21:03 2018 " "Processing ended: Thu Jun 28 16:21:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530213663694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530213663694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530213663694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530213663694 ""}
