
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003451                       # Number of seconds simulated
sim_ticks                                  3450535305                       # Number of ticks simulated
final_tick                               574981572981                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59867                       # Simulator instruction rate (inst/s)
host_op_rate                                    78641                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98164                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892636                       # Number of bytes of host memory used
host_seconds                                 35150.63                       # Real time elapsed on the host
sim_insts                                  2104354315                       # Number of instructions simulated
sim_ops                                    2764287217                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       268416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       150272                       # Number of bytes read from this memory
system.physmem.bytes_read::total               429952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       108160                       # Number of bytes written to this memory
system.physmem.bytes_written::total            108160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2097                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1174                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3359                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             845                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  845                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1632211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77789669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1632211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43550344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124604434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1632211                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1632211                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3264421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31345861                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31345861                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31345861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1632211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77789669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1632211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43550344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155950295                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8274666                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853786                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488001                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189520                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437429                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1386284                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5688                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15859376                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853786                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586175                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359631                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876816                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        378976                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721121                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7925428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.305655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4565797     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601270      7.59%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          295564      3.73%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222380      2.81%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181240      2.29%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159596      2.01%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54992      0.69%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195836      2.47%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648753     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7925428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344882                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.916618                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623973                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       355507                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246333                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16308                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683306                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313120                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17726772                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4426                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683306                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775989                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         170222                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42213                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109241                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144450                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17166786                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71049                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60914                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22737049                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78162912                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78162912                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7833601                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2147                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1145                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367048                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7236                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198922                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16144657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770178                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17798                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4660584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12657037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7925428                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856364                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2859326     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1681056     21.21%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       854011     10.78%     68.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998668     12.60%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743018      9.38%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476922      6.02%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205102      2.59%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60798      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46527      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7925428                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58488     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12516     15.64%     88.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9029     11.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807634     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109447      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359381     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492720      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770178                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.664137                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80033                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35563610                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20807505                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13287528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850211                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22193                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736535                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155155                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683306                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         104728                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7463                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16146809                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624614                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594913                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        96226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207555                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13467972                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257402                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302201                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737457                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016991                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480055                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.627615                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13312709                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13287528                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995818                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19696827                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.605808                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405944                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4776707                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187755                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7242122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.570007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287168                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3405492     47.02%     47.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532852     21.17%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837814     11.57%     79.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305674      4.22%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262080      3.62%     87.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116584      1.61%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281088      3.88%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77391      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423147      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7242122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423147                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22965761                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32978024                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 349238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.827467                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.827467                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.208508                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.208508                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62359940                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17443094                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18286157                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8274666                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3067420                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2498576                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203615                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1256300                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1190514                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327138                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8963                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3156224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16748716                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3067420                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1517652                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3508150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1096250                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        516629                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1548786                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8070759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.570446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.369562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4562609     56.53%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          244937      3.03%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253755      3.14%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          404140      5.01%     67.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189410      2.35%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          269584      3.34%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180739      2.24%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          134094      1.66%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1831491     22.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8070759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370700                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024096                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3324470                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       473306                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3356018                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28217                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        888744                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520796                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          986                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20006350                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3751                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        888744                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3492690                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100214                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       156585                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3214032                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       218490                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19284516                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126038                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64560                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27009333                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     89887429                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     89887429                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16453458                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10555828                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3313                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1695                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           576228                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1795720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       925217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10139                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       366201                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18070357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14339954                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25009                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6239208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19267839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8070759                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776779                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.925844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2823340     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1726339     21.39%     56.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1164255     14.43%     70.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       769056      9.53%     80.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691664      8.57%     88.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391386      4.85%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       352619      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78163      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73937      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8070759                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107862     78.02%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15433     11.16%     89.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14957     10.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11972945     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190720      1.33%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1618      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1422600      9.92%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       752071      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14339954                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732995                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             138252                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009641                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36913924                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24313007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13930338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14478206                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20528                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       719223                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243926                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        888744                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59175                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12215                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18073689                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1795720                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       925217                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1684                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237020                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14080505                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1326113                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259445                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2053547                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2001600                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            727434                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701640                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13940919                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13930338                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9145076                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26002553                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683492                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351699                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9587213                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11803401                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6270297                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       205469                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7182015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643466                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.169655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2776873     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2020398     28.13%     66.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       802405     11.17%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       402299      5.60%     83.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       372810      5.19%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       170761      2.38%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185470      2.58%     93.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94561      1.32%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356438      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7182015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9587213                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11803401                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1757788                       # Number of memory references committed
system.switch_cpus1.commit.loads              1076497                       # Number of loads committed
system.switch_cpus1.commit.membars               1643                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1704175                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10633093                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243253                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356438                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24899106                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37037152                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 203907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9587213                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11803401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9587213                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863094                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863094                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158622                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158622                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63212729                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19326644                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18415266                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3286                       # number of misc regfile writes
system.l20.replacements                          2140                       # number of replacements
system.l20.tagsinuse                      2047.414140                       # Cycle average of tags in use
system.l20.total_refs                          107432                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4188                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.652340                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.174026                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    28.449030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   955.762694                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1033.028390                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014733                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.013891                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.466681                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.504408                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999714                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3316                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             756                       # number of Writeback hits
system.l20.Writeback_hits::total                  756                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3340                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3344                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3340                       # number of overall hits
system.l20.overall_hits::total                   3344                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2097                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2141                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2097                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2141                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2097                       # number of overall misses
system.l20.overall_misses::total                 2141                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5003204                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    214466756                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      219469960                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5003204                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    214466756                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       219469960                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5003204                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    214466756                       # number of overall miss cycles
system.l20.overall_miss_latency::total      219469960                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5413                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5461                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          756                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              756                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5437                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5485                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5437                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5485                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.387401                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.392053                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.385691                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.390337                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.385691                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.390337                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 113709.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 102273.131140                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102508.155068                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 113709.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 102273.131140                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102508.155068                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 113709.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 102273.131140                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102508.155068                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2097                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2141                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2097                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2141                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2097                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2141                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4675124                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    198714109                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    203389233                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4675124                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    198714109                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    203389233                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4675124                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    198714109                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    203389233                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.387401                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.392053                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.385691                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.390337                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.385691                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.390337                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 106252.818182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94761.139247                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94997.306399                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 106252.818182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94761.139247                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94997.306399                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 106252.818182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94761.139247                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94997.306399                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1219                       # number of replacements
system.l21.tagsinuse                      2046.342574                       # Cycle average of tags in use
system.l21.total_refs                          206037                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3265                       # Sample count of references to valid blocks.
system.l21.avg_refs                         63.104747                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           27.116693                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.665177                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   572.923123                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1407.637581                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013241                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.018879                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.279748                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.687323                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999191                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3075                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3077                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             972                       # number of Writeback hits
system.l21.Writeback_hits::total                  972                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3127                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3129                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3127                       # number of overall hits
system.l21.overall_hits::total                   3129                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1174                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1218                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1174                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1218                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1174                       # number of overall misses
system.l21.overall_misses::total                 1218                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5468945                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    121664152                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      127133097                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5468945                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    121664152                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       127133097                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5468945                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    121664152                       # number of overall miss cycles
system.l21.overall_miss_latency::total      127133097                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4249                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4295                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          972                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              972                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4301                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4347                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4301                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4347                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.276300                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.283586                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272960                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280193                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272960                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280193                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 124294.204545                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103632.156729                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104378.568966                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 124294.204545                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103632.156729                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104378.568966                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 124294.204545                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103632.156729                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104378.568966                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 531                       # number of writebacks
system.l21.writebacks::total                      531                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1174                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1218                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1174                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1218                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1174                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1218                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5135295                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    112633177                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    117768472                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5135295                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    112633177                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    117768472                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5135295                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    112633177                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    117768472                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.276300                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.283586                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272960                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280193                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272960                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280193                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116711.250000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95939.673765                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96690.042693                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116711.250000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95939.673765                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96690.042693                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116711.250000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95939.673765                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96690.042693                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               556.080533                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753586                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769882.660777                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.102467                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.978067                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065869                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825285                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891155                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721065                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721065                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721065                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721065                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721065                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721065                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6157289                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6157289                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6157289                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6157289                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6157289                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6157289                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721121                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721121                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721121                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721121                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109951.589286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109951.589286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109951.589286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109951.589286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109951.589286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109951.589286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5273547                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5273547                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5273547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5273547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5273547                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5273547                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109865.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 109865.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 109865.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 109865.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 109865.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 109865.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249959                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39214.818022                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.246651                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.753349                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786120                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213880                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055514                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493098                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493098                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493098                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18109                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18181                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18181                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18181                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1341962384                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1341962384                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2379112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2379112                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1344341496                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1344341496                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1344341496                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1344341496                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008733                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007240                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 74104.720526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74104.720526                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33043.222222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33043.222222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 73942.109675                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73942.109675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 73942.109675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73942.109675                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu0.dcache.writebacks::total              756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12696                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12744                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12744                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12744                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    243140576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    243140576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       544775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       544775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    243685351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    243685351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    243685351                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    243685351                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44917.896915                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44917.896915                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22698.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22698.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44819.818098                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44819.818098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44819.818098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44819.818098                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.960886                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086324752                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2138434.551181                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.960886                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068848                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809232                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1548726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1548726                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1548726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1548726                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1548726                       # number of overall hits
system.cpu1.icache.overall_hits::total        1548726                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6930114                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6930114                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6930114                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6930114                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6930114                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6930114                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1548786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1548786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1548786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1548786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1548786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1548786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 115501.900000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 115501.900000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 115501.900000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 115501.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 115501.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 115501.900000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5609950                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5609950                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5609950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5609950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5609950                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5609950                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121955.434783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 121955.434783                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 121955.434783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 121955.434783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 121955.434783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 121955.434783                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4301                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166173425                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4557                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36465.531051                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.363582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.636418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872514                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127486                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1037750                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1037750                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       677811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        677811                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1643                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1643                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1715561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1715561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1715561                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1715561                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10634                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10634                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10800                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10800                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10800                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10800                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    575643982                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    575643982                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5468943                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5468943                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    581112925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    581112925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    581112925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    581112925                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1048384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1048384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       677977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       677977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1726361                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1726361                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1726361                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1726361                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010143                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000245                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006256                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006256                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006256                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006256                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 54132.403799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54132.403799                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32945.439759                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32945.439759                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53806.752315                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53806.752315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53806.752315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53806.752315                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          972                       # number of writebacks
system.cpu1.dcache.writebacks::total              972                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6385                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6385                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6499                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6499                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6499                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4249                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4249                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4301                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4301                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147653467                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147653467                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1199416                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1199416                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    148852883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    148852883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    148852883                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    148852883                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002491                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002491                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34750.168746                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34750.168746                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23065.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23065.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34608.900953                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34608.900953                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34608.900953                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34608.900953                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
