Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Apr 26 08:26:56 2011 (mem=46.5M) ---
--- Running on srge02.ecn.purdue.edu (x86_64 w/Linux 2.6.18-238.5.1.el5) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/IIT/v2.1/lib/ami05/lib/iit05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Apr 26 08:27:08 2011
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Tue Apr 26 08:27:08 2011
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/BENC.v'
Module \**SEQGEN**  not defined.  Created automatically.
**WARN: (ENCVL-346):	Module \**SEQGEN**  is not defined in LEF files.  It will be treated as an empty module.
Inserting temporary buffers to remove assignment statements.
Module B_StripPayload not defined.  Created automatically.
**WARN: (ENCVL-346):	Module B_StripPayload is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus DATAOUT in module B_StripPayload ... created as [7:0].

*** Memory Usage v0.159.2.6.2.1 (Current mem = 242.234M, initial mem = 46.484M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=242.2M) ***
Set top cell to BENC.
Reading common timing library '/package/eda/cells/IIT/v2.1/lib/ami05/lib/iit05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'iit05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'iit05_stdcells'.
 read 39 cells in library 'iit05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.2M, fe_cpu=0.11min, fe_mem=242.5M) ***
**WARN: (ENCDB-2504):	Cell B_StripPayload is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell \**SEQGEN**  is instantiated in the Verilog netlist, but is not defined.
Mark pin Q of cell \**SEQGEN**  output for net ctr0[1] in module U_CLKDIV 
Mark pin DATAOUT[7] of cell B_StripPayload output for net DATAOUT[7] in module bToothTop 
Mark pin DATAOUT[6] of cell B_StripPayload output for net DATAOUT[6] in module bToothTop 
Mark pin DATAOUT[5] of cell B_StripPayload output for net DATAOUT[5] in module bToothTop 
Mark pin DATAOUT[4] of cell B_StripPayload output for net DATAOUT[4] in module bToothTop 
Mark pin DATAOUT[3] of cell B_StripPayload output for net DATAOUT[3] in module bToothTop 
Mark pin DATAOUT[2] of cell B_StripPayload output for net DATAOUT[2] in module bToothTop 
Mark pin DATAOUT[1] of cell B_StripPayload output for net DATAOUT[1] in module bToothTop 
Mark pin DATAOUT[0] of cell B_StripPayload output for net DATAOUT[0] in module bToothTop 
Mark pin EMPTY_SRAM of cell B_StripPayload output for net EMPTY_SRAM in module bToothTop 
Mark pin ERR of cell B_StripPayload output for net ERR in module bToothTop 
Mark pin REPLY_EN of cell B_StripPayload output for net REPLY_EN in module bToothTop 
Found empty module (B_StripPayload).
Found empty module (\**SEQGEN** ).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell BENC ...
*** Netlist is unique.
** info: there are 96 modules.
** info: there are 6058 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 245.164M, initial mem = 46.484M) ***
*info - Done with setDoAssign with 52 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'R_ENABLE' (File encounter.pt, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_ENABLE' (File encounter.pt, Line 13).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 13).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 13).

**WARN: (TCLCMD-513):	No matching object found for 'FULL' (File encounter.pt, Line 15).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'FULL' (File encounter.pt, Line 15).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 15).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 15).

**WARN: (TCLCMD-513):	No matching object found for 'EMPTY' (File encounter.pt, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'EMPTY' (File encounter.pt, Line 17).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 17).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 17).

**WARN: (TCLCMD-513):	No matching object found for 'R_ERROR' (File encounter.pt, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_ERROR' (File encounter.pt, Line 19).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 19).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 19).

**WARN: (TCLCMD-513):	No matching object found for 'RCVING' (File encounter.pt, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'RCVING' (File encounter.pt, Line 21).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 21).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 21).

**WARN: (TCLCMD-513):	No matching object found for 'R_DATA[7]' (File encounter.pt, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[7]' (File encounter.pt, Line 23).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 23).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 23).

**WARN: (TCLCMD-513):	No matching object found for 'R_DATA[6]' (File encounter.pt, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[6]' (File encounter.pt, Line 25).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 25).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 25).

**WARN: (TCLCMD-513):	No matching object found for 'R_DATA[5]' (File encounter.pt, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[5]' (File encounter.pt, Line 27).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 27).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 27).

**WARN: (TCLCMD-513):	No matching object found for 'R_DATA[4]' (File encounter.pt, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[4]' (File encounter.pt, Line 29).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 29).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 29).

**WARN: (TCLCMD-513):	No matching object found for 'R_DATA[3]' (File encounter.pt, Line 31).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[3]' (File encounter.pt, Line 31).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 31).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 31).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[2]' (File encounter.pt, Line 33).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 33).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[1]' (File encounter.pt, Line 35).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 35).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_DATA[0]' (File encounter.pt, Line 37).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 37).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'R_ENABLE' (File encounter.pt, Line 47).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 47).

INFO (CTE): read_dc_script finished with  20 WARNING and 28 ERROR
*** Read timing constraints (cpu=0:00:00.0 mem=250.0M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 8: Pad: U1 W PADNW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 9: Pad: U3 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 10: Pad: U4 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 11: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U7 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 15: Pad: U9 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 16: Pad: U10 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 17: Pad: U11 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 18: Pad: U12 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 19: Pad: U20 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U21 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 21: Pad: U13 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 22: Pad: U14 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 23: Pad: U15 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 24: Pad: U16 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 25: Pad: U17 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 26: Pad: U18 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 27: Pad: U2 W PADNE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 28: Pad: U19 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U22 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 30: Pad: U23 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 31: Pad: U24 NW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 32: Pad: U25 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 33: Pad: U26 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 34: Pad: U27 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 35: Pad: U28 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 36: Pad: U29 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 37: Pad: U30 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 38: Pad: U31 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 39: Pad: U32 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 40: Pad: U33 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 41: Pad: U34 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 42: Pad: U35 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 43: Pad: U36 NE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 44: Pad: U37 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 45: Pad: U38 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 46: Pad: U39 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 47: Pad: U40 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 48: Pad: U41 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 49: Pad: U42 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 50: Pad: U43 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 51: Pad: U44 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 52: Pad: U45 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 53: Pad: U46 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 54: Pad: U47 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 55: Pad: U48 SW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 56: Pad: U49 SE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 57: Pad: U50 S
  Reason: unable to determine object from name.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 8: Pad: U1 W PADNW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 9: Pad: U3 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 10: Pad: U4 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 11: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U7 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 15: Pad: U9 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 16: Pad: U10 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 17: Pad: U11 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 18: Pad: U12 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 19: Pad: U20 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U21 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 21: Pad: U13 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 22: Pad: U14 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 23: Pad: U15 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 24: Pad: U16 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 25: Pad: U17 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 26: Pad: U18 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 27: Pad: U2 W PADNE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 28: Pad: U19 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U22 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 30: Pad: U23 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 31: Pad: U24 NW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 32: Pad: U25 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 33: Pad: U26 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 34: Pad: U27 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 35: Pad: U28 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 36: Pad: U29 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 37: Pad: U30 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 38: Pad: U31 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 39: Pad: U32 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 40: Pad: U33 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 41: Pad: U34 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 42: Pad: U35 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 43: Pad: U36 NE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 44: Pad: U37 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 45: Pad: U38 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 46: Pad: U39 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 47: Pad: U40 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 48: Pad: U41 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 49: Pad: U42 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 50: Pad: U43 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 51: Pad: U44 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 52: Pad: U45 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 53: Pad: U46 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 54: Pad: U47 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 55: Pad: U48 SW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 56: Pad: U49 SE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 57: Pad: U50 S
  Reason: unable to determine object from name.
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 262.9M)
Number of Loop : 1
Start delay calculation (mem=262.895M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=267.328M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 267.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 83 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=267.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=267.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=267.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=5975 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=6047 #term=20081 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=38
stdCell: 5975 single + 0 double + 0 multi
Total standard cell length = 94.7280 (mm), area = 2.8418 (mm^2)
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 39470 (2841840 um^2) / alloc_area 66096 (4758912 um^2).
Pin Density = 0.509.
            = total # of pins 20081 / total Instance area 39470.
Iteration  1: Total net bbox = 6.567e-09 (0.00e+00 6.57e-09)
              Est.  stn bbox = 6.567e-09 (0.00e+00 6.57e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.4M
Iteration  2: Total net bbox = 6.567e-09 (0.00e+00 6.57e-09)
              Est.  stn bbox = 6.567e-09 (0.00e+00 6.57e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.4M
Iteration  3: Total net bbox = 1.321e+03 (7.37e+02 5.84e+02)
              Est.  stn bbox = 1.321e+03 (7.37e+02 5.84e+02)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 270.5M
Iteration  4: Total net bbox = 1.882e+05 (6.36e+04 1.25e+05)
              Est.  stn bbox = 1.882e+05 (6.36e+04 1.25e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 270.5M
Iteration  5: Total net bbox = 3.037e+05 (1.54e+05 1.50e+05)
              Est.  stn bbox = 3.037e+05 (1.54e+05 1.50e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 270.5M
Iteration  6: Total net bbox = 3.779e+05 (1.90e+05 1.88e+05)
              Est.  stn bbox = 3.779e+05 (1.90e+05 1.88e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 270.7M
Iteration  7: Total net bbox = 4.384e+05 (2.32e+05 2.06e+05)
              Est.  stn bbox = 5.511e+05 (2.86e+05 2.65e+05)
              cpu = 0:00:19.8 real = 0:00:20.0 mem = 270.2M
Iteration  8: Total net bbox = 4.384e+05 (2.32e+05 2.06e+05)
              Est.  stn bbox = 5.511e+05 (2.86e+05 2.65e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 270.1M
Iteration  9: Total net bbox = 5.271e+05 (2.72e+05 2.55e+05)
              Est.  stn bbox = 6.586e+05 (3.36e+05 3.23e+05)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 270.8M
Iteration 10: Total net bbox = 5.271e+05 (2.72e+05 2.55e+05)
              Est.  stn bbox = 6.586e+05 (3.36e+05 3.23e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 270.8M
Iteration 11: Total net bbox = 6.245e+05 (3.05e+05 3.19e+05)
              Est.  stn bbox = 7.586e+05 (3.71e+05 3.88e+05)
              cpu = 0:00:08.3 real = 0:00:09.0 mem = 271.2M
Iteration 12: Total net bbox = 6.753e+05 (3.50e+05 3.25e+05)
              Est.  stn bbox = 8.113e+05 (4.18e+05 3.94e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 271.2M
*** cost = 6.753e+05 (3.50e+05 3.25e+05) (cpu for global=0:00:38.8) real=0:00:39.0***
Core Placement runtime cpu: 0:00:33.3 real: 0:00:35.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.7, real=0:00:00.0)
move report: preRPlace moves 1665 insts, mean move: 6.62 um, max move: 46.80 um
	max move on inst (U_0/U_2/U1110): (247.20, 861.00) --> (230.40, 891.00)
Placement tweakage begins.
wire length = 6.777e+05 = 3.519e+05 H + 3.258e+05 V
wire length = 6.326e+05 = 3.097e+05 H + 3.230e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1525 insts, mean move: 24.26 um, max move: 80.40 um
	max move on inst (U_2/U_1/U21): (2049.60, 801.00) --> (2100.00, 831.00)
move report: rPlace moves 2728 insts, mean move: 16.41 um, max move: 80.40 um
	max move on inst (U_2/U_1/U21): (2049.60, 801.00) --> (2100.00, 831.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        80.40 um
  inst (U_2/U_1/U21) with max move: (2049.6, 801) -> (2100, 831)
  mean    (X+Y) =        16.41 um
Total instances flipped for WireLenOpt: 147
Total instances flipped, including legalization: 2263
Total instances moved : 2728
*** cpu=0:00:00.9   mem=273.0M  mem(used)=1.8M***
Total net length = 6.327e+05 (3.097e+05 3.230e+05) (ext = 2.127e+04)
*** End of Placement (cpu=0:00:40.6, real=0:00:41.0, mem=273.0M) ***
default core: bins with density >  0.75 = 6.25 % ( 4 / 64 )
*** Free Virtual Timing Model ...(mem=264.5M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 264.5M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=264.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.1 265.5M):
Est net length = 8.268e+05um = 4.166e+05H + 4.102e+05V
Usage: (30.3%H 49.3%V) = (5.101e+05um 9.321e+05um) = (42307 31076)
Obstruct: 42 = 0 (0.0%H) + 42 (0.3%V)
Overflow: 800 = 2 (0.02% H) + 798 (5.69% V)

Phase 1b route (0:00:00.0 266.8M):
Usage: (30.3%H 49.3%V) = (5.090e+05um 9.321e+05um) = (42217 31076)
Overflow: 794 = 1 (0.01% H) + 793 (5.66% V)

Phase 1c route (0:00:00.0 266.8M):
Usage: (30.1%H 49.3%V) = (5.067e+05um 9.325e+05um) = (42026 31087)
Overflow: 735 = 1 (0.01% H) + 734 (5.24% V)

Phase 1d route (0:00:00.0 266.8M):
Usage: (30.2%H 49.4%V) = (5.077e+05um 9.354e+05um) = (42114 31186)
Overflow: 576 = 0 (0.00% H) + 576 (4.11% V)

Phase 1e route (0:00:00.0 267.5M):
Usage: (30.2%H 49.7%V) = (5.073e+05um 9.400e+05um) = (42079 31339)
Overflow: 407 = 0 (0.00% H) + 407 (2.90% V)

Phase 1f route (0:00:00.1 267.5M):
Usage: (30.5%H 50.0%V) = (5.126e+05um 9.457e+05um) = (42516 31529)
Overflow: 185 = 0 (0.00% H) + 185 (1.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	185	 1.32%
--------------------------------------
  0:	2	 0.01%	2647	18.88%
  1:	17	 0.12%	2576	18.38%
  2:	106	 0.75%	2780	19.83%
  3:	327	 2.33%	2429	17.33%
  4:	918	 6.53%	1560	11.13%
  5:	1718	12.22%	1658	11.83%
  6:	2512	17.87%	31	 0.22%
  7:	2873	20.43%	0	 0.00%
  8:	2859	20.33%	0	 0.00%
  9:	1833	13.04%	2	 0.01%
 10:	895	 6.37%	72	 0.51%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.3s real=0.0s 266.2M)


*** After '-updateRemainTrks' operation: 

Usage: (30.5%H 50.0%V) = (5.126e+05um 9.457e+05um) = (42516 31529)
Overflow: 185 = 0 (0.00% H) + 185 (1.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	185	 1.32%
--------------------------------------
  0:	2	 0.01%	2647	18.88%
  1:	17	 0.12%	2576	18.38%
  2:	106	 0.75%	2780	19.83%
  3:	327	 2.33%	2429	17.33%
  4:	918	 6.53%	1560	11.13%
  5:	1718	12.22%	1658	11.83%
  6:	2512	17.87%	31	 0.22%
  7:	2873	20.43%	0	 0.00%
  8:	2859	20.33%	0	 0.00%
  9:	1833	13.04%	2	 0.01%
 10:	895	 6.37%	72	 0.51%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.4 264.6M) ***


Total length: 8.652e+05um, number of vias: 39160
M1(H) length: 0.000e+00um, number of vias: 20043
M2(V) length: 4.554e+05um, number of vias: 19117
M3(H) length: 4.098e+05um
*** Completed Phase 2 route (0:00:00.4 268.4M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=268.4M) ***
Peak Memory Usage was 264.6M 
*** Finished trialRoute (cpu=0:00:00.9 mem=268.4M) ***

Extraction called for design 'BENC' of instances=5975 and nets=6175 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 268.410M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 276.9M)
Number of Loop : 1
Start delay calculation (mem=276.930M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=276.930M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 276.9M) ***
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 3 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 1347 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:51.7 mem=278.9M) ***
*** Finished delays update (0:00:52.8 mem=278.8M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 278.8M **
*info: Start fixing DRV (Mem = 278.84M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (278.8M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=278.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.446336
Start fixing design rules ... (0:00:00.1 278.8M)
Done fixing design rule (0:00:02.7 279.0M)

Summary:
109 buffers added on 95 nets (with 54 drivers resized)

Density after buffering = 0.451661
*** Completed dpFixDRCViolation (0:00:02.9 279.0M)

Re-routed 255 nets
Extraction called for design 'BENC' of instances=4737 and nets=5274 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 278.961M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.0M)
Number of Loop : 1
Start delay calculation (mem=278.961M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=278.961M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 279.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    87
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:04, Mem = 278.96M).
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 279.0M **
*** Starting optFanout (279.0M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=279.0M) ***
Start fixing timing ... (0:00:00.1 279.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 279.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.451661
*** Completed optFanout (0:00:00.4 279.0M)

**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 279.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 3 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 45.166% **

*** starting 1-st reclaim pass: 3823 instances 
*** starting 2-nd reclaim pass: 3794 instances 
*** starting 3-rd reclaim pass: 73 instances 


** Area Reclaim Summary: Buffer Deletion = 20 Declone = 9 Downsize = 7 **
** Density Change = 0.133% **
** Density after area reclaim = 45.033% **
*** Finished Area Reclaim (0:00:01.4) ***
density before resizing = 45.033%
* summary of transition time violation fixes:
*summary:      6 instances changed cell type
density after resizing = 45.044%
*** Starting trialRoute (mem=279.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.1 280.7M):
Est net length = 6.558e+05um = 3.300e+05H + 3.258e+05V
Usage: (23.9%H 37.3%V) = (4.015e+05um 7.317e+05um) = (33296 24392)
Obstruct: 41 = 0 (0.0%H) + 41 (0.3%V)
Overflow: 629 = 1 (0.01% H) + 628 (4.48% V)

Phase 1b route (0:00:00.0 281.7M):
Usage: (23.8%H 37.3%V) = (4.005e+05um 7.317e+05um) = (33215 24392)
Overflow: 619 = 1 (0.01% H) + 618 (4.41% V)

Phase 1c route (0:00:00.0 281.7M):
Usage: (23.7%H 37.3%V) = (3.991e+05um 7.324e+05um) = (33105 24416)
Overflow: 566 = 1 (0.01% H) + 565 (4.03% V)

Phase 1d route (0:00:00.0 281.7M):
Usage: (23.8%H 37.4%V) = (4.000e+05um 7.347e+05um) = (33179 24492)
Overflow: 442 = 0 (0.00% H) + 442 (3.16% V)

Phase 1e route (0:00:00.0 282.2M):
Usage: (23.8%H 37.6%V) = (4.005e+05um 7.369e+05um) = (33217 24566)
Overflow: 317 = 0 (0.00% H) + 317 (2.26% V)

Phase 1f route (0:00:00.0 282.2M):
Usage: (24.1%H 37.7%V) = (4.046e+05um 7.407e+05um) = (33555 24693)
Overflow: 144 = 0 (0.00% H) + 144 (1.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	144	 1.03%
--------------------------------------
  0:	4	 0.03%	2013	14.36%
  1:	20	 0.14%	2002	14.28%
  2:	105	 0.75%	2119	15.12%
  3:	323	 2.30%	1812	12.93%
  4:	719	 5.11%	1383	 9.87%
  5:	1304	 9.27%	4309	30.74%
  6:	1831	13.02%	85	 0.61%
  7:	2134	15.18%	0	 0.00%
  8:	2328	16.56%	0	 0.00%
  9:	2128	15.14%	2	 0.01%
 10:	3164	22.50%	72	 0.51%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.2s real=0.0s 281.2M)


*** After '-updateRemainTrks' operation: 

Usage: (24.1%H 37.7%V) = (4.046e+05um 7.407e+05um) = (33555 24693)
Overflow: 144 = 0 (0.00% H) + 144 (1.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	144	 1.03%
--------------------------------------
  0:	4	 0.03%	2013	14.36%
  1:	20	 0.14%	2002	14.28%
  2:	105	 0.75%	2119	15.12%
  3:	323	 2.30%	1812	12.93%
  4:	719	 5.11%	1383	 9.87%
  5:	1304	 9.27%	4309	30.74%
  6:	1831	13.02%	85	 0.61%
  7:	2134	15.18%	0	 0.00%
  8:	2328	16.56%	0	 0.00%
  9:	2128	15.14%	2	 0.01%
 10:	3164	22.50%	72	 0.51%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.3 279.1M) ***


Total length: 6.852e+05um, number of vias: 30269
M1(H) length: 0.000e+00um, number of vias: 15585
M2(V) length: 3.594e+05um, number of vias: 14684
M3(H) length: 3.258e+05um
*** Completed Phase 2 route (0:00:00.3 279.1M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=279.1M) ***
Peak Memory Usage was 279.4M 
*** Finished trialRoute (cpu=0:00:00.6 mem=279.1M) ***

Extraction called for design 'BENC' of instances=4708 and nets=5245 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 270.598M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.1M)
Number of Loop : 1
Start delay calculation (mem=279.117M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=279.117M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 279.1M) ***
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 279.1M **
*** Timing Is met
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 279.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=279.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=270.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=270.6M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=4708 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=4761 #term=15642 #term/net=3.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 4708 single + 0 double + 0 multi
Total standard cell length = 71.4528 (mm), area = 2.1436 (mm^2)
Average module density = 0.450.
Density for the design = 0.450.
       = stdcell_area 29772 (2143584 um^2) / alloc_area 66096 (4758912 um^2).
Pin Density = 0.525.
            = total # of pins 15642 / total Instance area 29772.
Iteration 12: Total net bbox = 5.598e+05 (2.94e+05 2.66e+05)
              Est.  stn bbox = 6.640e+05 (3.48e+05 3.16e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 279.1M
Iteration 13: Total net bbox = 6.146e+05 (3.24e+05 2.91e+05)
              Est.  stn bbox = 7.278e+05 (3.85e+05 3.42e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 279.1M
Iteration 14: Total net bbox = 6.445e+05 (3.53e+05 2.92e+05)
              Est.  stn bbox = 7.584e+05 (4.15e+05 3.44e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 279.1M
*** cost = 6.445e+05 (3.53e+05 2.92e+05) (cpu for global=0:00:11.1) real=0:00:11.0***
Core Placement runtime cpu: 0:00:08.9 real: 0:00:09.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.6, real=0:00:01.0)
move report: preRPlace moves 497 insts, mean move: 6.43 um, max move: 42.00 um
	max move on inst (U_0/U_3/ENC_LEFT_reg[10]): (1149.60, 891.00) --> (1137.60, 921.00)
Placement tweakage begins.
wire length = 6.440e+05 = 3.522e+05 H + 2.918e+05 V
wire length = 6.108e+05 = 3.203e+05 H + 2.905e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 1053 insts, mean move: 27.75 um, max move: 69.60 um
	max move on inst (U_4/U71): (2052.00, 1101.00) --> (2121.60, 1101.00)
move report: rPlace moves 1432 insts, mean move: 22.07 um, max move: 69.60 um
	max move on inst (U_4/U71): (2052.00, 1101.00) --> (2121.60, 1101.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        69.60 um
  inst (U_4/U71) with max move: (2052, 1101) -> (2121.6, 1101)
  mean    (X+Y) =        22.07 um
Total instances flipped for WireLenOpt: 148
Total instances flipped, including legalization: 2190
Total instances moved : 1432
*** cpu=0:00:00.7   mem=279.1M  mem(used)=0.0M***
Total net length = 6.103e+05 (3.203e+05 2.899e+05) (ext = 1.725e+04)
*** End of Placement (cpu=0:00:13.8, real=0:00:14.0, mem=279.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 64 )
*** Free Virtual Timing Model ...(mem=270.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1: 9, real = 0: 1: 9, mem = 270.6M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 4708
*info: Unplaced = 0
Placement Density:45.04%(2143584/4758912)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 08:28:18 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteConnectBlockPin set to false
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 480.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 4708 components
  4708 core components: 0 unplaced, 4708 placed, 0 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 9464 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 146
  Number of Followpin connections: 73
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 483.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 08:28:18 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 08:28:18 2011

sroute post-processing starts at Tue Apr 26 08:28:18 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 08:28:18 2011


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.03 megs
sroute: Total Peak Memory used = 270.62 megs
<CMD> trialRoute
*** Starting trialRoute (mem=270.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.0 271.6M):
Est net length = 7.458e+05um = 3.951e+05H + 3.507e+05V
Usage: (27.9%H 38.7%V) = (4.695e+05um 7.592e+05um) = (38953 25310)
Obstruct: 48 = 0 (0.0%H) + 48 (0.3%V)
Overflow: 363 = 0 (0.00% H) + 363 (2.59% V)

Phase 1b route (0:00:00.0 272.6M):
Usage: (27.9%H 38.7%V) = (4.683e+05um 7.592e+05um) = (38849 25310)
Overflow: 348 = 0 (0.00% H) + 348 (2.48% V)

Phase 1c route (0:00:00.0 272.6M):
Usage: (27.8%H 38.8%V) = (4.666e+05um 7.614e+05um) = (38713 25384)
Overflow: 304 = 0 (0.00% H) + 304 (2.17% V)

Phase 1d route (0:00:00.0 272.6M):
Usage: (27.8%H 38.9%V) = (4.672e+05um 7.631e+05um) = (38763 25438)
Overflow: 231 = 0 (0.00% H) + 231 (1.65% V)

Phase 1e route (0:00:00.0 273.1M):
Usage: (27.8%H 39.0%V) = (4.672e+05um 7.651e+05um) = (38756 25506)
Overflow: 164 = 0 (0.00% H) + 164 (1.17% V)

Phase 1f route (0:00:00.0 273.1M):
Usage: (27.9%H 39.2%V) = (4.691e+05um 7.677e+05um) = (38912 25592)
Overflow: 64 = 0 (0.00% H) + 64 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	64	 0.46%
--------------------------------------
  0:	0	 0.00%	1508	10.76%
  1:	7	 0.05%	1790	12.77%
  2:	64	 0.46%	2660	18.98%
  3:	281	 2.00%	2834	20.23%
  4:	719	 5.11%	2467	17.61%
  5:	1472	10.47%	2497	17.82%
  6:	2173	15.46%	40	 0.29%
  7:	2851	20.28%	0	 0.00%
  8:	3198	22.75%	0	 0.00%
  9:	2165	15.40%	5	 0.04%
 10:	1130	 8.04%	69	 0.49%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.2s real=0.0s 272.1M)


*** After '-updateRemainTrks' operation: 

Usage: (27.9%H 39.2%V) = (4.691e+05um 7.677e+05um) = (38912 25592)
Overflow: 64 = 0 (0.00% H) + 64 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	64	 0.46%
--------------------------------------
  0:	0	 0.00%	1508	10.76%
  1:	7	 0.05%	1790	12.77%
  2:	64	 0.46%	2660	18.98%
  3:	281	 2.00%	2834	20.23%
  4:	719	 5.11%	2467	17.61%
  5:	1472	10.47%	2497	17.82%
  6:	2173	15.46%	40	 0.29%
  7:	2851	20.28%	0	 0.00%
  8:	3198	22.75%	0	 0.00%
  9:	2165	15.40%	5	 0.04%
 10:	1130	 8.04%	69	 0.49%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.3 270.6M) ***


Total length: 7.690e+05um, number of vias: 30756
M1(H) length: 0.000e+00um, number of vias: 15612
M2(V) length: 3.798e+05um, number of vias: 15144
M3(H) length: 3.892e+05um
*** Completed Phase 2 route (0:00:00.3 270.6M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=270.6M) ***
Peak Memory Usage was 270.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=270.6M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=270.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.1 271.6M):
Est net length = 7.458e+05um = 3.951e+05H + 3.507e+05V
Usage: (27.9%H 38.7%V) = (4.695e+05um 7.592e+05um) = (38953 25310)
Obstruct: 48 = 0 (0.0%H) + 48 (0.3%V)
Overflow: 363 = 0 (0.00% H) + 363 (2.59% V)

Phase 1b route (0:00:00.0 272.6M):
Usage: (27.9%H 38.7%V) = (4.683e+05um 7.592e+05um) = (38849 25310)
Overflow: 348 = 0 (0.00% H) + 348 (2.48% V)

Phase 1c route (0:00:00.0 272.6M):
Usage: (27.8%H 38.8%V) = (4.666e+05um 7.614e+05um) = (38713 25384)
Overflow: 304 = 0 (0.00% H) + 304 (2.17% V)

Phase 1d route (0:00:00.0 272.6M):
Usage: (27.8%H 38.9%V) = (4.672e+05um 7.631e+05um) = (38763 25438)
Overflow: 231 = 0 (0.00% H) + 231 (1.65% V)

Phase 1e route (0:00:00.0 273.1M):
Usage: (27.8%H 39.0%V) = (4.672e+05um 7.651e+05um) = (38756 25506)
Overflow: 164 = 0 (0.00% H) + 164 (1.17% V)

Phase 1f route (0:00:00.0 273.1M):
Usage: (27.9%H 39.2%V) = (4.691e+05um 7.677e+05um) = (38912 25592)
Overflow: 64 = 0 (0.00% H) + 64 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	64	 0.46%
--------------------------------------
  0:	0	 0.00%	1508	10.76%
  1:	7	 0.05%	1790	12.77%
  2:	64	 0.46%	2660	18.98%
  3:	281	 2.00%	2834	20.23%
  4:	719	 5.11%	2467	17.61%
  5:	1472	10.47%	2497	17.82%
  6:	2173	15.46%	40	 0.29%
  7:	2851	20.28%	0	 0.00%
  8:	3198	22.75%	0	 0.00%
  9:	2165	15.40%	5	 0.04%
 10:	1130	 8.04%	69	 0.49%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.2s real=0.0s 272.1M)


*** After '-updateRemainTrks' operation: 

Usage: (27.9%H 39.2%V) = (4.691e+05um 7.677e+05um) = (38912 25592)
Overflow: 64 = 0 (0.00% H) + 64 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	64	 0.46%
--------------------------------------
  0:	0	 0.00%	1508	10.76%
  1:	7	 0.05%	1790	12.77%
  2:	64	 0.46%	2660	18.98%
  3:	281	 2.00%	2834	20.23%
  4:	719	 5.11%	2467	17.61%
  5:	1472	10.47%	2497	17.82%
  6:	2173	15.46%	40	 0.29%
  7:	2851	20.28%	0	 0.00%
  8:	3198	22.75%	0	 0.00%
  9:	2165	15.40%	5	 0.04%
 10:	1130	 8.04%	69	 0.49%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.3 270.6M) ***


Total length: 7.690e+05um, number of vias: 30756
M1(H) length: 0.000e+00um, number of vias: 15612
M2(V) length: 3.798e+05um, number of vias: 15144
M3(H) length: 3.892e+05um
*** Completed Phase 2 route (0:00:00.3 270.6M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=270.6M) ***
Peak Memory Usage was 270.6M 
*** Finished trialRoute (cpu=0:00:00.7 mem=270.6M) ***

Extraction called for design 'BENC' of instances=4708 and nets=5245 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 270.625M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 76.951  | 76.951  | 79.872  |   N/A   |   N/A   | 82.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.044%
Routing Overflow: 0.00% H and 0.46% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.87 sec
Total Real time: 3.0 sec
Total Memory Usage: 279.144531 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=279.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=279.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 76.951  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.044%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 279.1M **
*info: Start fixing DRV (Mem = 279.14M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (279.1M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=279.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.450436
Start fixing design rules ... (0:00:00.1 279.8M)
Done fixing design rule (0:00:00.9 280.1M)

Summary:
32 buffers added on 32 nets (with 8 drivers resized)

Density after buffering = 0.452055
default core: bins with density >  0.75 =    0 % ( 0 / 64 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.5, real=0:00:00.0)
move report: preRPlace moves 161 insts, mean move: 2.68 um, max move: 7.20 um
	max move on inst (U_0/U_2/FE_OFC135_n100): (1231.20, 831.00) --> (1238.40, 831.00)
move report: rPlace moves 161 insts, mean move: 2.68 um, max move: 7.20 um
	max move on inst (U_0/U_2/FE_OFC135_n100): (1231.20, 831.00) --> (1238.40, 831.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (U_0/U_2/FE_OFC135_n100) with max move: (1231.2, 831) -> (1238.4, 831)
  mean    (X+Y) =         2.68 um
Total instances moved : 161
*** cpu=0:00:00.5   mem=280.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.7 280.1M)

*** Starting trialRoute (mem=280.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.0 281.0M):
Est net length = 7.489e+05um = 3.974e+05H + 3.515e+05V
Usage: (28.1%H 38.9%V) = (4.721e+05um 7.623e+05um) = (39165 25413)
Obstruct: 48 = 0 (0.0%H) + 48 (0.3%V)
Overflow: 364 = 0 (0.00% H) + 364 (2.60% V)

Phase 1b route (0:00:00.0 282.3M):
Usage: (28.0%H 38.9%V) = (4.708e+05um 7.623e+05um) = (39060 25413)
Overflow: 353 = 0 (0.00% H) + 353 (2.52% V)

Phase 1c route (0:00:00.0 282.3M):
Usage: (27.9%H 39.0%V) = (4.695e+05um 7.649e+05um) = (38947 25498)
Overflow: 311 = 0 (0.00% H) + 311 (2.22% V)

Phase 1d route (0:00:00.0 282.3M):
Usage: (28.0%H 39.1%V) = (4.701e+05um 7.665e+05um) = (38997 25552)
Overflow: 236 = 0 (0.00% H) + 236 (1.69% V)

Phase 1e route (0:00:00.1 282.9M):
Usage: (28.0%H 39.2%V) = (4.703e+05um 7.680e+05um) = (39013 25603)
Overflow: 170 = 0 (0.00% H) + 170 (1.21% V)

Phase 1f route (0:00:00.0 282.9M):
Usage: (28.1%H 39.3%V) = (4.723e+05um 7.708e+05um) = (39179 25696)
Overflow: 64 = 0 (0.00% H) + 64 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	64	 0.46%
--------------------------------------
  0:	0	 0.00%	1511	10.78%
  1:	7	 0.05%	1808	12.90%
  2:	73	 0.52%	2666	19.03%
  3:	270	 1.92%	2845	20.30%
  4:	756	 5.38%	2438	17.40%
  5:	1460	10.38%	2487	17.75%
  6:	2180	15.50%	41	 0.29%
  7:	2924	20.80%	0	 0.00%
  8:	3164	22.50%	0	 0.00%
  9:	2096	14.91%	5	 0.04%
 10:	1130	 8.04%	69	 0.49%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.2s real=0.0s 281.7M)


*** After '-updateRemainTrks' operation: 

Usage: (28.1%H 39.3%V) = (4.723e+05um 7.708e+05um) = (39179 25696)
Overflow: 64 = 0 (0.00% H) + 64 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	64	 0.46%
--------------------------------------
  0:	0	 0.00%	1511	10.78%
  1:	7	 0.05%	1808	12.90%
  2:	73	 0.52%	2666	19.03%
  3:	270	 1.92%	2845	20.30%
  4:	756	 5.38%	2438	17.40%
  5:	1460	10.38%	2487	17.75%
  6:	2180	15.50%	41	 0.29%
  7:	2924	20.80%	0	 0.00%
  8:	3164	22.50%	0	 0.00%
  9:	2096	14.91%	5	 0.04%
 10:	1130	 8.04%	69	 0.49%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.3 280.1M) ***


Total length: 7.720e+05um, number of vias: 30908
M1(H) length: 0.000e+00um, number of vias: 15676
M2(V) length: 3.804e+05um, number of vias: 15232
M3(H) length: 3.916e+05um
*** Completed Phase 2 route (0:00:00.4 280.1M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=280.1M) ***
Peak Memory Usage was 280.1M 
*** Finished trialRoute (cpu=0:00:00.8 mem=280.1M) ***

Extraction called for design 'BENC' of instances=4740 and nets=5277 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 280.078M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 280.0M)
Number of Loop : 1
Start delay calculation (mem=279.988M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=279.988M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 280.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:04, Mem = 279.99M).

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=280.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 76.950  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.205%
Routing Overflow: 0.00% H and 0.46% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 280.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 280.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 76.950  | 76.950  | 79.859  |   N/A   |   N/A   | 82.790  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.205%
Routing Overflow: 0.00% H and 0.46% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 280.0M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=280.0M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=285.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 285.246M)

Start to trace clock trees ...
*** Begin Tracer (mem=285.2M) ***
Tracing Clock CLK ...
*** End Tracer (mem=285.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 285.246M)

****** Clock Tree (CLK) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 84000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 524
Nr.          Rising  Sync Pins  : 524
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U_0/U_4/U10/A)
Output_Pin: (U_0/U_4/U10/Y)
Output_Net: (U_0/FIESTELCLK)   
CTS move inst U_0/U_4/U10 785um (1478400 1191000) => (962408 921009).
**** CK_START: TopDown Tree Construction for U_0/FIESTELCLK (64-leaf) (mem=285.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Skew=23[487,510] N64 B4 G1 A10(10.0) L[3,3] score=2312 cpu=0:00:01.0 mem=285M 
Trig. Edge Skew=23[487,510] N64 B4 G1 A10(10.0) L[3,3] score=2312 cpu=0:00:01.0 mem=285M 

**** CK_END: TopDown Tree Construction for U_0/FIESTELCLK (cpu=0:00:01.5, real=0:00:02.0, mem=285.2M)



**** CK_START: Update Database (mem=285.2M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=285.2M)
**** CK_START: Macro Models Generation (mem=285.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=285.2M)
SubTree No: 1

Input_Pin:  (U_0/U_4/U9/A)
Output_Pin: (U_0/U_4/U9/Y)
Output_Net: (U_0/U_4/n7)   
CTS move inst U_0/U_4/U9 793um (1485600 1191000) => (962411 921005).
**** CK_START: Macro Models Generation (mem=285.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=285.2M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (461-leaf) (1 macro model) (mem=285.2M)

0: ckNode L0_0_INVX8: loc not Legalized (963610 931521)=>(962400 921000) 11um
Total 2 topdown clustering. 
Trig. Edge Skew=137[1018,1155] N461 B36 G2 A90(90.0) L[3,5] C1/2 score=7762 cpu=0:00:26.0 mem=286M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:26.9, real=0:00:26.0, mem=286.4M)
Memory increase =1M



**** CK_START: Update Database (mem=286.4M)
36 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=286.4M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.4, real=0:00:00.0)
move report: preRPlace moves 106 insts, mean move: 4.35 um, max move: 14.40 um
	max move on inst (CLK__L3_I4): (1732.80, 1491.00) --> (1747.20, 1491.00)
move report: rPlace moves 106 insts, mean move: 4.35 um, max move: 14.40 um
	max move on inst (CLK__L3_I4): (1732.80, 1491.00) --> (1747.20, 1491.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.40 um
  inst (CLK__L3_I4) with max move: (1732.8, 1491) -> (1747.2, 1491)
  mean    (X+Y) =         4.35 um
Total instances moved : 106
*** cpu=0:00:00.4   mem=277.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 277.852M)
checking logic of clock tree 'CLK'...

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_0/U_2/CUR_ENC_LEFT_reg[17]/CLK 1160(ps)
Min trig. edge delay at sink(R): U_2/U_4/state_reg[0]/CLK 1026.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1026.7~1160(ps)        0~84000(ps)         
Fall Phase Delay               : 993.9~1188.3(ps)       0~84000(ps)         
Trig. Edge Skew                : 133.3(ps)              300(ps)             
Rise Skew                      : 133.3(ps)              
Fall Skew                      : 194.4(ps)              
Max. Rise Buffer Tran.         : 406.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 325.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 299.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 299.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 82.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 76.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 246.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 246.3(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_0/U_2/CUR_ENC_LEFT_reg[17]/CLK 1160(ps)
Min trig. edge delay at sink(R): U_2/U_4/state_reg[0]/CLK 1026.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1026.7~1160(ps)        0~84000(ps)         
Fall Phase Delay               : 993.9~1188.3(ps)       0~84000(ps)         
Trig. Edge Skew                : 133.3(ps)              300(ps)             
Rise Skew                      : 133.3(ps)              
Fall Skew                      : 194.4(ps)              
Max. Rise Buffer Tran.         : 406.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 325.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 299.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 299.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 82.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 76.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 246.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 246.3(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'CLK' ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=277.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=277.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_0/U_2/CUR_ENC_LEFT_reg[17]/CLK 1160(ps)
Min trig. edge delay at sink(R): U_2/U_4/state_reg[0]/CLK 1026.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1026.7~1160(ps)        0~84000(ps)         
Fall Phase Delay               : 993.9~1188.3(ps)       0~84000(ps)         
Trig. Edge Skew                : 133.3(ps)              300(ps)             
Rise Skew                      : 133.3(ps)              
Fall Skew                      : 194.4(ps)              
Max. Rise Buffer Tran.         : 406.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 325.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 299.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 299.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 82.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 76.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 246.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 246.3(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:29.3, real=0:00:29.0, mem=277.8M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=277.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.1 279.4M):
Est net length = 7.643e+05um = 4.065e+05H + 3.578e+05V
Usage: (30.3%H 41.2%V) = (5.098e+05um 8.143e+05um) = (42292 27146)
Obstruct: 51 = 0 (0.0%H) + 51 (0.4%V)
Overflow: 482 = 2 (0.01% H) + 480 (3.43% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 280.4M):
Usage: (30.2%H 41.0%V) = (5.085e+05um 8.100e+05um) = (42189 27002)
Overflow: 431 = 1 (0.01% H) + 430 (3.07% V)

Phase 1c route (0:00:00.0 280.4M):
Usage: (30.2%H 41.1%V) = (5.073e+05um 8.127e+05um) = (42087 27092)
Overflow: 394 = 1 (0.01% H) + 393 (2.80% V)

Phase 1d route (0:00:00.0 280.4M):
Usage: (30.2%H 41.2%V) = (5.079e+05um 8.144e+05um) = (42135 27151)
Overflow: 307 = 0 (0.00% H) + 307 (2.19% V)

Phase 1e route (0:00:00.0 280.9M):
Usage: (30.2%H 41.4%V) = (5.077e+05um 8.174e+05um) = (42118 27250)
Overflow: 225 = 0 (0.00% H) + 225 (1.61% V)

Phase 1f route (0:00:00.0 280.9M):
Usage: (30.3%H 41.5%V) = (5.096e+05um 8.196e+05um) = (42278 27323)
Overflow: 127 = 0 (0.00% H) + 127 (0.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.11%
 -1:	0	 0.00%	104	 0.74%
--------------------------------------
  0:	8	 0.06%	1562	11.15%
  1:	46	 0.33%	2039	14.55%
  2:	152	 1.08%	2648	18.90%
  3:	423	 3.01%	2756	19.67%
  4:	939	 6.68%	2254	16.09%
  5:	1645	11.70%	2443	17.44%
  6:	2342	16.66%	35	 0.25%
  7:	2677	19.04%	0	 0.00%
  8:	2744	19.52%	0	 0.00%
  9:	1971	14.02%	0	 0.00%
 10:	1113	 7.92%	74	 0.53%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.2s real=1.0s 279.9M)


*** After '-updateRemainTrks' operation: 

Usage: (30.3%H 41.5%V) = (5.096e+05um 8.196e+05um) = (42278 27323)
Overflow: 127 = 0 (0.00% H) + 127 (0.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.11%
 -1:	0	 0.00%	104	 0.74%
--------------------------------------
  0:	8	 0.06%	1562	11.15%
  1:	46	 0.33%	2039	14.55%
  2:	152	 1.08%	2648	18.90%
  3:	423	 3.01%	2756	19.67%
  4:	939	 6.68%	2254	16.09%
  5:	1645	11.70%	2443	17.44%
  6:	2342	16.66%	35	 0.25%
  7:	2677	19.04%	0	 0.00%
  8:	2744	19.52%	0	 0.00%
  9:	1971	14.02%	0	 0.00%
 10:	1113	 7.92%	74	 0.53%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.3 277.8M) ***


Total length: 7.889e+05um, number of vias: 31077
M1(H) length: 0.000e+00um, number of vias: 15756
M2(V) length: 3.882e+05um, number of vias: 15321
M3(H) length: 4.007e+05um
*** Completed Phase 2 route (0:00:00.3 277.8M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=277.8M) ***
Peak Memory Usage was 278.1M 
*** Finished trialRoute (cpu=0:00:00.7 mem=277.8M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=277.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.1 279.4M):
Est net length = 7.643e+05um = 4.065e+05H + 3.578e+05V
Usage: (30.3%H 41.2%V) = (5.098e+05um 8.143e+05um) = (42292 27146)
Obstruct: 51 = 0 (0.0%H) + 51 (0.4%V)
Overflow: 482 = 2 (0.01% H) + 480 (3.43% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 280.4M):
Usage: (30.2%H 41.0%V) = (5.085e+05um 8.100e+05um) = (42189 27002)
Overflow: 431 = 1 (0.01% H) + 430 (3.07% V)

Phase 1c route (0:00:00.0 280.4M):
Usage: (30.2%H 41.1%V) = (5.073e+05um 8.127e+05um) = (42087 27092)
Overflow: 394 = 1 (0.01% H) + 393 (2.80% V)

Phase 1d route (0:00:00.0 280.4M):
Usage: (30.2%H 41.2%V) = (5.079e+05um 8.144e+05um) = (42135 27151)
Overflow: 307 = 0 (0.00% H) + 307 (2.19% V)

Phase 1e route (0:00:00.0 281.0M):
Usage: (30.2%H 41.4%V) = (5.077e+05um 8.174e+05um) = (42118 27250)
Overflow: 225 = 0 (0.00% H) + 225 (1.61% V)

Phase 1f route (0:00:00.0 281.0M):
Usage: (30.3%H 41.5%V) = (5.096e+05um 8.196e+05um) = (42278 27323)
Overflow: 127 = 0 (0.00% H) + 127 (0.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.11%
 -1:	0	 0.00%	104	 0.74%
--------------------------------------
  0:	8	 0.06%	1562	11.15%
  1:	46	 0.33%	2039	14.55%
  2:	152	 1.08%	2648	18.90%
  3:	423	 3.01%	2756	19.67%
  4:	939	 6.68%	2254	16.09%
  5:	1645	11.70%	2443	17.44%
  6:	2342	16.66%	35	 0.25%
  7:	2677	19.04%	0	 0.00%
  8:	2744	19.52%	0	 0.00%
  9:	1971	14.02%	0	 0.00%
 10:	1113	 7.92%	74	 0.53%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.2s real=0.0s 280.0M)


*** After '-updateRemainTrks' operation: 

Usage: (30.3%H 41.5%V) = (5.096e+05um 8.196e+05um) = (42278 27323)
Overflow: 127 = 0 (0.00% H) + 127 (0.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.11%
 -1:	0	 0.00%	104	 0.74%
--------------------------------------
  0:	8	 0.06%	1562	11.15%
  1:	46	 0.33%	2039	14.55%
  2:	152	 1.08%	2648	18.90%
  3:	423	 3.01%	2756	19.67%
  4:	939	 6.68%	2254	16.09%
  5:	1645	11.70%	2443	17.44%
  6:	2342	16.66%	35	 0.25%
  7:	2677	19.04%	0	 0.00%
  8:	2744	19.52%	0	 0.00%
  9:	1971	14.02%	0	 0.00%
 10:	1113	 7.92%	74	 0.53%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.3 277.8M) ***


Total length: 7.889e+05um, number of vias: 31077
M1(H) length: 0.000e+00um, number of vias: 15756
M2(V) length: 3.882e+05um, number of vias: 15321
M3(H) length: 4.007e+05um
*** Completed Phase 2 route (0:00:00.3 277.8M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=277.8M) ***
Peak Memory Usage was 278.1M 
*** Finished trialRoute (cpu=0:00:00.7 mem=277.8M) ***

Extraction called for design 'BENC' of instances=4780 and nets=5317 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 277.770M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 74.151  | 74.151  | 80.884  |   N/A   |   N/A   | 81.832  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.511%
Routing Overflow: 0.00% H and 0.90% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.97 sec
Total Real time: 3.0 sec
Total Memory Usage: 286.289062 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'BENC' of instances=4780 and nets=5317 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 286.289M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 277.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=277.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=277.8M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:59, mem=277.8M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 286.3M)
Number of Loop : 1
Start delay calculation (mem=286.289M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=286.289M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 286.3M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -39.953 ns 
 TNS         : -40.911 ns 
 Viol paths  : 6 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.5, REAL=0:00:02.0, totSessionCpu=0:02:01, mem=286.3M)
Setting analysis mode to setup ...
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   72.558 ns     72.558 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 72.558 ns 
 reg2reg WS  : 72.558 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 72.558 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:03.8, REAL=0:00:04.0, totSessionCpu=0:02:03, mem=286.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 72.558  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -39.953 |
|           TNS (ns):| -40.911 |
|    Violating Paths:|    6    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.511%
------------------------------------------------------------
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:04.0, REAL=0:00:04.0, totSessionCpu=0:02:03, mem=286.4M)
Density before buffering = 0.455 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/n24
Iter 0: Hold WNS: -39.953 Hold TNS: -40.911 #Viol Endpoints: 6 CPU: 0:01:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 40 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 1: Hold WNS: -39.652 Hold TNS: -39.675 #Viol Endpoints: 2 CPU: 0:01:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 2: Hold WNS: -39.148 Hold TNS: -39.148 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 20 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 3: Hold WNS: -38.639 Hold TNS: -38.639 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 22 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 4: Hold WNS: -38.441 Hold TNS: -38.441 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 24 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 5: Hold WNS: -37.951 Hold TNS: -37.951 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 26 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 6: Hold WNS: -37.468 Hold TNS: -37.468 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 7: Hold WNS: -36.961 Hold TNS: -36.961 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 30 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 8: Hold WNS: -36.773 Hold TNS: -36.773 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 32 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 9: Hold WNS: -36.307 Hold TNS: -36.307 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 34 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 10: Hold WNS: -35.795 Hold TNS: -35.795 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 36 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 11: Hold WNS: -35.314 Hold TNS: -35.314 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 38 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 12: Hold WNS: -34.829 Hold TNS: -34.829 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 40 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 13: Hold WNS: -34.347 Hold TNS: -34.347 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 42 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 14: Hold WNS: -33.866 Hold TNS: -33.866 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 44 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 15: Hold WNS: -33.398 Hold TNS: -33.398 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 46 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 16: Hold WNS: -32.923 Hold TNS: -32.923 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 48 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 17: Hold WNS: -32.444 Hold TNS: -32.444 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 50 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 18: Hold WNS: -31.967 Hold TNS: -31.967 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 52 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 19: Hold WNS: -31.784 Hold TNS: -31.784 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 54 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 20: Hold WNS: -31.324 Hold TNS: -31.324 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 21: Hold WNS: -30.855 Hold TNS: -30.855 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 58 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 22: Hold WNS: -30.360 Hold TNS: -30.360 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 60 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 23: Hold WNS: -29.892 Hold TNS: -29.892 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 62 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 24: Hold WNS: -29.698 Hold TNS: -29.698 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 25: Hold WNS: -29.232 Hold TNS: -29.232 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 66 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 26: Hold WNS: -29.044 Hold TNS: -29.044 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 68 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 27: Hold WNS: -28.578 Hold TNS: -28.578 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 70 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 28: Hold WNS: -28.396 Hold TNS: -28.396 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 72 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 29: Hold WNS: -27.938 Hold TNS: -27.938 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 74 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 30: Hold WNS: -27.457 Hold TNS: -27.457 #Viol Endpoints: 1 CPU: 0:01:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 76 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 31: Hold WNS: -26.976 Hold TNS: -26.976 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 78 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 32: Hold WNS: -26.506 Hold TNS: -26.506 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 80 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 33: Hold WNS: -26.036 Hold TNS: -26.036 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 82 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 34: Hold WNS: -25.543 Hold TNS: -25.543 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 84 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 35: Hold WNS: -25.050 Hold TNS: -25.050 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 86 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 36: Hold WNS: -24.575 Hold TNS: -24.575 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 88 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 37: Hold WNS: -24.093 Hold TNS: -24.093 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 90 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 38: Hold WNS: -23.610 Hold TNS: -23.610 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 92 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 39: Hold WNS: -23.142 Hold TNS: -23.142 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 94 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 40: Hold WNS: -22.676 Hold TNS: -22.676 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 96 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 41: Hold WNS: -22.216 Hold TNS: -22.216 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 42: Hold WNS: -21.743 Hold TNS: -21.743 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 100 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 43: Hold WNS: -21.289 Hold TNS: -21.289 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 102 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 44: Hold WNS: -20.837 Hold TNS: -20.837 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 104 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 45: Hold WNS: -20.384 Hold TNS: -20.384 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 106 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 46: Hold WNS: -19.929 Hold TNS: -19.929 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 108 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 47: Hold WNS: -19.466 Hold TNS: -19.466 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 110 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 48: Hold WNS: -18.999 Hold TNS: -18.999 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 112 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 49: Hold WNS: -18.516 Hold TNS: -18.516 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 114 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 50: Hold WNS: -18.057 Hold TNS: -18.057 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 116 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 51: Hold WNS: -17.601 Hold TNS: -17.601 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 118 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 52: Hold WNS: -17.135 Hold TNS: -17.135 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 120 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 53: Hold WNS: -16.692 Hold TNS: -16.692 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 122 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 54: Hold WNS: -16.248 Hold TNS: -16.248 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 124 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 55: Hold WNS: -15.801 Hold TNS: -15.801 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 126 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 56: Hold WNS: -15.357 Hold TNS: -15.357 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 128 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 57: Hold WNS: -14.905 Hold TNS: -14.905 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 130 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 58: Hold WNS: -14.440 Hold TNS: -14.440 #Viol Endpoints: 1 CPU: 0:01:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 132 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 59: Hold WNS: -14.002 Hold TNS: -14.002 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 134 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 60: Hold WNS: -13.561 Hold TNS: -13.561 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 136 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 61: Hold WNS: -13.122 Hold TNS: -13.122 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 138 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 62: Hold WNS: -12.678 Hold TNS: -12.678 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 140 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 63: Hold WNS: -12.231 Hold TNS: -12.231 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 142 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 64: Hold WNS: -11.746 Hold TNS: -11.746 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 144 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 65: Hold WNS: -11.292 Hold TNS: -11.292 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 146 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 66: Hold WNS: -10.824 Hold TNS: -10.824 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 148 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 67: Hold WNS: -10.363 Hold TNS: -10.363 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 150 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 68: Hold WNS: -9.900 Hold TNS: -9.900 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 152 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 69: Hold WNS: -9.457 Hold TNS: -9.457 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 154 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 70: Hold WNS: -9.030 Hold TNS: -9.030 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 156 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 71: Hold WNS: -8.599 Hold TNS: -8.599 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 158 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 72: Hold WNS: -8.171 Hold TNS: -8.171 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 160 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 73: Hold WNS: -7.744 Hold TNS: -7.744 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 162 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 74: Hold WNS: -7.315 Hold TNS: -7.315 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 164 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 75: Hold WNS: -6.884 Hold TNS: -6.884 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 166 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 76: Hold WNS: -6.440 Hold TNS: -6.440 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 168 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 77: Hold WNS: -6.011 Hold TNS: -6.011 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 170 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 78: Hold WNS: -5.580 Hold TNS: -5.580 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 172 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 79: Hold WNS: -5.146 Hold TNS: -5.146 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 174 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 80: Hold WNS: -4.709 Hold TNS: -4.709 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 176 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 81: Hold WNS: -4.268 Hold TNS: -4.268 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 178 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 82: Hold WNS: -3.826 Hold TNS: -3.826 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 180 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 83: Hold WNS: -3.384 Hold TNS: -3.384 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 182 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 84: Hold WNS: -2.940 Hold TNS: -2.940 #Viol Endpoints: 1 CPU: 0:01:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 184 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 85: Hold WNS: -2.476 Hold TNS: -2.476 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 186 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 86: Hold WNS: -2.035 Hold TNS: -2.035 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 188 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 87: Hold WNS: -1.586 Hold TNS: -1.586 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 190 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 88: Hold WNS: -1.121 Hold TNS: -1.121 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 89: Hold WNS: -0.663 Hold TNS: -0.663 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 194 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 90: Hold WNS: -0.212 Hold TNS: -0.212 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC142_n24/A net U_0/U_4/n24
Iter 91: Hold WNS: -0.048 Hold TNS: -0.048 #Viol Endpoints: 1 CPU: 0:01:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 188 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.078 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 36.341 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_4/U9/B 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.078 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 36.341 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_4/U9/B 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.078 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 36.341 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_4/U9/B 
--------------------------------------------------- 
Density after buffering = 0.477 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 94 nets for commit
*info: Added a total of 94 cells to fix/reduce hold violation
*info:
*info:           84 cells of type 'CLKBUF3' used
*info:            1 cell  of type 'BUFX4' used
*info:            9 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:07.6, REAL=0:00:08.0, totSessionCpu=0:02:07, mem=288.0M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=288.2M  mem(used)=0.2M***
Ripped up 0 affected routes.
Total net length = 6.749e+05 (3.575e+05 3.174e+05) (ext = 1.193e+04)
default core: bins with density >  0.75 =    0 % ( 0 / 64 )
*** Starting trialRoute (mem=288.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (0 0) (2305650 2260950)
coreBox:    (50400 51000) (2255700 2211000)

Phase 1a route (0:00:00.1 289.1M):
Est net length = 7.743e+05um = 4.114e+05H + 3.630e+05V
Usage: (30.7%H 41.8%V) = (5.157e+05um 8.251e+05um) = (42779 27508)
Obstruct: 51 = 0 (0.0%H) + 51 (0.4%V)
Overflow: 496 = 2 (0.02% H) + 493 (3.52% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 290.4M):
Usage: (30.6%H 41.6%V) = (5.144e+05um 8.208e+05um) = (42678 27364)
Overflow: 446 = 1 (0.01% H) + 445 (3.18% V)

Phase 1c route (0:00:00.0 290.4M):
Usage: (30.5%H 41.7%V) = (5.132e+05um 8.235e+05um) = (42576 27454)
Overflow: 410 = 1 (0.01% H) + 409 (2.92% V)

Phase 1d route (0:00:00.0 290.4M):
Usage: (30.6%H 41.8%V) = (5.138e+05um 8.254e+05um) = (42631 27517)
Overflow: 312 = 0 (0.00% H) + 312 (2.23% V)

Phase 1e route (0:00:00.0 291.1M):
Usage: (30.5%H 41.9%V) = (5.136e+05um 8.282e+05um) = (42613 27611)
Overflow: 234 = 0 (0.00% H) + 234 (1.67% V)

Phase 1f route (0:00:00.0 291.1M):
Usage: (30.7%H 42.1%V) = (5.158e+05um 8.308e+05um) = (42792 27696)
Overflow: 127 = 0 (0.00% H) + 127 (0.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.11%
 -1:	0	 0.00%	104	 0.74%
--------------------------------------
  0:	8	 0.06%	1588	11.34%
  1:	32	 0.23%	2080	14.85%
  2:	165	 1.17%	2671	19.07%
  3:	454	 3.23%	2765	19.74%
  4:	983	 6.99%	2243	16.01%
  5:	1651	11.74%	2356	16.82%
  6:	2348	16.70%	34	 0.24%
  7:	2697	19.18%	0	 0.00%
  8:	2723	19.37%	0	 0.00%
  9:	1954	13.90%	0	 0.00%
 10:	1045	 7.43%	74	 0.53%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%


Global route (cpu=0.3s real=1.0s 289.8M)


*** After '-updateRemainTrks' operation: 

Usage: (30.7%H 42.1%V) = (5.158e+05um 8.308e+05um) = (42792 27696)
Overflow: 127 = 0 (0.00% H) + 127 (0.90% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.11%
 -1:	0	 0.00%	104	 0.74%
--------------------------------------
  0:	8	 0.06%	1588	11.34%
  1:	32	 0.23%	2080	14.85%
  2:	165	 1.17%	2671	19.07%
  3:	454	 3.23%	2765	19.74%
  4:	983	 6.99%	2243	16.01%
  5:	1651	11.74%	2356	16.82%
  6:	2348	16.70%	34	 0.24%
  7:	2697	19.18%	0	 0.00%
  8:	2723	19.37%	0	 0.00%
  9:	1954	13.90%	0	 0.00%
 10:	1045	 7.43%	74	 0.53%
 11:	0	 0.00%	74	 0.53%
 15:	0	 0.00%	2	 0.01%
 16:	0	 0.00%	2	 0.01%



*** Completed Phase 1 route (0:00:00.4 288.2M) ***


Total length: 7.988e+05um, number of vias: 31463
M1(H) length: 0.000e+00um, number of vias: 15944
M2(V) length: 3.932e+05um, number of vias: 15519
M3(H) length: 4.055e+05um
*** Completed Phase 2 route (0:00:00.4 288.2M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=288.2M) ***
Peak Memory Usage was 288.2M 
*** Finished trialRoute (cpu=0:00:00.8 mem=288.2M) ***

Extraction called for design 'BENC' of instances=4874 and nets=5411 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 279.676M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 288.2M)
Number of Loop : 1
Start delay calculation (mem=288.195M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=288.195M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 288.2M) ***
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 288.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 288.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 38.111  | 72.548  | 80.457  |   N/A   |   N/A   | 38.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.139  |  0.139  |  0.143  |   N/A   |   N/A   |  3.069  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.718%
Routing Overflow: 0.00% H and 0.90% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 279.7M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 279.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=279.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=279.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 38.111  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.718%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 288.2M **
*** Starting optimizing excluded clock nets MEM= 288.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 288.2M) ***
*** Starting optimizing excluded clock nets MEM= 288.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 288.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 288.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 38.111  | 72.548  | 80.457  |   N/A   |   N/A   | 38.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.718%
Routing Overflow: 0.00% H and 0.90% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 288.2M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 5806.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][4]/CLK 1203.5(ps)
Min trig. edge delay at sink(R): U_2/U_2/swcnt_reg[9]/CLK 1079.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1079.5~1203.5(ps)      0~84000(ps)         
Fall Phase Delay               : 1066.2~1220.1(ps)      0~84000(ps)         
Trig. Edge Skew                : 124(ps)                300(ps)             
Rise Skew                      : 124(ps)                
Fall Skew                      : 153.9(ps)              
Max. Rise Buffer Tran.         : 411(ps)                400(ps)             
Max. Fall Buffer Tran.         : 386.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 352(ps)                400(ps)             
Max. Fall Sink Tran.           : 352.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 97.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 92.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 295.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 296(ps)                0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 5806                   

Max. Local Skew                : 110.8(ps)              
  U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[1]/CLK(R)->
  U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[3]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.3)


*** End reportClockTree (cpu=0:00:00.3, real=0:00:00.0, mem=290.2M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 34556 filler insts (cell FILL / prefix FILLER).
*INFO: Total 34556 filler insts added - prefix FILLER (CPU: 0:00:00.6).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 08:29:20 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteFollowPadPin set to true
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 507.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 39430 components
  39430 core components: 0 unplaced, 38864 placed, 566 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 78908 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.01 megs
sroute: Total Peak Memory used = 297.17 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 08:29:21 2011
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 297.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 08:29:22 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 08:29:22 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3422      75.19%
#  Metal 2        V        3422       0.00%
#  Metal 3        H        3422       0.00%
#  ------------------------------------------
#  Total                  10266      25.06%
#
#  43 nets (0.79%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 310.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 311.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 315.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 315.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 315.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 315.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     16(0.47%)      4(0.12%)      1(0.03%)   (0.61%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     16(0.18%)      4(0.04%)      1(0.01%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 829677 um.
#Total half perimeter of net bounding box = 666914 um.
#Total wire length on LAYER metal1 = 273 um.
#Total wire length on LAYER metal2 = 408446 um.
#Total wire length on LAYER metal3 = 420957 um.
#Total number of vias = 24402
#Up-Via Summary (total 24402):
#           
#-----------------------
#  Metal 1        13988
#  Metal 2        10414
#-----------------------
#                 24402 
#
#Max overcon = 5 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.61%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 7.00 (Mb)
#Total memory = 315.00 (Mb)
#Peak memory = 343.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 15
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 317.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 317.00 (Mb)
#Complete Detail Routing.
#Total wire length = 842441 um.
#Total half perimeter of net bounding box = 666914 um.
#Total wire length on LAYER metal1 = 92437 um.
#Total wire length on LAYER metal2 = 405853 um.
#Total wire length on LAYER metal3 = 344151 um.
#Total number of vias = 30701
#Up-Via Summary (total 30701):
#           
#-----------------------
#  Metal 1        16863
#  Metal 2        13838
#-----------------------
#                 30701 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 0.00 (Mb)
#Total memory = 315.00 (Mb)
#Peak memory = 343.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 9.00 (Mb)
#Total memory = 306.00 (Mb)
#Peak memory = 343.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 08:29:41 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'BENC' of instances=39430 and nets=5411 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 306.4M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0054% (CPU Time= 0:00:00.1  MEM= 306.4M)
Extracted 20.0051% (CPU Time= 0:00:00.2  MEM= 306.4M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 306.4M)
Extracted 40.0046% (CPU Time= 0:00:00.3  MEM= 306.4M)
Extracted 50.0043% (CPU Time= 0:00:00.3  MEM= 306.4M)
Extracted 60.004% (CPU Time= 0:00:00.4  MEM= 306.4M)
Extracted 70.0037% (CPU Time= 0:00:00.5  MEM= 306.4M)
Extracted 80.0034% (CPU Time= 0:00:00.5  MEM= 306.4M)
Extracted 90.0031% (CPU Time= 0:00:00.6  MEM= 306.4M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 306.4M)
Nr. Extracted Resistors     : 66162
Nr. Extracted Ground Cap.   : 71083
Nr. Extracted Coupling Cap. : 166032
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 306.4M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4927 times net's RC data read were performed.
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 306.355M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 306.4M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 5411 NETS and 0 SPECIALNETS signatures
#Created 39431 instance signatures
Begin checking placement ...
*info: Placed = 38864
*info: Unplaced = 0
Placement Density:100.00%(4758912/4758912)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'BENC' of instances=39430 and nets=5411 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 308.4M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0054% (CPU Time= 0:00:00.1  MEM= 308.4M)
Extracted 20.0051% (CPU Time= 0:00:00.2  MEM= 308.4M)
Extracted 30.0049% (CPU Time= 0:00:00.2  MEM= 308.4M)
Extracted 40.0046% (CPU Time= 0:00:00.3  MEM= 308.4M)
Extracted 50.0043% (CPU Time= 0:00:00.3  MEM= 308.4M)
Extracted 60.004% (CPU Time= 0:00:00.4  MEM= 308.4M)
Extracted 70.0037% (CPU Time= 0:00:00.4  MEM= 308.4M)
Extracted 80.0034% (CPU Time= 0:00:00.5  MEM= 308.4M)
Extracted 90.0031% (CPU Time= 0:00:00.5  MEM= 308.4M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 308.4M)
Nr. Extracted Resistors     : 66162
Nr. Extracted Ground Cap.   : 71083
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 308.359M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 306.4M)
Number of Loop : 1
Start delay calculation (mem=306.355M)...
delayCal using detail RC...
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 306.4M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4927 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.8 real=0:00:00.0 mem=306.355M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 306.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 38.526  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 306.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 306.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 38.526  | 73.184  | 80.670  |   N/A   |   N/A   | 38.526  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 306.4M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 08:29:47 2011

Design Name: BENC
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2305.6500, 2260.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 08:29:47 **** Processed 5000 nets (Total 5411)

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 08:29:47 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 1.688M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 306.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.7  MEM: 76.8M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          39430

Ports/Pins                            48
    metal layer metal2                35
    metal layer metal3                13

Nets                               35382
    metal layer metal1              8862
    metal layer metal2             18491
    metal layer metal3              8029

    Via Instances                  30701

Special Nets                         227
    metal layer metal1               223
    metal layer metal2                 4

    Via Instances                    154

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  50
    metal layer metal1                 2
    metal layer metal2                35
    metal layer metal3                13


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'TBUFX1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'HAX1' is empty.
**WARN: The GDSII cell 'FAX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 29 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.9  MEM= 383.0M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4927 times net's RC data read were performed.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 10: Pad: U3 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 11: Pad: U4 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U7 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 15: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 16: Pad: U9 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 17: Pad: U10 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 18: Pad: U11 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 19: Pad: U12 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U20 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 21: Pad: U21 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 22: Pad: U13 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 23: Pad: U14 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 24: Pad: U15 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 25: Pad: U16 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 26: Pad: U17 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 27: Pad: U18 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U19 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 30: Pad: U22 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 31: Pad: U23 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 36: Pad: U25 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 37: Pad: U26 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 38: Pad: U27 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 39: Pad: U28 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 40: Pad: U29 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 41: Pad: U30 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 42: Pad: U31 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 43: Pad: U32 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 44: Pad: U33 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 45: Pad: U34 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 46: Pad: U35 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 48: Pad: U36 NE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 50: Pad: U37 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 51: Pad: U38 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 52: Pad: U39 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 53: Pad: U40 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 54: Pad: U41 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 55: Pad: U42 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 56: Pad: U43 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 57: Pad: U44 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 58: Pad: U45 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 59: Pad: U46 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 60: Pad: U47 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 62: Pad: U48 SW
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 64: Pad: U49 SE
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 65: Pad: U50 S
  Reason: unable to determine object from name.
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance CLK__L4_I24 to match row orient.
Flip instance CLK__L4_I22 to match row orient.
Flip instance CLK__L4_I16 to match row orient.
Flip instance CLK__L4_I14 to match row orient.
Flip instance CLK__L4_I13 to match row orient.
Flip instance CLK__L4_I11 to match row orient.
Flip instance CLK__L4_I10 to match row orient.
Flip instance CLK__L4_I7 to match row orient.
Flip instance CLK__L4_I6 to match row orient.
Flip instance CLK__L4_I4 to match row orient.
Flip instance CLK__L4_I2 to match row orient.
Flip instance CLK__L4_I1 to match row orient.
Flip instance CLK__L3_I3 to match row orient.
Flip instance CLK__L3_I2 to match row orient.
Flip instance CLK__L3_I1 to match row orient.
Flip instance CLK__L3_I0 to match row orient.
Flip instance CLK__L2_I1 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I2 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I1 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I0 to match row orient.
Flip instance U_0/FIESTELCLK__L1_I0 to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/full_flag_r_reg to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance U_0/U_0/state_reg[0] to match row orient.
Flip instance U_0/U_1/rndCT_reg[0] to match row orient.
Flip instance U_0/U_1/rndCT_reg[1] to match row orient.
Flip instance U_0/U_1/cD_ENABLE_reg to match row orient.
Flip instance U_0/U_1/cData2_reg[7] to match row orient.
Flip instance U_0/U_1/cData2_reg[5] to match row orient.
Flip instance U_0/U_1/cData2_reg[4] to match row orient.
Flip instance U_0/U_1/cData2_reg[3] to match row orient.
Flip instance U_0/U_1/cData2_reg[2] to match row orient.
Flip instance U_0/U_1/cData2_reg[1] to match row orient.
Flip instance U_0/U_1/cData2_reg[0] to match row orient.
Flip instance U_0/U_1/cData8_reg[4] to match row orient.
Flip instance U_0/U_1/cData8_reg[2] to match row orient.
Flip instance U_0/U_1/cData8_reg[1] to match row orient.
Flip instance U_0/U_1/cData8_reg[0] to match row orient.
Flip instance U_0/U_1/cData7_reg[7] to match row orient.
Flip instance U_0/U_1/cData7_reg[5] to match row orient.
Flip instance U_0/U_1/cData7_reg[4] to match row orient.
Flip instance U_0/U_1/cData7_reg[3] to match row orient.
Flip instance U_0/U_1/cData7_reg[1] to match row orient.
Flip instance U_0/U_1/cData7_reg[0] to match row orient.
Flip instance U_0/U_1/cData6_reg[7] to match row orient.
Flip instance U_0/U_1/cData6_reg[6] to match row orient.
Flip instance U_0/U_1/cData6_reg[3] to match row orient.
Flip instance U_0/U_1/cData6_reg[2] to match row orient.
Flip instance U_0/U_1/cData6_reg[1] to match row orient.
Flip instance U_0/U_1/cData5_reg[4] to match row orient.
Flip instance U_0/U_1/cData5_reg[3] to match row orient.
Flip instance U_0/U_1/cData5_reg[2] to match row orient.
Flip instance U_0/U_1/cData5_reg[1] to match row orient.
Flip instance U_0/U_1/cData4_reg[4] to match row orient.
Flip instance U_0/U_1/cData4_reg[1] to match row orient.
Flip instance U_0/U_1/cData4_reg[0] to match row orient.
Flip instance U_0/U_1/cData3_reg[5] to match row orient.
Flip instance U_0/U_1/cData3_reg[1] to match row orient.
Flip instance U_0/U_1/cData1_reg[7] to match row orient.
Flip instance U_0/U_1/cData1_reg[6] to match row orient.
Flip instance U_0/U_1/cData1_reg[4] to match row orient.
Flip instance U_0/U_1/cData1_reg[3] to match row orient.
Flip instance U_0/U_1/cData1_reg[1] to match row orient.
Flip instance U_0/U_1/CompData2_reg[63] to match row orient.
Flip instance U_0/U_1/CompData2_reg[62] to match row orient.
Flip instance U_0/U_1/CompData2_reg[53] to match row orient.
Flip instance U_0/U_1/CompData2_reg[51] to match row orient.
Flip instance U_0/U_1/CompData2_reg[50] to match row orient.
Flip instance U_0/U_1/CompData2_reg[45] to match row orient.
Flip instance U_0/U_1/CompData2_reg[44] to match row orient.
Flip instance U_0/U_1/CompData2_reg[42] to match row orient.
Flip instance U_0/U_1/CompData2_reg[41] to match row orient.
Flip instance U_0/U_1/CompData2_reg[39] to match row orient.
Flip instance U_0/U_1/CompData2_reg[34] to match row orient.
Flip instance U_0/U_1/CompData2_reg[30] to match row orient.
Flip instance U_0/U_1/CompData2_reg[28] to match row orient.
Flip instance U_0/U_1/CompData2_reg[25] to match row orient.
Flip instance U_0/U_1/CompData2_reg[23] to match row orient.
Flip instance U_0/U_1/CompData2_reg[22] to match row orient.
Flip instance U_0/U_1/CompData2_reg[20] to match row orient.
Flip instance U_0/U_1/CompData2_reg[19] to match row orient.
Flip instance U_0/U_1/CompData2_reg[12] to match row orient.
Flip instance U_0/U_1/CompData2_reg[11] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[2] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[17] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[11] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[11] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[18] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[31] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[1] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[19] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[16] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[16] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[14] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[14] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[7] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[21] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[21] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[3] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[5] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[22] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[22] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[12] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[12] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[13] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[30] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[30] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[3] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[5] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[7] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[19] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[21] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[16] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[18] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[20] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[22] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[24] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[26] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[11] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[15] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[16] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[24] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/raddr_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance U_1/U_8/ctr1_reg[0] to match row orient.
Flip instance U_2/U_4/state_reg[0] to match row orient.
Flip instance U_2/U_4/bluewait_reg[1] to match row orient.
Flip instance U_2/U_4/bluewait_reg[2] to match row orient.
Flip instance U_2/U_4/bluewait_reg[3] to match row orient.
Flip instance U_2/U_2/swcnt_reg[0] to match row orient.
Flip instance U_2/U_2/swcnt_reg[14] to match row orient.
Flip instance U_2/U_2/swcnt_reg[3] to match row orient.
Flip instance U_2/U_2/swcnt_reg[4] to match row orient.
Flip instance U_2/U_2/swcnt_reg[5] to match row orient.
Flip instance U_2/U_2/swcnt_reg[6] to match row orient.
Flip instance U_2/U_2/swcnt_reg[9] to match row orient.
Flip instance U_2/U_2/swcnt_reg[10] to match row orient.
Flip instance U_2/U_2/swcnt_reg[12] to match row orient.
Flip instance U_2/U_2/state_reg[1] to match row orient.
Flip instance U_2/U_2/cnt8_reg[0] to match row orient.
Flip instance U_2/U_2/cnt8_reg[1] to match row orient.
Flip instance U_2/U_2/cnt32_reg[1] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[0] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[16] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[2] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[5] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[9] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[11] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[14] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[15] to match row orient.
Flip instance U_2/U_6/bluewait_reg[3] to match row orient.
Flip instance U_2/U_6/bluewait_reg[2] to match row orient.
Flip instance U_2/U_6/bluewait_reg[8] to match row orient.
Flip instance U_2/U_6/bluewait_reg[10] to match row orient.
Flip instance U_2/U_6/txbuff_reg[1] to match row orient.
Flip instance U_2/U_6/txbuff_reg[4] to match row orient.
Flip instance U_2/U_6/txbuff_reg[5] to match row orient.
Flip instance U_2/U_6/DATAOUT_reg to match row orient.
Flip instance U_2/U_6/cnt8_reg[0] to match row orient.
Flip instance U_2/U_6/stop_reg to match row orient.
Flip instance U_4/icnt8_reg[2] to match row orient.
Flip instance U_4/cnt8_reg[0] to match row orient.
Flip instance U_4/cnt8_reg[2] to match row orient.
Flip instance U_4/WADDR_reg[5] to match row orient.
Flip instance U_4/WADDR_reg[6] to match row orient.
Flip instance U_4/WADDR_reg[8] to match row orient.
Flip instance U_4/WADDR_reg[9] to match row orient.
Flip instance U_4/WADDR_reg[10] to match row orient.
Flip instance U_4/WADDR_reg[11] to match row orient.
Flip instance U_4/PRADDR_reg[0] to match row orient.
Flip instance U_4/PRADDR_reg[1] to match row orient.
Flip instance U_4/PRADDR_reg[2] to match row orient.
Flip instance U_4/PRADDR_reg[5] to match row orient.
Flip instance U_4/PRADDR_reg[6] to match row orient.
Flip instance U_4/RADDR_reg[10] to match row orient.
Flip instance U_4/RADDR_reg[1] to match row orient.
Flip instance U_4/RADDR_reg[2] to match row orient.
Flip instance U_4/RADDR_reg[3] to match row orient.
Flip instance U_4/RADDR_reg[4] to match row orient.
Flip instance U_4/RADDR_reg[5] to match row orient.
Flip instance U_4/RADDR_reg[8] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 24 wires.
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 383.0M)
Number of Loop : 1
Start delay calculation (mem=382.957M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=382.957M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 383.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 208 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.4) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=383.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=383.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=383.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=39222 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4719 #term=15558 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 39222 single + 0 double + 0 multi
Total standard cell length = 154.2624 (mm), area = 4.6279 (mm^2)
Average module density = 0.635.
Density for the design = 0.635.
       = stdcell_area 64276 (4627872 um^2) / alloc_area 101297 (7293370 um^2).
Pin Density = 0.242.
            = total # of pins 15558 / total Instance area 64276.
Identified 34556 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 6.774e+05 (3.89e+05 2.88e+05)
              Est.  stn bbox = 6.774e+05 (3.89e+05 2.88e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 383.0M
Iteration  2: Total net bbox = 6.774e+05 (3.89e+05 2.88e+05)
              Est.  stn bbox = 6.774e+05 (3.89e+05 2.88e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 383.0M
Iteration  3: Total net bbox = 6.774e+05 (3.89e+05 2.88e+05)
              Est.  stn bbox = 6.774e+05 (3.89e+05 2.88e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 383.0M
Iteration  4: Total net bbox = 6.774e+05 (3.89e+05 2.88e+05)
              Est.  stn bbox = 6.774e+05 (3.89e+05 2.88e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 383.0M
Iteration  5: Total net bbox = 4.882e+05 (2.63e+05 2.25e+05)
              Est.  stn bbox = 4.882e+05 (2.63e+05 2.25e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 383.0M
Iteration  6: Total net bbox = 5.109e+05 (2.74e+05 2.37e+05)
              Est.  stn bbox = 5.109e+05 (2.74e+05 2.37e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 383.0M
Iteration  7: Total net bbox = 5.510e+05 (2.96e+05 2.55e+05)
              Est.  stn bbox = 6.592e+05 (3.57e+05 3.02e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 383.0M
Iteration  8: Total net bbox = 5.510e+05 (2.96e+05 2.55e+05)
              Est.  stn bbox = 6.592e+05 (3.57e+05 3.02e+05)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 383.0M
Iteration  9: Total net bbox = 6.110e+05 (3.25e+05 2.86e+05)
              Est.  stn bbox = 7.315e+05 (3.91e+05 3.40e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 383.0M
Iteration 10: Total net bbox = 6.110e+05 (3.25e+05 2.86e+05)
              Est.  stn bbox = 7.315e+05 (3.91e+05 3.40e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 383.0M
Iteration 11: Total net bbox = 6.404e+05 (3.34e+05 3.07e+05)
              Est.  stn bbox = 7.662e+05 (4.02e+05 3.64e+05)
              cpu = 0:00:03.4 real = 0:00:04.0 mem = 383.0M
Iteration 12: Total net bbox = 6.404e+05 (3.34e+05 3.07e+05)
              Est.  stn bbox = 7.662e+05 (4.02e+05 3.64e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 383.0M
Iteration 13: Total net bbox = 6.947e+05 (3.61e+05 3.34e+05)
              Est.  stn bbox = 8.219e+05 (4.30e+05 3.92e+05)
              cpu = 0:00:07.7 real = 0:00:07.0 mem = 383.0M
Iteration 14: Total net bbox = 7.014e+05 (3.60e+05 3.42e+05)
              Est.  stn bbox = 8.287e+05 (4.29e+05 4.00e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 383.0M
*** cost = 7.014e+05 (3.60e+05 3.42e+05) (cpu for global=0:00:22.8) real=0:00:23.0***
Core Placement runtime cpu: 0:00:15.5 real: 0:00:15.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:10.9, real=0:00:11.0)
move report: preRPlace moves 12430 insts, mean move: 8.78 um, max move: 56.40 um
	max move on inst (FILLER_9322): (595.20, 2721.00) --> (568.80, 2751.00)
Placement tweakage begins.
wire length = 7.027e+05 = 3.595e+05 H + 3.432e+05 V
wire length = 6.530e+05 = 3.112e+05 H + 3.418e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 8740 insts, mean move: 16.38 um, max move: 105.60 um
	max move on inst (FILLER_21622): (1324.80, 2571.00) --> (1430.40, 2571.00)
move report: rPlace moves 17449 insts, mean move: 13.32 um, max move: 97.20 um
	max move on inst (FILLER_5910): (1156.80, 2541.00) --> (1224.00, 2511.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        67.20 um
  inst (U_0/U_2/U24) with max move: (1490.4, 1101) -> (1557.6, 1101)
  mean    (X+Y) =        13.71 um
Total instances flipped for WireLenOpt: 74
Total instances flipped, including legalization: 651
Total instances moved : 3146
*** cpu=0:00:18.3   mem=383.0M  mem(used)=0.0M***
Total net length = 6.519e+05 (3.112e+05 3.407e+05) (ext = 1.768e+04)
*** End of Placement (cpu=0:00:42.2, real=0:00:42.0, mem=383.0M) ***
default core: bins with density >  0.75 =    6 % ( 6 / 100 )
*** Free Virtual Timing Model ...(mem=383.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 383.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=383.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.1 383.0M):
Est net length = 7.900e+05um = 3.872e+05H + 4.027e+05V
Usage: (15.8%H 21.5%V) = (4.877e+05um 8.406e+05um) = (40639 28005)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 575 = 0 (0.00% H) + 575 (2.31% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 383.0M):
Usage: (15.7%H 21.4%V) = (4.867e+05um 8.366e+05um) = (40559 27872)
Overflow: 538 = 0 (0.00% H) + 538 (2.16% V)

Phase 1c route (0:00:00.0 383.0M):
Usage: (15.7%H 21.5%V) = (4.856e+05um 8.388e+05um) = (40469 27947)
Overflow: 476 = 0 (0.00% H) + 476 (1.91% V)

Phase 1d route (0:00:00.0 383.0M):
Usage: (15.7%H 21.5%V) = (4.865e+05um 8.412e+05um) = (40546 28027)
Overflow: 376 = 0 (0.00% H) + 376 (1.51% V)

Phase 1e route (0:00:00.0 383.0M):
Usage: (15.8%H 21.6%V) = (4.870e+05um 8.439e+05um) = (40584 28115)
Overflow: 281 = 0 (0.00% H) + 281 (1.13% V)

Phase 1f route (0:00:00.0 383.0M):
Usage: (15.8%H 21.7%V) = (4.894e+05um 8.475e+05um) = (40783 28236)
Overflow: 157 = 0 (0.00% H) + 157 (0.63% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	14	 0.06%
 -1:	0	 0.00%	137	 0.55%
--------------------------------------
  0:	8	 0.03%	1772	 7.11%
  1:	20	 0.08%	1941	 7.79%
  2:	94	 0.38%	2248	 9.02%
  3:	294	 1.18%	2851	11.44%
  4:	719	 2.88%	3565	14.30%
  5:	1327	 5.31%	11829	47.45%
  6:	2103	 8.42%	0	 0.00%
  7:	2789	11.16%	0	 0.00%
  8:	3668	14.68%	0	 0.00%
  9:	3474	13.90%	0	 0.00%
 10:	8574	34.32%	108	 0.43%
 13:	2	 0.01%	0	 0.00%
 14:	954	 3.82%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.2s real=0.0s 383.0M)


*** After '-updateRemainTrks' operation: 

Usage: (15.8%H 21.7%V) = (4.894e+05um 8.475e+05um) = (40783 28236)
Overflow: 157 = 0 (0.00% H) + 157 (0.63% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	14	 0.06%
 -1:	0	 0.00%	137	 0.55%
--------------------------------------
  0:	8	 0.03%	1772	 7.11%
  1:	20	 0.08%	1941	 7.79%
  2:	94	 0.38%	2248	 9.02%
  3:	294	 1.18%	2851	11.44%
  4:	719	 2.88%	3565	14.30%
  5:	1327	 5.31%	11829	47.45%
  6:	2103	 8.42%	0	 0.00%
  7:	2789	11.16%	0	 0.00%
  8:	3668	14.68%	0	 0.00%
  9:	3474	13.90%	0	 0.00%
 10:	8574	34.32%	108	 0.43%
 13:	2	 0.01%	0	 0.00%
 14:	954	 3.82%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.3 383.0M) ***


Total length: 8.141e+05um, number of vias: 29106
M1(H) length: 0.000e+00um, number of vias: 15528
M2(V) length: 4.321e+05um, number of vias: 13578
M3(H) length: 3.821e+05um
*** Completed Phase 2 route (0:00:00.4 383.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=383.0M) ***
Peak Memory Usage was 383.0M 
*** Finished trialRoute (cpu=0:00:00.8 mem=383.0M) ***

Extraction called for design 'BENC' of instances=39225 and nets=5203 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.957M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 383.0M)
Number of Loop : 1
Start delay calculation (mem=382.957M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=382.957M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 383.0M) ***
*info: Start fixing DRV (Mem = 382.96M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (383.0M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=383.0M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.583733
Start fixing design rules ... (0:00:00.2 383.0M)
Done fixing design rule (0:00:02.6 383.0M)

Summary:
153 buffers added on 140 nets (with 15 drivers resized)

Density after buffering = 0.588183
*** Completed dpFixDRCViolation (0:00:02.9 383.0M)

Re-routed 306 nets
Extraction called for design 'BENC' of instances=39378 and nets=5356 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.957M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 383.0M)
Number of Loop : 1
Start delay calculation (mem=382.957M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=382.957M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 383.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    84
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:04, Mem = 382.96M).
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 383.0M **
*** Starting optFanout (383.0M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=383.0M) ***
Start fixing timing ... (0:00:00.3 383.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 383.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.588183
*** Completed optFanout (0:00:00.7 383.0M)

**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 383.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 58.818% **

*** starting 1-st reclaim pass: 3865 instances 
*** starting 2-nd reclaim pass: 3824 instances 
*** starting 3-rd reclaim pass: 187 instances 


** Area Reclaim Summary: Buffer Deletion = 38 Declone = 3 Downsize = 16 **
** Density Change = 0.130% **
** Density after area reclaim = 58.688% **
*** Finished Area Reclaim (0:00:01.7) ***
density before resizing = 58.688%
* summary of transition time violation fixes:
*summary:     14 instances changed cell type
density after resizing = 58.705%
*** Starting trialRoute (mem=383.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.0 383.0M):
Est net length = 7.960e+05um = 3.908e+05H + 4.053e+05V
Usage: (15.9%H 21.7%V) = (4.913e+05um 8.487e+05um) = (40942 28277)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 596 = 3 (0.01% H) + 594 (2.38% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.1 383.0M):
Usage: (15.9%H 21.6%V) = (4.902e+05um 8.446e+05um) = (40855 28139)
Overflow: 561 = 3 (0.01% H) + 558 (2.24% V)

Phase 1c route (0:00:00.0 383.0M):
Usage: (15.8%H 21.7%V) = (4.892e+05um 8.468e+05um) = (40768 28214)
Overflow: 505 = 2 (0.01% H) + 503 (2.02% V)

Phase 1d route (0:00:00.0 383.0M):
Usage: (15.9%H 21.7%V) = (4.901e+05um 8.494e+05um) = (40846 28299)
Overflow: 391 = 2 (0.01% H) + 389 (1.56% V)

Phase 1e route (0:00:00.0 383.0M):
Usage: (15.9%H 21.8%V) = (4.904e+05um 8.520e+05um) = (40867 28387)
Overflow: 296 = 0 (0.00% H) + 296 (1.19% V)

Phase 1f route (0:00:00.0 383.0M):
Usage: (16.0%H 21.9%V) = (4.932e+05um 8.562e+05um) = (41100 28525)
Overflow: 154 = 0 (0.00% H) + 154 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	14	 0.06%
 -1:	0	 0.00%	134	 0.54%
--------------------------------------
  0:	5	 0.02%	1818	 7.29%
  1:	19	 0.08%	1953	 7.83%
  2:	79	 0.32%	2254	 9.04%
  3:	277	 1.11%	2824	11.33%
  4:	748	 2.99%	3593	14.41%
  5:	1410	 5.64%	11767	47.20%
  6:	2142	 8.57%	0	 0.00%
  7:	2800	11.21%	0	 0.00%
  8:	3579	14.32%	0	 0.00%
  9:	3469	13.88%	0	 0.00%
 10:	8542	34.19%	108	 0.43%
 13:	2	 0.01%	0	 0.00%
 14:	954	 3.82%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.2s real=0.0s 383.0M)


*** After '-updateRemainTrks' operation: 

Usage: (16.0%H 21.9%V) = (4.932e+05um 8.562e+05um) = (41100 28525)
Overflow: 154 = 0 (0.00% H) + 154 (0.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	14	 0.06%
 -1:	0	 0.00%	134	 0.54%
--------------------------------------
  0:	5	 0.02%	1818	 7.29%
  1:	19	 0.08%	1953	 7.83%
  2:	79	 0.32%	2254	 9.04%
  3:	277	 1.11%	2824	11.33%
  4:	748	 2.99%	3593	14.41%
  5:	1410	 5.64%	11767	47.20%
  6:	2142	 8.57%	0	 0.00%
  7:	2800	11.21%	0	 0.00%
  8:	3579	14.32%	0	 0.00%
  9:	3469	13.88%	0	 0.00%
 10:	8542	34.19%	108	 0.43%
 13:	2	 0.01%	0	 0.00%
 14:	954	 3.82%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.3 383.0M) ***


Total length: 8.210e+05um, number of vias: 29358
M1(H) length: 0.000e+00um, number of vias: 15718
M2(V) length: 4.353e+05um, number of vias: 13640
M3(H) length: 3.858e+05um
*** Completed Phase 2 route (0:00:00.4 383.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=383.0M) ***
Peak Memory Usage was 383.0M 
*** Finished trialRoute (cpu=0:00:00.8 mem=383.0M) ***

Extraction called for design 'BENC' of instances=39337 and nets=5315 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.957M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 383.0M)
Number of Loop : 1
Start delay calculation (mem=382.957M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=382.957M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 383.0M) ***
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 383.0M **
*** Timing Is met
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 383.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=383.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=383.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=383.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=39334 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4831 #term=15782 #term/net=3.27, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 39334 single + 0 double + 0 multi
Total standard cell length = 155.1384 (mm), area = 4.6542 (mm^2)
Average module density = 0.638.
Density for the design = 0.638.
       = stdcell_area 64641 (4654152 um^2) / alloc_area 101297 (7293370 um^2).
Pin Density = 0.244.
            = total # of pins 15782 / total Instance area 64641.
Identified 34556 spare or floating instances, with no clusters.
Iteration 14: Total net bbox = 6.875e+05 (3.43e+05 3.45e+05)
              Est.  stn bbox = 8.158e+05 (4.12e+05 4.04e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 383.0M
Iteration 15: Total net bbox = 6.508e+05 (3.40e+05 3.10e+05)
              Est.  stn bbox = 7.755e+05 (4.08e+05 3.68e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 383.0M
Iteration 16: Total net bbox = 6.508e+05 (3.40e+05 3.10e+05)
              Est.  stn bbox = 7.755e+05 (4.08e+05 3.68e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 383.0M
Iteration 17: Total net bbox = 7.036e+05 (3.68e+05 3.36e+05)
              Est.  stn bbox = 8.295e+05 (4.36e+05 3.94e+05)
              cpu = 0:00:07.4 real = 0:00:08.0 mem = 383.0M
Iteration 18: Total net bbox = 7.086e+05 (3.65e+05 3.44e+05)
              Est.  stn bbox = 8.346e+05 (4.33e+05 4.02e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 383.0M
*** cost = 7.086e+05 (3.65e+05 3.44e+05) (cpu for global=0:00:15.1) real=0:00:15.0***
Core Placement runtime cpu: 0:00:09.9 real: 0:00:11.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:07.5, real=0:00:08.0)
move report: preRPlace moves 8824 insts, mean move: 6.39 um, max move: 63.60 um
	max move on inst (U_1/U_11/MAPPING/UWFC/WPU1/gray_r_reg[3]): (1032.00, 2571.00) --> (998.40, 2541.00)
Placement tweakage begins.
wire length = 7.092e+05 = 3.641e+05 H + 3.451e+05 V
wire length = 6.636e+05 = 3.196e+05 H + 3.440e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 7933 insts, mean move: 16.33 um, max move: 84.00 um
	max move on inst (FILLER_12090): (2203.20, 2481.00) --> (2287.20, 2481.00)
move report: rPlace moves 13676 insts, mean move: 12.24 um, max move: 99.60 um
	max move on inst (FILLER_21941): (1368.00, 2541.00) --> (1437.60, 2571.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        63.60 um
  inst (U_1/U_11/MAPPING/UWFC/WPU1/gray_r_reg[3]) with max move: (1032, 2571) -> (998.4, 2541)
  mean    (X+Y) =        13.16 um
Total instances flipped for WireLenOpt: 71
Total instances flipped, including legalization: 762
Total instances moved : 3102
*** cpu=0:00:15.3   mem=383.0M  mem(used)=0.0M***
Total net length = 6.622e+05 (3.196e+05 3.426e+05) (ext = 1.477e+04)
*** End of Placement (cpu=0:00:32.9, real=0:00:32.0, mem=383.0M) ***
default core: bins with density >  0.75 =    6 % ( 6 / 100 )
*** Free Virtual Timing Model ...(mem=383.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1:29, real = 0: 1:29, mem = 383.0M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 39334
*info: Unplaced = 0
Placement Density:58.70%(4654152/7928064)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 08:56:27 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteConnectBlockPin set to false
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 592.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 39337 components
  39334 core components: 0 unplaced, 38768 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 78716 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 188
  Number of Followpin connections: 94
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 592.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Tue Apr 26 08:56:28 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 08:56:28 2011

sroute post-processing starts at Tue Apr 26 08:56:28 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 08:56:29 2011

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 382.96 megs
<CMD> trialRoute
*** Starting trialRoute (mem=383.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.1 383.0M):
Est net length = 7.939e+05um = 3.889e+05H + 4.050e+05V
Usage: (15.8%H 21.7%V) = (4.895e+05um 8.496e+05um) = (40793 28305)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 553 = 0 (0.00% H) + 553 (2.22% V)

Phase 1b route (0:00:00.0 383.0M):
Usage: (15.8%H 21.7%V) = (4.886e+05um 8.495e+05um) = (40716 28304)
Overflow: 535 = 1 (0.00% H) + 534 (2.14% V)

Phase 1c route (0:00:00.0 383.0M):
Usage: (15.8%H 21.8%V) = (4.876e+05um 8.518e+05um) = (40633 28379)
Overflow: 484 = 1 (0.00% H) + 483 (1.94% V)

Phase 1d route (0:00:00.0 383.0M):
Usage: (15.8%H 21.9%V) = (4.885e+05um 8.540e+05um) = (40708 28454)
Overflow: 380 = 0 (0.00% H) + 380 (1.53% V)

Phase 1e route (0:00:00.0 383.0M):
Usage: (15.8%H 21.9%V) = (4.886e+05um 8.564e+05um) = (40718 28533)
Overflow: 293 = 0 (0.00% H) + 293 (1.17% V)

Phase 1f route (0:00:00.0 383.0M):
Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.2s real=0.0s 383.0M)


*** After '-updateRemainTrks' operation: 

Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.3 383.0M) ***


Total length: 8.173e+05um, number of vias: 29519
M1(H) length: 0.000e+00um, number of vias: 15752
M2(V) length: 4.342e+05um, number of vias: 13767
M3(H) length: 3.831e+05um
*** Completed Phase 2 route (0:00:00.4 383.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=383.0M) ***
Peak Memory Usage was 383.0M 
*** Finished trialRoute (cpu=0:00:00.8 mem=383.0M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=383.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.1 383.0M):
Est net length = 7.939e+05um = 3.889e+05H + 4.050e+05V
Usage: (15.8%H 21.7%V) = (4.895e+05um 8.496e+05um) = (40793 28305)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 553 = 0 (0.00% H) + 553 (2.22% V)

Phase 1b route (0:00:00.0 383.0M):
Usage: (15.8%H 21.7%V) = (4.886e+05um 8.495e+05um) = (40716 28304)
Overflow: 535 = 1 (0.00% H) + 534 (2.14% V)

Phase 1c route (0:00:00.0 383.0M):
Usage: (15.8%H 21.8%V) = (4.876e+05um 8.518e+05um) = (40633 28379)
Overflow: 484 = 1 (0.00% H) + 483 (1.94% V)

Phase 1d route (0:00:00.0 383.0M):
Usage: (15.8%H 21.9%V) = (4.885e+05um 8.540e+05um) = (40708 28454)
Overflow: 380 = 0 (0.00% H) + 380 (1.53% V)

Phase 1e route (0:00:00.0 383.0M):
Usage: (15.8%H 21.9%V) = (4.886e+05um 8.564e+05um) = (40718 28533)
Overflow: 293 = 0 (0.00% H) + 293 (1.17% V)

Phase 1f route (0:00:00.0 383.0M):
Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.2s real=0.0s 383.0M)


*** After '-updateRemainTrks' operation: 

Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.4 383.0M) ***


Total length: 8.173e+05um, number of vias: 29519
M1(H) length: 0.000e+00um, number of vias: 15752
M2(V) length: 4.342e+05um, number of vias: 13767
M3(H) length: 3.831e+05um
*** Completed Phase 2 route (0:00:00.4 383.0M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=383.0M) ***
Peak Memory Usage was 383.0M 
*** Finished trialRoute (cpu=0:00:00.9 mem=383.0M) ***

Extraction called for design 'BENC' of instances=39337 and nets=5315 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 382.957M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 76.657  | 76.657  | 79.093  |   N/A   |   N/A   | 82.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.705%
Routing Overflow: 0.00% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.31 sec
Total Real time: 4.0 sec
Total Memory Usage: 382.957031 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 383.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=383.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=383.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 76.657  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.705%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 383.0M **
*info: Start fixing DRV (Mem = 382.96M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 382.96M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=383.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 76.657  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.705%
Routing Overflow: 0.00% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 383.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 383.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 76.657  | 76.657  | 79.093  |   N/A   |   N/A   | 82.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.705%
Routing Overflow: 0.00% H and 0.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 383.0M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=378.0M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=378.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 377.953M)

Start to trace clock trees ...
*** Begin Tracer (mem=378.0M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=378.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=378.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 7.939e+05um = 3.889e+05H + 4.050e+05V
Usage: (15.8%H 21.7%V) = (4.895e+05um 8.496e+05um) = (40793 28305)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 553 = 0 (0.00% H) + 553 (2.22% V)

Phase 1b route (0:00:00.0 378.0M):
Usage: (15.8%H 21.7%V) = (4.886e+05um 8.495e+05um) = (40716 28304)
Overflow: 535 = 1 (0.00% H) + 534 (2.14% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (15.8%H 21.8%V) = (4.876e+05um 8.518e+05um) = (40633 28379)
Overflow: 484 = 1 (0.00% H) + 483 (1.94% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (15.8%H 21.9%V) = (4.885e+05um 8.540e+05um) = (40708 28454)
Overflow: 380 = 0 (0.00% H) + 380 (1.53% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (15.8%H 21.9%V) = (4.886e+05um 8.564e+05um) = (40718 28533)
Overflow: 293 = 0 (0.00% H) + 293 (1.17% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.2s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.3 378.0M) ***


Total length: 8.173e+05um, number of vias: 29519
M1(H) length: 0.000e+00um, number of vias: 15752
M2(V) length: 4.342e+05um, number of vias: 13767
M3(H) length: 3.831e+05um
*** Completed Phase 2 route (0:00:00.4 378.0M) ***

*** Finished all Phases (cpu=0:00:00.7 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:00.8 mem=378.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 7.939e+05um = 3.889e+05H + 4.050e+05V
Usage: (15.8%H 21.7%V) = (4.895e+05um 8.496e+05um) = (40793 28305)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 553 = 0 (0.00% H) + 553 (2.22% V)

Phase 1b route (0:00:00.0 378.0M):
Usage: (15.8%H 21.7%V) = (4.886e+05um 8.495e+05um) = (40716 28304)
Overflow: 535 = 1 (0.00% H) + 534 (2.14% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (15.8%H 21.8%V) = (4.876e+05um 8.518e+05um) = (40633 28379)
Overflow: 484 = 1 (0.00% H) + 483 (1.94% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (15.8%H 21.9%V) = (4.885e+05um 8.540e+05um) = (40708 28454)
Overflow: 380 = 0 (0.00% H) + 380 (1.53% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (15.8%H 21.9%V) = (4.886e+05um 8.564e+05um) = (40718 28533)
Overflow: 293 = 0 (0.00% H) + 293 (1.17% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.2s real=1.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (15.9%H 22.0%V) = (4.913e+05um 8.601e+05um) = (40939 28656)
Overflow: 153 = 0 (0.00% H) + 153 (0.61% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	126	 0.51%
--------------------------------------
  0:	2	 0.01%	1866	 7.48%
  1:	18	 0.07%	1870	 7.50%
  2:	86	 0.34%	2219	 8.90%
  3:	246	 0.98%	2975	11.93%
  4:	667	 2.67%	3664	14.70%
  5:	1373	 5.50%	11618	46.60%
  6:	2167	 8.67%	0	 0.00%
  7:	3027	12.12%	0	 0.00%
  8:	3520	14.09%	0	 0.00%
  9:	3515	14.07%	11	 0.04%
 10:	8449	33.82%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.4 378.0M) ***


Total length: 8.173e+05um, number of vias: 29519
M1(H) length: 0.000e+00um, number of vias: 15752
M2(V) length: 4.342e+05um, number of vias: 13767
M3(H) length: 3.831e+05um
*** Completed Phase 2 route (0:00:00.4 378.0M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:00.9 mem=378.0M) ***

Extraction called for design 'BENC' of instances=39337 and nets=5315 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 377.953M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 73.119  | 73.119  | 80.396  |   N/A   |   N/A   | 81.387  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.705%
Routing Overflow: 0.00% H and 0.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.31 sec
Total Real time: 4.0 sec
Total Memory Usage: 377.953125 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'BENC' of instances=39337 and nets=5315 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 377.953M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=378.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:04:35, mem=378.0M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 378.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -39.850 ns 
 TNS         : -40.787 ns 
 Viol paths  : 6 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.6, REAL=0:00:02.0, totSessionCpu=0:04:37, mem=378.0M)
Setting analysis mode to setup ...
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   73.119 ns     73.119 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 73.119 ns 
 reg2reg WS  : 73.119 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 73.119 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:03.9, REAL=0:00:04.0, totSessionCpu=0:04:39, mem=378.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 73.119  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -39.850 |
|           TNS (ns):| -40.814 |
|    Violating Paths:|    7    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.705%
------------------------------------------------------------
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:04.2, REAL=0:00:04.0, totSessionCpu=0:04:39, mem=378.0M)
Density before buffering = 0.587 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/n24
Iter 0: Hold WNS: -39.850 Hold TNS: -40.787 #Viol Endpoints: 6 CPU: 0:00:56.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 43 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 1: Hold WNS: -39.560 Hold TNS: -39.618 #Viol Endpoints: 2 CPU: 0:00:57.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 2: Hold WNS: -38.993 Hold TNS: -38.993 #Viol Endpoints: 1 CPU: 0:00:57.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 20 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 3: Hold WNS: -38.456 Hold TNS: -38.456 #Viol Endpoints: 1 CPU: 0:00:57.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 22 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 4: Hold WNS: -37.932 Hold TNS: -37.932 #Viol Endpoints: 1 CPU: 0:00:57.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 24 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 5: Hold WNS: -37.423 Hold TNS: -37.423 #Viol Endpoints: 1 CPU: 0:00:57.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 26 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 6: Hold WNS: -36.937 Hold TNS: -36.937 #Viol Endpoints: 1 CPU: 0:00:57.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 7: Hold WNS: -36.386 Hold TNS: -36.386 #Viol Endpoints: 1 CPU: 0:00:57.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 30 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 8: Hold WNS: -35.953 Hold TNS: -35.953 #Viol Endpoints: 1 CPU: 0:00:57.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 32 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 9: Hold WNS: -35.517 Hold TNS: -35.517 #Viol Endpoints: 1 CPU: 0:00:57.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 34 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 10: Hold WNS: -35.078 Hold TNS: -35.078 #Viol Endpoints: 1 CPU: 0:00:57.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 36 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 11: Hold WNS: -34.634 Hold TNS: -34.634 #Viol Endpoints: 1 CPU: 0:00:57.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 38 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 12: Hold WNS: -34.156 Hold TNS: -34.156 #Viol Endpoints: 1 CPU: 0:00:57.6
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 40 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 13: Hold WNS: -33.776 Hold TNS: -33.776 #Viol Endpoints: 1 CPU: 0:00:57.6
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 42 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 14: Hold WNS: -33.322 Hold TNS: -33.322 #Viol Endpoints: 1 CPU: 0:00:57.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 44 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 15: Hold WNS: -32.886 Hold TNS: -32.886 #Viol Endpoints: 1 CPU: 0:00:57.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 46 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 16: Hold WNS: -32.395 Hold TNS: -32.395 #Viol Endpoints: 1 CPU: 0:00:57.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 48 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 17: Hold WNS: -31.940 Hold TNS: -31.940 #Viol Endpoints: 1 CPU: 0:00:57.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 50 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 18: Hold WNS: -31.524 Hold TNS: -31.524 #Viol Endpoints: 1 CPU: 0:00:57.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 52 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 19: Hold WNS: -31.084 Hold TNS: -31.084 #Viol Endpoints: 1 CPU: 0:00:57.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 54 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 20: Hold WNS: -30.661 Hold TNS: -30.661 #Viol Endpoints: 1 CPU: 0:00:57.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 21: Hold WNS: -30.266 Hold TNS: -30.266 #Viol Endpoints: 1 CPU: 0:00:57.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 58 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 22: Hold WNS: -29.866 Hold TNS: -29.866 #Viol Endpoints: 1 CPU: 0:00:58.0
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 60 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 23: Hold WNS: -29.455 Hold TNS: -29.455 #Viol Endpoints: 1 CPU: 0:00:58.0
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 62 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 24: Hold WNS: -29.033 Hold TNS: -29.033 #Viol Endpoints: 1 CPU: 0:00:58.0
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 25: Hold WNS: -28.610 Hold TNS: -28.610 #Viol Endpoints: 1 CPU: 0:00:58.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 66 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 26: Hold WNS: -28.163 Hold TNS: -28.163 #Viol Endpoints: 1 CPU: 0:00:58.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 68 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 27: Hold WNS: -27.692 Hold TNS: -27.692 #Viol Endpoints: 1 CPU: 0:00:58.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 70 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 28: Hold WNS: -27.261 Hold TNS: -27.261 #Viol Endpoints: 1 CPU: 0:00:58.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 72 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 29: Hold WNS: -26.763 Hold TNS: -26.763 #Viol Endpoints: 1 CPU: 0:00:58.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 74 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 30: Hold WNS: -26.285 Hold TNS: -26.285 #Viol Endpoints: 1 CPU: 0:00:58.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 76 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 31: Hold WNS: -25.815 Hold TNS: -25.815 #Viol Endpoints: 1 CPU: 0:00:58.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 78 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 32: Hold WNS: -25.645 Hold TNS: -25.645 #Viol Endpoints: 1 CPU: 0:00:58.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 80 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 33: Hold WNS: -25.230 Hold TNS: -25.230 #Viol Endpoints: 1 CPU: 0:00:58.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 82 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 34: Hold WNS: -24.792 Hold TNS: -24.792 #Viol Endpoints: 1 CPU: 0:00:58.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 84 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 35: Hold WNS: -24.215 Hold TNS: -24.215 #Viol Endpoints: 1 CPU: 0:00:58.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 86 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 36: Hold WNS: -23.773 Hold TNS: -23.773 #Viol Endpoints: 1 CPU: 0:00:58.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 88 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 37: Hold WNS: -23.326 Hold TNS: -23.326 #Viol Endpoints: 1 CPU: 0:00:58.6
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 90 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 38: Hold WNS: -22.880 Hold TNS: -22.880 #Viol Endpoints: 1 CPU: 0:00:58.6
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 92 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 39: Hold WNS: -22.415 Hold TNS: -22.415 #Viol Endpoints: 1 CPU: 0:00:58.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 94 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 40: Hold WNS: -21.965 Hold TNS: -21.965 #Viol Endpoints: 1 CPU: 0:00:58.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 96 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 41: Hold WNS: -21.493 Hold TNS: -21.493 #Viol Endpoints: 1 CPU: 0:00:58.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 42: Hold WNS: -21.012 Hold TNS: -21.012 #Viol Endpoints: 1 CPU: 0:00:58.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 100 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 43: Hold WNS: -20.528 Hold TNS: -20.528 #Viol Endpoints: 1 CPU: 0:00:58.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 102 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 44: Hold WNS: -20.041 Hold TNS: -20.041 #Viol Endpoints: 1 CPU: 0:00:58.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 104 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 45: Hold WNS: -19.514 Hold TNS: -19.514 #Viol Endpoints: 1 CPU: 0:00:58.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 106 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 46: Hold WNS: -19.044 Hold TNS: -19.044 #Viol Endpoints: 1 CPU: 0:00:58.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 108 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 47: Hold WNS: -18.560 Hold TNS: -18.560 #Viol Endpoints: 1 CPU: 0:00:59.0
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 110 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 48: Hold WNS: -18.135 Hold TNS: -18.135 #Viol Endpoints: 1 CPU: 0:00:59.0
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 112 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 49: Hold WNS: -17.716 Hold TNS: -17.716 #Viol Endpoints: 1 CPU: 0:00:59.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 114 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 50: Hold WNS: -17.285 Hold TNS: -17.285 #Viol Endpoints: 1 CPU: 0:00:59.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 116 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 51: Hold WNS: -16.853 Hold TNS: -16.853 #Viol Endpoints: 1 CPU: 0:00:59.1
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 118 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 52: Hold WNS: -16.417 Hold TNS: -16.417 #Viol Endpoints: 1 CPU: 0:00:59.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 120 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 53: Hold WNS: -15.977 Hold TNS: -15.977 #Viol Endpoints: 1 CPU: 0:00:59.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 122 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 54: Hold WNS: -15.532 Hold TNS: -15.532 #Viol Endpoints: 1 CPU: 0:00:59.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 124 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 55: Hold WNS: -15.080 Hold TNS: -15.080 #Viol Endpoints: 1 CPU: 0:00:59.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 126 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 56: Hold WNS: -14.620 Hold TNS: -14.620 #Viol Endpoints: 1 CPU: 0:00:59.3
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 128 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 57: Hold WNS: -14.436 Hold TNS: -14.436 #Viol Endpoints: 1 CPU: 0:00:59.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 130 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 58: Hold WNS: -13.980 Hold TNS: -13.980 #Viol Endpoints: 1 CPU: 0:00:59.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 132 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 59: Hold WNS: -13.432 Hold TNS: -13.432 #Viol Endpoints: 1 CPU: 0:00:59.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 134 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 60: Hold WNS: -12.842 Hold TNS: -12.842 #Viol Endpoints: 1 CPU: 0:00:59.5
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 136 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 61: Hold WNS: -12.342 Hold TNS: -12.342 #Viol Endpoints: 1 CPU: 0:00:59.6
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 138 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 62: Hold WNS: -11.808 Hold TNS: -11.808 #Viol Endpoints: 1 CPU: 0:00:59.6
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 140 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 63: Hold WNS: -11.393 Hold TNS: -11.393 #Viol Endpoints: 1 CPU: 0:00:59.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 142 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 64: Hold WNS: -10.972 Hold TNS: -10.972 #Viol Endpoints: 1 CPU: 0:00:59.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 144 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 65: Hold WNS: -10.522 Hold TNS: -10.522 #Viol Endpoints: 1 CPU: 0:00:59.7
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 146 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 66: Hold WNS: -10.120 Hold TNS: -10.120 #Viol Endpoints: 1 CPU: 0:00:59.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 148 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 67: Hold WNS: -9.604 Hold TNS: -9.604 #Viol Endpoints: 1 CPU: 0:00:59.8
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 150 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 68: Hold WNS: -9.084 Hold TNS: -9.084 #Viol Endpoints: 1 CPU: 0:00:59.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 152 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 69: Hold WNS: -8.666 Hold TNS: -8.666 #Viol Endpoints: 1 CPU: 0:00:59.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 154 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 70: Hold WNS: -8.163 Hold TNS: -8.163 #Viol Endpoints: 1 CPU: 0:01:00.0
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 156 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 71: Hold WNS: -7.665 Hold TNS: -7.665 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 158 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 72: Hold WNS: -7.144 Hold TNS: -7.144 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 160 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 73: Hold WNS: -6.701 Hold TNS: -6.701 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 162 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 74: Hold WNS: -6.246 Hold TNS: -6.246 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 164 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 75: Hold WNS: -5.783 Hold TNS: -5.783 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 166 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 76: Hold WNS: -5.366 Hold TNS: -5.366 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 168 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 77: Hold WNS: -4.930 Hold TNS: -4.930 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 170 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 78: Hold WNS: -4.783 Hold TNS: -4.783 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 172 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 79: Hold WNS: -4.483 Hold TNS: -4.483 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 174 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 80: Hold WNS: -4.332 Hold TNS: -4.332 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 176 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 81: Hold WNS: -4.027 Hold TNS: -4.027 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 178 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 82: Hold WNS: -3.639 Hold TNS: -3.639 #Viol Endpoints: 1 CPU: 0:01:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 180 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 83: Hold WNS: -2.898 Hold TNS: -2.898 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 182 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 84: Hold WNS: -2.519 Hold TNS: -2.519 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 184 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 85: Hold WNS: -2.115 Hold TNS: -2.115 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 186 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 86: Hold WNS: -1.774 Hold TNS: -1.774 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 188 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 87: Hold WNS: -1.475 Hold TNS: -1.475 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 190 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 88: Hold WNS: -1.333 Hold TNS: -1.333 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 89: Hold WNS: -1.058 Hold TNS: -1.058 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 194 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 90: Hold WNS: -0.901 Hold TNS: -0.901 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 196 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 91: Hold WNS: -0.623 Hold TNS: -0.623 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 198 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 92: Hold WNS: -0.265 Hold TNS: -0.265 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 196 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 93: Hold WNS: -0.132 Hold TNS: -0.132 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC389_n24/A net U_0/U_4/n24
Iter 94: Hold WNS: -0.039 Hold TNS: -0.039 #Viol Endpoints: 1 CPU: 0:01:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 194 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.048 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 32.608 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_4/U9/B 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.048 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 32.608 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_4/U9/B 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.048 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 32.608 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_4/U9/B 
--------------------------------------------------- 
Density after buffering = 0.600 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 98 nets for commit
*info: Added a total of 98 cells to fix/reduce hold violation
*info:
*info:           75 cells of type 'CLKBUF3' used
*info:           11 cells of type 'CLKBUF2' used
*info:           12 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:09.2, REAL=0:00:09.0, totSessionCpu=0:04:44, mem=378.0M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:05.1, real=0:00:06.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:05.2   mem=378.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 7.166e+05 (3.481e+05 3.685e+05) (ext = 1.475e+04)
default core: bins with density >  0.75 =    6 % ( 6 / 100 )
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (3243300 3190500)
coreBox:    (350400 51000) (3193350 2841000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 8.252e+05um = 4.045e+05H + 4.208e+05V
Usage: (16.4%H 22.3%V) = (5.063e+05um 8.712e+05um) = (42187 29027)
Obstruct: 142 = 44 (0.2%H) + 98 (0.4%V)
Overflow: 571 = 0 (0.00% H) + 571 (2.29% V)

Phase 1b route (0:00:00.0 378.0M):
Usage: (16.3%H 22.3%V) = (5.053e+05um 8.712e+05um) = (42110 29026)
Overflow: 554 = 1 (0.00% H) + 553 (2.22% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (16.3%H 22.4%V) = (5.044e+05um 8.734e+05um) = (42029 29098)
Overflow: 505 = 1 (0.00% H) + 504 (2.02% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (16.3%H 22.4%V) = (5.053e+05um 8.758e+05um) = (42107 29179)
Overflow: 387 = 0 (0.00% H) + 387 (1.55% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (16.3%H 22.5%V) = (5.054e+05um 8.785e+05um) = (42114 29268)
Overflow: 300 = 0 (0.00% H) + 300 (1.20% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (16.4%H 22.6%V) = (5.081e+05um 8.821e+05um) = (42342 29388)
Overflow: 158 = 0 (0.00% H) + 158 (0.63% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	131	 0.53%
--------------------------------------
  0:	2	 0.01%	1881	 7.54%
  1:	18	 0.07%	1890	 7.58%
  2:	89	 0.36%	2272	 9.11%
  3:	257	 1.03%	3048	12.23%
  4:	684	 2.74%	3906	15.67%
  5:	1457	 5.83%	11210	44.96%
  6:	2243	 8.98%	0	 0.00%
  7:	3105	12.43%	0	 0.00%
  8:	3613	14.46%	0	 0.00%
  9:	3571	14.29%	11	 0.04%
 10:	8031	32.14%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%


Global route (cpu=0.3s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (16.4%H 22.6%V) = (5.081e+05um 8.821e+05um) = (42342 29388)
Overflow: 158 = 0 (0.00% H) + 158 (0.63% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	19	 0.08%
 -1:	0	 0.00%	131	 0.53%
--------------------------------------
  0:	2	 0.01%	1881	 7.54%
  1:	18	 0.07%	1890	 7.58%
  2:	89	 0.36%	2272	 9.11%
  3:	257	 1.03%	3048	12.23%
  4:	684	 2.74%	3906	15.67%
  5:	1457	 5.83%	11210	44.96%
  6:	2243	 8.98%	0	 0.00%
  7:	3105	12.43%	0	 0.00%
  8:	3613	14.46%	0	 0.00%
  9:	3571	14.29%	11	 0.04%
 10:	8031	32.14%	97	 0.39%
 13:	3	 0.01%	0	 0.00%
 14:	953	 3.81%	0	 0.00%
 15:	959	 3.84%	4	 0.02%
 19:	0	 0.00%	88	 0.35%
 20:	0	 0.00%	374	 1.50%



*** Completed Phase 1 route (0:00:00.4 378.0M) ***


Total length: 8.490e+05um, number of vias: 29927
M1(H) length: 0.000e+00um, number of vias: 15948
M2(V) length: 4.504e+05um, number of vias: 13979
M3(H) length: 3.987e+05um
*** Completed Phase 2 route (0:00:00.4 378.0M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:00.9 mem=378.0M) ***

Extraction called for design 'BENC' of instances=39435 and nets=5413 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 377.953M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 378.0M) ***
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 378.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 378.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 34.539  | 73.101  | 80.404  |   N/A   |   N/A   | 34.539  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.106  |  0.128  |  0.106  |   N/A   |   N/A   |  6.013  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.025%
Routing Overflow: 0.00% H and 0.63% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 378.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=378.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 34.539  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.025%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 378.0M **
*** Starting optimizing excluded clock nets MEM= 378.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 378.0M) ***
*** Starting optimizing excluded clock nets MEM= 378.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 378.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 378.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 34.539  | 73.101  | 80.404  |   N/A   |   N/A   | 34.539  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.025%
Routing Overflow: 0.00% H and 0.63% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 378.0M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 5806.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_2/U_2/state_reg[2]/CLK 1321.3(ps)
Min trig. edge delay at sink(R): U_2/U_2/swcnt_reg[9]/CLK 1177.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1177.7~1321.3(ps)      0~84000(ps)         
Fall Phase Delay               : 1164.5~1317.9(ps)      0~84000(ps)         
Trig. Edge Skew                : 143.6(ps)              300(ps)             
Rise Skew                      : 143.6(ps)              
Fall Skew                      : 153.4(ps)              
Max. Rise Buffer Tran.         : 421.7(ps)              400(ps)             
Max. Fall Buffer Tran.         : 422.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 411.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 412(ps)                400(ps)             
Min. Rise Buffer Tran.         : 109.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 107(ps)                0(ps)               
Min. Rise Sink Tran.           : 318.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 319.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 5806                   

Max. Local Skew                : 143.6(ps)              
  U_2/U_2/swcnt_reg[9]/CLK(R)->
  U_2/U_2/state_reg[2]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.3)


*** End reportClockTree (cpu=0:00:00.3, real=0:00:00.0, mem=378.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 44017 filler insts (cell FILL / prefix FILLER).
*INFO: Total 44017 filler insts added - prefix FILLER (CPU: 0:00:01.6).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 08:57:10 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteFollowPadPin set to true
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 592.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 32 used
Read in 83452 components
  83449 core components: 0 unplaced, 82883 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 166946 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 592.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 5 via definition ...


sroute: Total CPU time used = 0:0:3
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 377.95 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 08:57:12 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 08:57:14 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 08:57:14 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        6806      30.50%
#  Metal 2        V        6806       1.44%
#  Metal 3        H        6806       1.18%
#  ------------------------------------------
#  Total                  20418      11.04%
#
#  43 nets (0.79%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      9(0.13%)      3(0.04%)      0(0.00%)      1(0.01%)   (0.19%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      9(0.05%)      3(0.02%)      0(0.00%)      1(0.01%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total wire length = 874139 um.
#Total half perimeter of net bounding box = 710649 um.
#Total wire length on LAYER metal1 = 3237 um.
#Total wire length on LAYER metal2 = 468141 um.
#Total wire length on LAYER metal3 = 402761 um.
#Total number of vias = 22419
#Up-Via Summary (total 22419):
#           
#-----------------------
#  Metal 1        13467
#  Metal 2         8952
#-----------------------
#                 22419 
#
#Max overcon = 7 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.19%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 409.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 9
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 377.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.00 (Mb)
#Complete Detail Routing.
#Total wire length = 893490 um.
#Total half perimeter of net bounding box = 710649 um.
#Total wire length on LAYER metal1 = 80850 um.
#Total wire length on LAYER metal2 = 468612 um.
#Total wire length on LAYER metal3 = 344028 um.
#Total number of vias = 30005
#Up-Via Summary (total 30005):
#           
#-----------------------
#  Metal 1        16946
#  Metal 2        13059
#-----------------------
#                 30005 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 0.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 409.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:21
#Increased memory = 0.00 (Mb)
#Total memory = 377.00 (Mb)
#Peak memory = 409.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 08:57:33 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'BENC' of instances=83452 and nets=5413 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 378.0M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0048% (CPU Time= 0:00:00.2  MEM= 378.0M)
Extracted 20.0036% (CPU Time= 0:00:00.2  MEM= 378.0M)
Extracted 30.0054% (CPU Time= 0:00:00.3  MEM= 378.0M)
Extracted 40.0042% (CPU Time= 0:00:00.3  MEM= 378.0M)
Extracted 50.006% (CPU Time= 0:00:00.4  MEM= 378.0M)
Extracted 60.0048% (CPU Time= 0:00:00.4  MEM= 378.0M)
Extracted 70.0036% (CPU Time= 0:00:00.4  MEM= 378.0M)
Extracted 80.0054% (CPU Time= 0:00:00.5  MEM= 378.0M)
Extracted 90.0042% (CPU Time= 0:00:00.6  MEM= 378.0M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 378.0M)
Nr. Extracted Resistors     : 63810
Nr. Extracted Ground Cap.   : 68719
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 377.953M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 82883
*info: Unplaced = 0
Placement Density:100.00%(7928064/7928064)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'BENC' of instances=83452 and nets=5413 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 378.0M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0048% (CPU Time= 0:00:00.2  MEM= 378.0M)
Extracted 20.0036% (CPU Time= 0:00:00.2  MEM= 378.0M)
Extracted 30.0054% (CPU Time= 0:00:00.3  MEM= 378.0M)
Extracted 40.0042% (CPU Time= 0:00:00.3  MEM= 378.0M)
Extracted 50.006% (CPU Time= 0:00:00.4  MEM= 378.0M)
Extracted 60.0048% (CPU Time= 0:00:00.4  MEM= 378.0M)
Extracted 70.0036% (CPU Time= 0:00:00.5  MEM= 378.0M)
Extracted 80.0054% (CPU Time= 0:00:00.5  MEM= 378.0M)
Extracted 90.0042% (CPU Time= 0:00:00.6  MEM= 378.0M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 378.0M)
Nr. Extracted Resistors     : 63810
Nr. Extracted Ground Cap.   : 68719
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 377.953M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
delayCal using detail RC...
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 378.0M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4929 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 378.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 35.825  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 378.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 378.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 35.825  | 73.500  | 80.204  |   N/A   |   N/A   | 35.825  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 378.0M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 08:57:39 2011

Design Name: BENC
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3243.3000, 3190.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 08:57:40 **** Processed 5000 nets (Total 5413)
Open violation {310.350 10.650 3232.500 3030.900} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net vdd: special open, dangling Wire.
Open violation {330.150 30.450 3212.700 3011.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: special open, dangling Wire.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    5 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    26 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    31 total info(s) created.
End Summary

End Time: Tue Apr 26 08:57:40 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 31 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.2  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 378.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.3  MEM: 0.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          83452

Ports/Pins                            48
    metal layer metal2                33
    metal layer metal3                15

Nets                               33536
    metal layer metal1              7559
    metal layer metal2             18462
    metal layer metal3              7515

    Via Instances                  30005

Special Nets                         306
    metal layer metal1               286
    metal layer metal2                20

    Via Instances                    196

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  50
    metal layer metal1                 2
    metal layer metal2                33
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'TBUFX1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'HAX1' is empty.
**WARN: The GDSII cell 'FAX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 61 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.0  MEM= 378.0M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4929 times net's RC data read were performed.
<CMD> panCenter 0.056 0.057
<CMD> panCenter 0.064 0.063
<CMD> panCenter 0.072 0.069
<CMD> panCenter 0.080 0.075
<CMD> panCenter 0.088 0.081
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> fit
<CMD> selectInst U24
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance CLK__L4_I24 to match row orient.
Flip instance CLK__L4_I23 to match row orient.
Flip instance CLK__L4_I22 to match row orient.
Flip instance CLK__L4_I19 to match row orient.
Flip instance CLK__L4_I15 to match row orient.
Flip instance CLK__L4_I14 to match row orient.
Flip instance CLK__L4_I13 to match row orient.
Flip instance CLK__L4_I12 to match row orient.
Flip instance CLK__L4_I7 to match row orient.
Flip instance CLK__L4_I4 to match row orient.
Flip instance CLK__L4_I1 to match row orient.
Flip instance CLK__L3_I4 to match row orient.
Flip instance CLK__L3_I2 to match row orient.
Flip instance CLK__L3_I0 to match row orient.
Flip instance CLK__L2_I0 to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_0/U_0/state_reg[3] to match row orient.
Flip instance U_0/U_0/state_reg[2] to match row orient.
Flip instance U_0/U_1/rndCT_reg[0] to match row orient.
Flip instance U_0/U_1/rndCT_reg[1] to match row orient.
Flip instance U_0/U_1/rndCT_reg[2] to match row orient.
Flip instance U_0/U_1/rndCT_reg[3] to match row orient.
Flip instance U_0/U_1/cData2_reg[4] to match row orient.
Flip instance U_0/U_1/cData2_reg[3] to match row orient.
Flip instance U_0/U_1/cData2_reg[2] to match row orient.
Flip instance U_0/U_1/cData2_reg[1] to match row orient.
Flip instance U_0/U_1/cData2_reg[0] to match row orient.
Flip instance U_0/U_1/cData8_reg[4] to match row orient.
Flip instance U_0/U_1/cData8_reg[3] to match row orient.
Flip instance U_0/U_1/cData8_reg[1] to match row orient.
Flip instance U_0/U_1/cData8_reg[0] to match row orient.
Flip instance U_0/U_1/cData7_reg[2] to match row orient.
Flip instance U_0/U_1/cData6_reg[7] to match row orient.
Flip instance U_0/U_1/cData6_reg[5] to match row orient.
Flip instance U_0/U_1/cData6_reg[3] to match row orient.
Flip instance U_0/U_1/cData6_reg[0] to match row orient.
Flip instance U_0/U_1/cData5_reg[6] to match row orient.
Flip instance U_0/U_1/cData4_reg[4] to match row orient.
Flip instance U_0/U_1/cData4_reg[1] to match row orient.
Flip instance U_0/U_1/cData3_reg[7] to match row orient.
Flip instance U_0/U_1/cData3_reg[5] to match row orient.
Flip instance U_0/U_1/cData3_reg[3] to match row orient.
Flip instance U_0/U_1/cData3_reg[2] to match row orient.
Flip instance U_0/U_1/cData3_reg[0] to match row orient.
Flip instance U_0/U_1/cData1_reg[2] to match row orient.
Flip instance U_0/U_1/cData1_reg[0] to match row orient.
Flip instance U_0/U_1/CompData2_reg[61] to match row orient.
Flip instance U_0/U_1/CompData2_reg[60] to match row orient.
Flip instance U_0/U_1/CompData2_reg[59] to match row orient.
Flip instance U_0/U_1/CompData2_reg[58] to match row orient.
Flip instance U_0/U_1/CompData2_reg[57] to match row orient.
Flip instance U_0/U_1/CompData2_reg[56] to match row orient.
Flip instance U_0/U_1/CompData2_reg[53] to match row orient.
Flip instance U_0/U_1/CompData2_reg[51] to match row orient.
Flip instance U_0/U_1/CompData2_reg[47] to match row orient.
Flip instance U_0/U_1/CompData2_reg[46] to match row orient.
Flip instance U_0/U_1/CompData2_reg[44] to match row orient.
Flip instance U_0/U_1/CompData2_reg[43] to match row orient.
Flip instance U_0/U_1/CompData2_reg[40] to match row orient.
Flip instance U_0/U_1/CompData2_reg[39] to match row orient.
Flip instance U_0/U_1/CompData2_reg[31] to match row orient.
Flip instance U_0/U_1/CompData2_reg[27] to match row orient.
Flip instance U_0/U_1/CompData2_reg[26] to match row orient.
Flip instance U_0/U_1/CompData2_reg[23] to match row orient.
Flip instance U_0/U_1/CompData2_reg[22] to match row orient.
Flip instance U_0/U_1/CompData2_reg[20] to match row orient.
Flip instance U_0/U_1/CompData2_reg[19] to match row orient.
Flip instance U_0/U_1/CompData2_reg[14] to match row orient.
Flip instance U_0/U_1/CompData2_reg[12] to match row orient.
Flip instance U_0/U_1/CompData2_reg[10] to match row orient.
Flip instance U_0/U_1/CompData2_reg[9] to match row orient.
Flip instance U_0/U_1/CompData2_reg[8] to match row orient.
Flip instance U_0/U_1/CompData2_reg[3] to match row orient.
Flip instance U_0/U_1/CompData2_reg[2] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[15] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[15] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[29] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[29] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[9] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[9] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[28] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[28] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[17] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[25] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[25] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[31] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[1] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[27] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[19] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[26] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[26] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[7] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[21] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[8] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[8] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[5] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[22] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[22] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[12] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[12] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[10] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[10] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[1] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[11] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[15] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[17] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[23] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[25] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[16] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[18] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[20] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[26] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[15] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[8] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[10] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[12] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[14] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[24] to match row orient.
Flip instance U_0/U_4/U9 to match row orient.
Flip instance U_0/U_4/U10 to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/raddr_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance U_1/U_8/ctr1_reg[1] to match row orient.
Flip instance U_2/U_4/bluewait_reg[0] to match row orient.
Flip instance U_2/U_4/state_reg[2] to match row orient.
Flip instance U_2/U_4/state_reg[1] to match row orient.
Flip instance U_2/U_4/bluewait_reg[1] to match row orient.
Flip instance U_2/U_4/bluewait_reg[5] to match row orient.
Flip instance U_2/U_4/cnt4_reg[1] to match row orient.
Flip instance U_2/U_2/swcnt_reg[0] to match row orient.
Flip instance U_2/U_2/swcnt_reg[7] to match row orient.
Flip instance U_2/U_2/swcnt_reg[8] to match row orient.
Flip instance U_2/U_2/cnt32_reg[0] to match row orient.
Flip instance U_2/U_2/cnt8_reg[3] to match row orient.
Flip instance U_2/U_2/cnt8_reg[0] to match row orient.
Flip instance U_2/U_2/cnt8_reg[2] to match row orient.
Flip instance U_2/U_2/cnt32_reg[3] to match row orient.
Flip instance U_2/U_2/READ_EN_reg to match row orient.
Flip instance U_2/U_1/waitcnt_reg[1] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[2] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[5] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[10] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[12] to match row orient.
Flip instance U_2/U_1/ENCODE_EN_reg to match row orient.
Flip instance U_2/U_6/bluewait_reg[12] to match row orient.
Flip instance U_2/U_6/bluewait_reg[3] to match row orient.
Flip instance U_2/U_6/bluewait_reg[0] to match row orient.
Flip instance U_2/U_6/bluewait_reg[1] to match row orient.
Flip instance U_2/U_6/bluewait_reg[8] to match row orient.
Flip instance U_2/U_6/bluewait_reg[10] to match row orient.
Flip instance U_2/U_6/bluewait_reg[11] to match row orient.
Flip instance U_2/U_6/txbuff_reg[2] to match row orient.
Flip instance U_2/U_6/txbuff_reg[4] to match row orient.
Flip instance U_2/U_6/txbuff_reg[6] to match row orient.
Flip instance U_2/U_6/txbuff_reg[7] to match row orient.
Flip instance U_2/U_6/cnt8_reg[0] to match row orient.
Flip instance U_2/U_6/stop_reg to match row orient.
Flip instance U_4/icnt8_reg[0] to match row orient.
Flip instance U_4/state_reg[1] to match row orient.
Flip instance U_4/state_reg[0] to match row orient.
Flip instance U_4/cnt8_reg[1] to match row orient.
Flip instance U_4/icnt8_reg[1] to match row orient.
Flip instance U_4/WADDR_reg[1] to match row orient.
Flip instance U_4/WADDR_reg[3] to match row orient.
Flip instance U_4/WADDR_reg[6] to match row orient.
Flip instance U_4/WADDR_reg[7] to match row orient.
Flip instance U_4/PRADDR_reg[1] to match row orient.
Flip instance U_4/PRADDR_reg[2] to match row orient.
Flip instance U_4/PRADDR_reg[5] to match row orient.
Flip instance U_4/PRADDR_reg[9] to match row orient.
Flip instance U_4/PRADDR_reg[10] to match row orient.
Flip instance U_4/PRADDR_reg[11] to match row orient.
Flip instance U_4/RADDR_reg[11] to match row orient.
Flip instance U_4/RADDR_reg[1] to match row orient.
Flip instance U_4/RADDR_reg[2] to match row orient.
Flip instance U_4/RADDR_reg[3] to match row orient.
Flip instance U_4/RADDR_reg[4] to match row orient.
Flip instance U_4/RADDR_reg[5] to match row orient.
Flip instance U_4/RADDR_reg[9] to match row orient.
Flip instance CLK__L4_I25 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 378.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 213 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=378.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=378.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=378.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=83236 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4716 #term=15552 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 83236 single + 0 double + 0 multi
Total standard cell length = 259.9008 (mm), area = 7.7970 (mm^2)
Average module density = 0.618.
Density for the design = 0.618.
       = stdcell_area 108292 (7797024 um^2) / alloc_area 175312 (12622453 um^2).
Pin Density = 0.144.
            = total # of pins 15552 / total Instance area 108292.
Identified 78573 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 8.693e+05 (5.04e+05 3.65e+05)
              Est.  stn bbox = 8.693e+05 (5.04e+05 3.65e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 378.0M
Iteration  2: Total net bbox = 8.693e+05 (5.04e+05 3.65e+05)
              Est.  stn bbox = 8.693e+05 (5.04e+05 3.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 378.0M
Iteration  3: Total net bbox = 8.693e+05 (5.04e+05 3.65e+05)
              Est.  stn bbox = 8.693e+05 (5.04e+05 3.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 378.0M
Iteration  4: Total net bbox = 8.693e+05 (5.04e+05 3.65e+05)
              Est.  stn bbox = 8.693e+05 (5.04e+05 3.65e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 378.0M
Iteration  5: Total net bbox = 6.068e+05 (3.29e+05 2.78e+05)
              Est.  stn bbox = 6.068e+05 (3.29e+05 2.78e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 378.0M
Iteration  6: Total net bbox = 6.125e+05 (3.35e+05 2.77e+05)
              Est.  stn bbox = 6.125e+05 (3.35e+05 2.77e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 378.0M
Iteration  7: Total net bbox = 6.584e+05 (3.61e+05 2.98e+05)
              Est.  stn bbox = 7.931e+05 (4.36e+05 3.57e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 378.0M
Iteration  8: Total net bbox = 6.584e+05 (3.61e+05 2.98e+05)
              Est.  stn bbox = 7.931e+05 (4.36e+05 3.57e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 378.0M
Iteration  9: Total net bbox = 7.521e+05 (4.02e+05 3.50e+05)
              Est.  stn bbox = 9.031e+05 (4.83e+05 4.20e+05)
              cpu = 0:00:04.1 real = 0:00:05.0 mem = 378.0M
Iteration 10: Total net bbox = 7.521e+05 (4.02e+05 3.50e+05)
              Est.  stn bbox = 9.031e+05 (4.83e+05 4.20e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 378.0M
Iteration 11: Total net bbox = 7.902e+05 (4.19e+05 3.71e+05)
              Est.  stn bbox = 9.479e+05 (5.04e+05 4.44e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 378.0M
Iteration 12: Total net bbox = 7.902e+05 (4.19e+05 3.71e+05)
              Est.  stn bbox = 9.479e+05 (5.04e+05 4.44e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 378.0M
Iteration 13: Total net bbox = 8.450e+05 (4.44e+05 4.01e+05)
              Est.  stn bbox = 1.004e+06 (5.29e+05 4.75e+05)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 378.0M
Iteration 14: Total net bbox = 8.493e+05 (4.39e+05 4.10e+05)
              Est.  stn bbox = 1.009e+06 (5.25e+05 4.84e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 378.0M
*** cost = 8.493e+05 (4.39e+05 4.10e+05) (cpu for global=0:00:26.8) real=0:00:26.0***
Core Placement runtime cpu: 0:00:18.1 real: 0:00:17.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:01:05, real=0:01:04)
move report: preRPlace moves 19371 insts, mean move: 9.98 um, max move: 68.40 um
	max move on inst (FILLER_15147): (1828.80, 3291.00) --> (1867.20, 3321.00)
Placement tweakage begins.
wire length = 8.514e+05 = 4.387e+05 H + 4.127e+05 V
wire length = 7.986e+05 = 3.870e+05 H + 4.116e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 10429 insts, mean move: 15.20 um, max move: 80.40 um
	max move on inst (U_1/U_11/MAPPING/UFIFORAM/U195): (1401.60, 2661.00) --> (1452.00, 2691.00)
move report: rPlace moves 25986 insts, mean move: 12.70 um, max move: 80.40 um
	max move on inst (U_1/U_11/MAPPING/UFIFORAM/U195): (1401.60, 2661.00) --> (1452.00, 2691.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        80.40 um
  inst (U_1/U_11/MAPPING/UFIFORAM/U195) with max move: (1401.6, 2661) -> (1452, 2691)
  mean    (X+Y) =        15.07 um
Total instances flipped for WireLenOpt: 65
Total instances flipped, including legalization: 678
Total instances moved : 3020
*** cpu=0:01:43   mem=378.0M  mem(used)=0.0M***
Total net length = 7.972e+05 (3.870e+05 4.102e+05) (ext = 1.855e+04)
*** End of Placement (cpu=0:02:12, real=0:02:12, mem=378.0M) ***
default core: bins with density >  0.75 =  7.1 % ( 12 / 169 )
*** Free Virtual Timing Model ...(mem=378.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 9.788e+05um = 4.817e+05H + 4.971e+05V
Usage: (11.9%H 14.8%V) = (5.924e+05um 9.394e+05um) = (49291 31300)
Obstruct: 144 = 44 (0.1%H) + 100 (0.2%V)
Overflow: 479 = 0 (0.00% H) + 479 (1.19% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 378.0M):
Usage: (11.9%H 14.8%V) = (5.909e+05um 9.355e+05um) = (49169 31168)
Overflow: 448 = 0 (0.00% H) + 448 (1.11% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (11.8%H 14.8%V) = (5.896e+05um 9.379e+05um) = (49054 31250)
Overflow: 411 = 0 (0.00% H) + 411 (1.02% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (11.9%H 14.8%V) = (5.901e+05um 9.397e+05um) = (49097 31308)
Overflow: 337 = 0 (0.00% H) + 337 (0.83% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.901e+05um 9.429e+05um) = (49103 31417)
Overflow: 238 = 0 (0.00% H) + 238 (0.59% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.920e+05um 9.461e+05um) = (49260 31521)
Overflow: 142 = 0 (0.00% H) + 142 (0.35% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.04%
 -1:	0	 0.00%	119	 0.29%
--------------------------------------
  0:	1	 0.00%	1533	 3.80%
  1:	17	 0.04%	1858	 4.60%
  2:	54	 0.13%	2372	 5.87%
  3:	239	 0.59%	3915	 9.70%
  4:	709	 1.75%	5849	14.49%
  5:	1460	 3.61%	23847	59.06%
  6:	2439	 6.03%	128	 0.32%
  7:	3606	 8.92%	0	 0.00%
  8:	4988	12.34%	0	 0.00%
  9:	5909	14.61%	0	 0.00%
 10:	18570	45.93%	136	 0.34%
 13:	4	 0.01%	0	 0.00%
 14:	1216	 3.01%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.3s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 14.9%V) = (5.920e+05um 9.461e+05um) = (49260 31521)
Overflow: 142 = 0 (0.00% H) + 142 (0.35% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.04%
 -1:	0	 0.00%	119	 0.29%
--------------------------------------
  0:	1	 0.00%	1533	 3.80%
  1:	17	 0.04%	1858	 4.60%
  2:	54	 0.13%	2372	 5.87%
  3:	239	 0.59%	3915	 9.70%
  4:	709	 1.75%	5849	14.49%
  5:	1460	 3.61%	23847	59.06%
  6:	2439	 6.03%	128	 0.32%
  7:	3606	 8.92%	0	 0.00%
  8:	4988	12.34%	0	 0.00%
  9:	5909	14.61%	0	 0.00%
 10:	18570	45.93%	136	 0.34%
 13:	4	 0.01%	0	 0.00%
 14:	1216	 3.01%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.5 378.0M) ***


Total length: 9.983e+05um, number of vias: 29040
M1(H) length: 0.000e+00um, number of vias: 15522
M2(V) length: 5.220e+05um, number of vias: 13518
M3(H) length: 4.763e+05um
*** Completed Phase 2 route (0:00:00.5 378.0M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=378.0M) ***

Extraction called for design 'BENC' of instances=83239 and nets=5200 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 377.953M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 378.0M) ***
*info: Start fixing DRV (Mem = 377.95M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (378.0M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=378.0M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.590353
Start fixing design rules ... (0:00:00.6 378.0M)
Done fixing design rule (0:00:03.2 378.0M)

Summary:
183 buffers added on 164 nets (with 9 drivers resized)

Density after buffering = 0.593526
*** Completed dpFixDRCViolation (0:00:03.8 378.0M)

Re-routed 353 nets
Extraction called for design 'BENC' of instances=83422 and nets=5383 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 377.953M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 378.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    103
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:05, Mem = 377.95M).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 378.0M **
*** Starting optFanout (378.0M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 477 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=378.0M) ***
Start fixing timing ... (0:00:00.6 378.0M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.8 378.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.593526
*** Completed optFanout (0:00:01.4 378.0M)

**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 378.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 59.353% **

*** starting 1-st reclaim pass: 3892 instances 
*** starting 2-nd reclaim pass: 3859 instances 
*** starting 3-rd reclaim pass: 105 instances 


** Area Reclaim Summary: Buffer Deletion = 29 Declone = 4 Downsize = 10 **
** Density Change = 0.058% **
** Density after area reclaim = 59.294% **
*** Finished Area Reclaim (0:00:02.3) ***
density before resizing = 59.294%
* summary of transition time violation fixes:
*summary:      8 instances changed cell type
density after resizing = 59.299%
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 9.896e+05um = 4.904e+05H + 4.992e+05V
Usage: (12.1%H 15.0%V) = (6.014e+05um 9.497e+05um) = (50041 31642)
Obstruct: 144 = 44 (0.1%H) + 100 (0.2%V)
Overflow: 484 = 0 (0.00% H) + 484 (1.20% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.1 378.0M):
Usage: (12.0%H 14.9%V) = (6.000e+05um 9.455e+05um) = (49922 31503)
Overflow: 456 = 0 (0.00% H) + 456 (1.13% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (12.0%H 15.0%V) = (5.988e+05um 9.481e+05um) = (49827 31590)
Overflow: 425 = 0 (0.00% H) + 425 (1.05% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (12.0%H 15.0%V) = (5.994e+05um 9.499e+05um) = (49877 31649)
Overflow: 343 = 0 (0.00% H) + 343 (0.85% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (12.0%H 15.0%V) = (5.997e+05um 9.527e+05um) = (49900 31743)
Overflow: 241 = 0 (0.00% H) + 241 (0.60% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (12.1%H 15.1%V) = (6.011e+05um 9.561e+05um) = (50014 31856)
Overflow: 147 = 0 (0.00% H) + 147 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.04%
 -1:	0	 0.00%	124	 0.31%
--------------------------------------
  0:	0	 0.00%	1582	 3.92%
  1:	20	 0.05%	1856	 4.60%
  2:	70	 0.17%	2399	 5.94%
  3:	234	 0.58%	3884	 9.62%
  4:	736	 1.82%	5867	14.53%
  5:	1437	 3.55%	23781	58.89%
  6:	2466	 6.10%	128	 0.32%
  7:	3706	 9.17%	0	 0.00%
  8:	5085	12.58%	0	 0.00%
  9:	5904	14.60%	0	 0.00%
 10:	18334	45.34%	136	 0.34%
 13:	4	 0.01%	0	 0.00%
 14:	1216	 3.01%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.2s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (12.1%H 15.1%V) = (6.011e+05um 9.561e+05um) = (50014 31856)
Overflow: 147 = 0 (0.00% H) + 147 (0.36% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	16	 0.04%
 -1:	0	 0.00%	124	 0.31%
--------------------------------------
  0:	0	 0.00%	1582	 3.92%
  1:	20	 0.05%	1856	 4.60%
  2:	70	 0.17%	2399	 5.94%
  3:	234	 0.58%	3884	 9.62%
  4:	736	 1.82%	5867	14.53%
  5:	1437	 3.55%	23781	58.89%
  6:	2466	 6.10%	128	 0.32%
  7:	3706	 9.17%	0	 0.00%
  8:	5085	12.58%	0	 0.00%
  9:	5904	14.60%	0	 0.00%
 10:	18334	45.34%	136	 0.34%
 13:	4	 0.01%	0	 0.00%
 14:	1216	 3.01%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.4 378.0M) ***


Total length: 1.010e+06um, number of vias: 29392
M1(H) length: 0.000e+00um, number of vias: 15785
M2(V) length: 5.252e+05um, number of vias: 13607
M3(H) length: 4.844e+05um
*** Completed Phase 2 route (0:00:00.5 378.0M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=378.0M) ***

Extraction called for design 'BENC' of instances=83389 and nets=5350 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 377.953M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 378.0M) ***
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 378.0M **
*** Timing Is met
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 378.0M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=378.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=378.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=378.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=83386 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4866 #term=15852 #term/net=3.26, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 83386 single + 0 double + 0 multi
Total standard cell length = 261.0624 (mm), area = 7.8319 (mm^2)
Average module density = 0.620.
Density for the design = 0.620.
       = stdcell_area 108776 (7831872 um^2) / alloc_area 175312 (12622453 um^2).
Pin Density = 0.146.
            = total # of pins 15852 / total Instance area 108776.
Identified 78573 spare or floating instances, with no clusters.
Iteration 14: Total net bbox = 8.501e+05 (4.24e+05 4.26e+05)
              Est.  stn bbox = 1.013e+06 (5.11e+05 5.02e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 378.0M
Iteration 15: Total net bbox = 8.056e+05 (4.27e+05 3.79e+05)
              Est.  stn bbox = 9.613e+05 (5.09e+05 4.52e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 378.0M
Iteration 16: Total net bbox = 8.056e+05 (4.27e+05 3.79e+05)
              Est.  stn bbox = 9.613e+05 (5.09e+05 4.52e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 378.0M
Iteration 17: Total net bbox = 8.580e+05 (4.53e+05 4.05e+05)
              Est.  stn bbox = 1.014e+06 (5.36e+05 4.78e+05)
              cpu = 0:00:08.4 real = 0:00:08.0 mem = 378.0M
Iteration 18: Total net bbox = 8.578e+05 (4.48e+05 4.10e+05)
              Est.  stn bbox = 1.014e+06 (5.30e+05 4.84e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 378.0M
*** cost = 8.578e+05 (4.48e+05 4.10e+05) (cpu for global=0:00:17.2) real=0:00:17.0***
Core Placement runtime cpu: 0:00:11.0 real: 0:00:11.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:19.0, real=0:00:19.0)
move report: preRPlace moves 11907 insts, mean move: 6.24 um, max move: 54.00 um
	max move on inst (FILLER_40407): (1548.00, 3261.00) --> (1524.00, 3231.00)
Placement tweakage begins.
wire length = 8.597e+05 = 4.467e+05 H + 4.130e+05 V
wire length = 8.080e+05 = 3.960e+05 H + 4.120e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 9990 insts, mean move: 15.62 um, max move: 76.80 um
	max move on inst (U_0/U_2/U473): (1915.20, 801.00) --> (1992.00, 801.00)
move report: rPlace moves 18389 insts, mean move: 11.41 um, max move: 99.60 um
	max move on inst (FILLER_50028): (1737.60, 3231.00) --> (1807.20, 3201.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        76.80 um
  inst (U_0/U_2/U473) with max move: (1915.2, 801) -> (1992, 801)
  mean    (X+Y) =        14.95 um
Total instances flipped for WireLenOpt: 60
Total instances flipped, including legalization: 800
Total instances moved : 3006
*** cpu=0:00:58.1   mem=378.0M  mem(used)=0.0M***
Total net length = 8.071e+05 (3.960e+05 4.111e+05) (ext = 1.784e+04)
*** End of Placement (cpu=0:01:19, real=0:01:19, mem=378.0M) ***
default core: bins with density >  0.75 = 6.51 % ( 11 / 169 )
*** Free Virtual Timing Model ...(mem=378.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 3:50, real = 0: 3:49, mem = 378.0M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 83386
*info: Unplaced = 0
Placement Density:59.30%(7831872/13207392)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 09:07:47 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteConnectBlockPin set to false
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 592.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 31 used
Read in 83389 components
  83386 core components: 0 unplaced, 82820 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 166820 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 244
  Number of Followpin connections: 122
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 592.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 09:07:50 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 09:07:50 2011

sroute post-processing starts at Tue Apr 26 09:07:50 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 09:07:50 2011


sroute: Total CPU time used = 0:0:3
sroute: Total Real time used = 0:0:4
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 377.95 megs
<CMD> trialRoute
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.0 378.0M):
Est net length = 9.697e+05um = 4.805e+05H + 4.893e+05V
Usage: (11.9%H 14.9%V) = (5.928e+05um 9.410e+05um) = (49317 31352)
Obstruct: 136 = 44 (0.1%H) + 92 (0.2%V)
Overflow: 502 = 0 (0.00% H) + 502 (1.24% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.1 378.0M):
Usage: (11.9%H 14.8%V) = (5.915e+05um 9.367e+05um) = (49212 31211)
Overflow: 463 = 0 (0.00% H) + 463 (1.15% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (11.8%H 14.8%V) = (5.901e+05um 9.392e+05um) = (49095 31293)
Overflow: 400 = 0 (0.00% H) + 400 (0.99% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.908e+05um 9.413e+05um) = (49155 31362)
Overflow: 297 = 0 (0.00% H) + 297 (0.73% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.915e+05um 9.434e+05um) = (49213 31432)
Overflow: 218 = 0 (0.00% H) + 218 (0.54% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.2s real=1.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.4 378.0M) ***


Total length: 9.906e+05um, number of vias: 29585
M1(H) length: 0.000e+00um, number of vias: 15822
M2(V) length: 5.156e+05um, number of vias: 13763
M3(H) length: 4.749e+05um
*** Completed Phase 2 route (0:00:00.5 378.0M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=378.0M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 9.697e+05um = 4.805e+05H + 4.893e+05V
Usage: (11.9%H 14.9%V) = (5.928e+05um 9.410e+05um) = (49317 31352)
Obstruct: 136 = 44 (0.1%H) + 92 (0.2%V)
Overflow: 502 = 0 (0.00% H) + 502 (1.24% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.1 378.0M):
Usage: (11.9%H 14.8%V) = (5.915e+05um 9.367e+05um) = (49212 31211)
Overflow: 463 = 0 (0.00% H) + 463 (1.15% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (11.8%H 14.8%V) = (5.901e+05um 9.392e+05um) = (49095 31293)
Overflow: 400 = 0 (0.00% H) + 400 (0.99% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.908e+05um 9.413e+05um) = (49155 31362)
Overflow: 297 = 0 (0.00% H) + 297 (0.73% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.915e+05um 9.434e+05um) = (49213 31432)
Overflow: 218 = 0 (0.00% H) + 218 (0.54% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.3s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.5 378.0M) ***


Total length: 9.906e+05um, number of vias: 29585
M1(H) length: 0.000e+00um, number of vias: 15822
M2(V) length: 5.156e+05um, number of vias: 13763
M3(H) length: 4.749e+05um
*** Completed Phase 2 route (0:00:00.6 378.0M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=378.0M) ***

Extraction called for design 'BENC' of instances=83389 and nets=5350 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 377.953M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 75.528  | 75.528  | 78.584  |   N/A   |   N/A   | 82.304  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.299%
Routing Overflow: 0.00% H and 0.30% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.03 sec
Total Real time: 4.0 sec
Total Memory Usage: 377.953125 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=378.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 75.528  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.299%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 378.0M **
*info: Start fixing DRV (Mem = 377.95M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 377.95M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=378.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 75.528  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.299%
Routing Overflow: 0.00% H and 0.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 378.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 378.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 75.528  | 75.528  | 78.584  |   N/A   |   N/A   | 82.304  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.299%
Routing Overflow: 0.00% H and 0.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 378.0M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=378.0M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=378.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 377.953M)

Start to trace clock trees ...
*** Begin Tracer (mem=378.0M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=378.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.3, real=0:00:00.0, mem=378.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 9.697e+05um = 4.805e+05H + 4.893e+05V
Usage: (11.9%H 14.9%V) = (5.928e+05um 9.410e+05um) = (49317 31352)
Obstruct: 136 = 44 (0.1%H) + 92 (0.2%V)
Overflow: 502 = 0 (0.00% H) + 502 (1.24% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 378.0M):
Usage: (11.9%H 14.8%V) = (5.915e+05um 9.367e+05um) = (49212 31211)
Overflow: 463 = 0 (0.00% H) + 463 (1.15% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (11.8%H 14.8%V) = (5.901e+05um 9.392e+05um) = (49095 31293)
Overflow: 400 = 0 (0.00% H) + 400 (0.99% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.908e+05um 9.413e+05um) = (49155 31362)
Overflow: 297 = 0 (0.00% H) + 297 (0.73% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.915e+05um 9.434e+05um) = (49213 31432)
Overflow: 218 = 0 (0.00% H) + 218 (0.54% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.2s real=1.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.4 378.0M) ***


Total length: 9.906e+05um, number of vias: 29585
M1(H) length: 0.000e+00um, number of vias: 15822
M2(V) length: 5.156e+05um, number of vias: 13763
M3(H) length: 4.749e+05um
*** Completed Phase 2 route (0:00:00.5 378.0M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=378.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 9.697e+05um = 4.805e+05H + 4.893e+05V
Usage: (11.9%H 14.9%V) = (5.928e+05um 9.410e+05um) = (49317 31352)
Obstruct: 136 = 44 (0.1%H) + 92 (0.2%V)
Overflow: 502 = 0 (0.00% H) + 502 (1.24% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.0 378.0M):
Usage: (11.9%H 14.8%V) = (5.915e+05um 9.367e+05um) = (49212 31211)
Overflow: 463 = 0 (0.00% H) + 463 (1.15% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (11.8%H 14.8%V) = (5.901e+05um 9.392e+05um) = (49095 31293)
Overflow: 400 = 0 (0.00% H) + 400 (0.99% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.908e+05um 9.413e+05um) = (49155 31362)
Overflow: 297 = 0 (0.00% H) + 297 (0.73% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (11.9%H 14.9%V) = (5.915e+05um 9.434e+05um) = (49213 31432)
Overflow: 218 = 0 (0.00% H) + 218 (0.54% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.3s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 15.0%V) = (5.932e+05um 9.465e+05um) = (49349 31536)
Overflow: 122 = 0 (0.00% H) + 122 (0.30% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	105	 0.26%
--------------------------------------
  0:	0	 0.00%	1577	 3.90%
  1:	13	 0.03%	1867	 4.62%
  2:	76	 0.19%	2425	 6.00%
  3:	200	 0.49%	3834	 9.49%
  4:	694	 1.72%	5758	14.26%
  5:	1311	 3.24%	23937	59.27%
  6:	2488	 6.15%	130	 0.32%
  7:	3568	 8.82%	0	 0.00%
  8:	5567	13.77%	0	 0.00%
  9:	5740	14.20%	2	 0.00%
 10:	18335	45.34%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.5 378.0M) ***


Total length: 9.906e+05um, number of vias: 29585
M1(H) length: 0.000e+00um, number of vias: 15822
M2(V) length: 5.156e+05um, number of vias: 13763
M3(H) length: 4.749e+05um
*** Completed Phase 2 route (0:00:00.6 378.0M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.2 mem=378.0M) ***

Extraction called for design 'BENC' of instances=83389 and nets=5350 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 377.953M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 73.087  | 73.087  | 80.077  |   N/A   |   N/A   | 81.211  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.299%
Routing Overflow: 0.00% H and 0.30% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.04 sec
Total Real time: 4.0 sec
Total Memory Usage: 377.953125 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'BENC' of instances=83389 and nets=5350 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 377.953M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=378.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:09:57, mem=378.0M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 378.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -39.454 ns 
 TNS         : -42.099 ns 
 Viol paths  : 9 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.6, REAL=0:00:02.0, totSessionCpu=0:09:59, mem=378.0M)
Setting analysis mode to setup ...
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   73.087 ns     73.087 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 73.087 ns 
 reg2reg WS  : 73.087 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 73.087 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:04.1, REAL=0:00:04.0, totSessionCpu=0:10:01, mem=378.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 73.087  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -39.454 |
|           TNS (ns):| -42.208 |
|    Violating Paths:|   10    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.299%
------------------------------------------------------------
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:04.5, REAL=0:00:05.0, totSessionCpu=0:10:02, mem=378.0M)
Density before buffering = 0.593 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 0: Hold WNS: -39.454 Hold TNS: -42.099 #Viol Endpoints: 9 CPU: 0:01:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 55 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 1: Hold WNS: -38.803 Hold TNS: -39.350 #Viol Endpoints: 3 CPU: 0:01:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 35 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 2: Hold WNS: -38.255 Hold TNS: -38.288 #Viol Endpoints: 2 CPU: 0:01:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 34 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 3: Hold WNS: -37.730 Hold TNS: -37.730 #Viol Endpoints: 1 CPU: 0:01:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 24 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 4: Hold WNS: -37.180 Hold TNS: -37.180 #Viol Endpoints: 1 CPU: 0:01:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 26 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 5: Hold WNS: -36.686 Hold TNS: -36.686 #Viol Endpoints: 1 CPU: 0:01:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 6: Hold WNS: -36.193 Hold TNS: -36.193 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 30 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 7: Hold WNS: -35.413 Hold TNS: -35.413 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 32 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 8: Hold WNS: -34.878 Hold TNS: -34.878 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 34 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 9: Hold WNS: -34.444 Hold TNS: -34.444 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 36 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 10: Hold WNS: -33.760 Hold TNS: -33.760 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 38 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 11: Hold WNS: -33.281 Hold TNS: -33.281 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 40 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 12: Hold WNS: -32.646 Hold TNS: -32.646 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 42 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 13: Hold WNS: -32.166 Hold TNS: -32.166 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 44 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC686_n24/A net U_0/U_4/FE_PHN670_n24
Iter 14: Hold WNS: -31.696 Hold TNS: -31.696 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 46 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 15: Hold WNS: -31.468 Hold TNS: -31.468 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 48 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 16: Hold WNS: -31.075 Hold TNS: -31.075 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 50 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 17: Hold WNS: -30.355 Hold TNS: -30.355 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 52 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 18: Hold WNS: -29.886 Hold TNS: -29.886 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 54 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 19: Hold WNS: -29.525 Hold TNS: -29.525 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC692_n24/A net U_0/U_4/FE_PHN670_n24
Iter 20: Hold WNS: -29.060 Hold TNS: -29.060 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 58 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC693_n24/A net U_0/U_4/FE_PHN670_n24
Iter 21: Hold WNS: -28.716 Hold TNS: -28.716 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 60 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC694_n24/A net U_0/U_4/FE_PHN670_n24
Iter 22: Hold WNS: -28.377 Hold TNS: -28.377 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 62 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC695_n24/A net U_0/U_4/FE_PHN670_n24
Iter 23: Hold WNS: -28.042 Hold TNS: -28.042 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC696_n24/A net U_0/U_4/FE_PHN670_n24
Iter 24: Hold WNS: -27.701 Hold TNS: -27.701 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 66 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC697_n24/A net U_0/U_4/FE_PHN670_n24
Iter 25: Hold WNS: -27.357 Hold TNS: -27.357 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 68 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC698_n24/A net U_0/U_4/FE_PHN670_n24
Iter 26: Hold WNS: -27.009 Hold TNS: -27.009 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 70 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC699_n24/A net U_0/U_4/FE_PHN670_n24
Iter 27: Hold WNS: -26.661 Hold TNS: -26.661 #Viol Endpoints: 1 CPU: 0:01:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 72 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 28: Hold WNS: -26.310 Hold TNS: -26.310 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 74 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 29: Hold WNS: -25.956 Hold TNS: -25.956 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 76 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 30: Hold WNS: -25.599 Hold TNS: -25.599 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 78 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 31: Hold WNS: -25.239 Hold TNS: -25.239 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 80 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 32: Hold WNS: -24.877 Hold TNS: -24.877 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 82 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 33: Hold WNS: -24.510 Hold TNS: -24.510 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 84 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 34: Hold WNS: -24.141 Hold TNS: -24.141 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 86 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 35: Hold WNS: -23.769 Hold TNS: -23.769 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 88 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 36: Hold WNS: -23.394 Hold TNS: -23.394 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 90 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 37: Hold WNS: -23.015 Hold TNS: -23.015 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 92 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 38: Hold WNS: -22.635 Hold TNS: -22.635 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 94 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 39: Hold WNS: -22.253 Hold TNS: -22.253 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 96 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 40: Hold WNS: -21.869 Hold TNS: -21.869 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 41: Hold WNS: -21.483 Hold TNS: -21.483 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 100 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 42: Hold WNS: -21.095 Hold TNS: -21.095 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 102 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 43: Hold WNS: -20.694 Hold TNS: -20.694 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 104 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 44: Hold WNS: -20.253 Hold TNS: -20.253 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 106 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 45: Hold WNS: -19.848 Hold TNS: -19.848 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 108 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 46: Hold WNS: -19.403 Hold TNS: -19.403 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 110 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 47: Hold WNS: -18.985 Hold TNS: -18.985 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 112 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 48: Hold WNS: -18.561 Hold TNS: -18.561 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 114 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 49: Hold WNS: -18.097 Hold TNS: -18.097 #Viol Endpoints: 1 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 116 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 50: Hold WNS: -17.651 Hold TNS: -17.651 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 118 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 51: Hold WNS: -17.226 Hold TNS: -17.226 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 120 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 52: Hold WNS: -16.803 Hold TNS: -16.803 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 122 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 53: Hold WNS: -16.381 Hold TNS: -16.381 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 124 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 54: Hold WNS: -15.949 Hold TNS: -15.949 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 126 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 55: Hold WNS: -15.523 Hold TNS: -15.523 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 128 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 56: Hold WNS: -15.093 Hold TNS: -15.093 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 130 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 57: Hold WNS: -14.667 Hold TNS: -14.667 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 132 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 58: Hold WNS: -14.260 Hold TNS: -14.260 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 134 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 59: Hold WNS: -13.844 Hold TNS: -13.844 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 136 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 60: Hold WNS: -13.431 Hold TNS: -13.431 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 138 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 61: Hold WNS: -13.042 Hold TNS: -13.042 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 140 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 62: Hold WNS: -12.749 Hold TNS: -12.749 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 142 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 63: Hold WNS: -12.427 Hold TNS: -12.427 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 144 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 64: Hold WNS: -12.090 Hold TNS: -12.090 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 146 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 65: Hold WNS: -11.671 Hold TNS: -11.671 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 148 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 66: Hold WNS: -11.297 Hold TNS: -11.297 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 150 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 67: Hold WNS: -10.910 Hold TNS: -10.910 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 152 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 68: Hold WNS: -10.585 Hold TNS: -10.585 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 154 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 69: Hold WNS: -10.221 Hold TNS: -10.221 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 156 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 70: Hold WNS: -10.043 Hold TNS: -10.043 #Viol Endpoints: 1 CPU: 0:01:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 158 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 71: Hold WNS: -9.695 Hold TNS: -9.695 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 160 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 72: Hold WNS: -9.231 Hold TNS: -9.231 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 162 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 73: Hold WNS: -8.283 Hold TNS: -8.283 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 164 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 74: Hold WNS: -8.144 Hold TNS: -8.144 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 166 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 75: Hold WNS: -7.906 Hold TNS: -7.906 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 168 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 76: Hold WNS: -7.518 Hold TNS: -7.518 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 170 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 77: Hold WNS: -7.192 Hold TNS: -7.192 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 172 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 78: Hold WNS: -6.896 Hold TNS: -6.896 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 174 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 79: Hold WNS: -6.642 Hold TNS: -6.642 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 176 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 80: Hold WNS: -6.491 Hold TNS: -6.491 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 178 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 81: Hold WNS: -6.254 Hold TNS: -6.254 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 180 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 82: Hold WNS: -6.113 Hold TNS: -6.113 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 182 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 83: Hold WNS: -5.872 Hold TNS: -5.872 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 184 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 84: Hold WNS: -5.737 Hold TNS: -5.737 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 186 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 85: Hold WNS: -5.496 Hold TNS: -5.496 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 188 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 86: Hold WNS: -5.066 Hold TNS: -5.066 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 190 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 87: Hold WNS: -4.684 Hold TNS: -4.684 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 88: Hold WNS: -4.292 Hold TNS: -4.292 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 194 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 89: Hold WNS: -3.945 Hold TNS: -3.945 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 196 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 90: Hold WNS: -3.504 Hold TNS: -3.504 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 198 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 91: Hold WNS: -3.110 Hold TNS: -3.110 #Viol Endpoints: 1 CPU: 0:01:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 200 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 92: Hold WNS: -2.748 Hold TNS: -2.748 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 202 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 93: Hold WNS: -2.384 Hold TNS: -2.384 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 204 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 94: Hold WNS: -1.980 Hold TNS: -1.980 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 206 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 95: Hold WNS: -1.653 Hold TNS: -1.653 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 208 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 96: Hold WNS: -1.357 Hold TNS: -1.357 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 210 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 97: Hold WNS: -1.195 Hold TNS: -1.195 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 212 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 98: Hold WNS: -0.889 Hold TNS: -0.889 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 214 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 99: Hold WNS: -0.545 Hold TNS: -0.545 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 216 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN583_n24
Iter 100: Hold WNS: -0.106 Hold TNS: -0.106 #Viol Endpoints: 1 CPU: 0:01:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 208 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.044 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 27.633 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_RIGHT_reg[27]/R 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.044 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 27.633 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_RIGHT_reg[27]/R 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.044 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_4/U9/B 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 27.633 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_RIGHT_reg[27]/R 
--------------------------------------------------- 
Density after buffering = 0.601 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 105 nets for commit
*info: Added a total of 105 cells to fix/reduce hold violation
*info:
*info:           62 cells of type 'CLKBUF3' used
*info:           34 cells of type 'CLKBUF2' used
*info:            9 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:10.8, REAL=0:00:11.0, totSessionCpu=0:10:08, mem=378.0M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:14.2, real=0:00:15.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:14.5   mem=378.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 8.742e+05 (4.313e+05 4.429e+05) (ext = 1.781e+04)
default core: bins with density >  0.75 = 6.51 % ( 11 / 169 )
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (4040550 4030500)
coreBox:    (350400 51000) (3990600 3681000)

Phase 1a route (0:00:00.1 378.0M):
Est net length = 1.014e+06um = 5.028e+05H + 5.110e+05V
Usage: (12.4%H 15.3%V) = (6.164e+05um 9.690e+05um) = (51286 32287)
Obstruct: 136 = 44 (0.1%H) + 92 (0.2%V)
Overflow: 519 = 0 (0.00% H) + 519 (1.29% V)
Number obstruct path=1 reroute=0

Phase 1b route (0:00:00.1 378.0M):
Usage: (12.4%H 15.2%V) = (6.151e+05um 9.648e+05um) = (51179 32146)
Overflow: 480 = 0 (0.00% H) + 480 (1.19% V)

Phase 1c route (0:00:00.0 378.0M):
Usage: (12.3%H 15.3%V) = (6.137e+05um 9.672e+05um) = (51060 32226)
Overflow: 417 = 0 (0.00% H) + 417 (1.03% V)

Phase 1d route (0:00:00.0 378.0M):
Usage: (12.3%H 15.3%V) = (6.145e+05um 9.695e+05um) = (51128 32304)
Overflow: 299 = 0 (0.00% H) + 299 (0.74% V)

Phase 1e route (0:00:00.0 378.0M):
Usage: (12.4%H 15.3%V) = (6.152e+05um 9.716e+05um) = (51184 32374)
Overflow: 220 = 0 (0.00% H) + 220 (0.54% V)

Phase 1f route (0:00:00.0 378.0M):
Usage: (12.4%H 15.4%V) = (6.168e+05um 9.746e+05um) = (51320 32472)
Overflow: 125 = 0 (0.00% H) + 125 (0.31% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	108	 0.27%
--------------------------------------
  0:	0	 0.00%	1596	 3.95%
  1:	13	 0.03%	1871	 4.63%
  2:	81	 0.20%	2483	 6.15%
  3:	228	 0.56%	3908	 9.68%
  4:	737	 1.82%	6238	15.45%
  5:	1393	 3.45%	23304	57.70%
  6:	2584	 6.39%	125	 0.31%
  7:	3606	 8.92%	0	 0.00%
  8:	5655	13.99%	0	 0.00%
  9:	6133	15.17%	2	 0.00%
 10:	17562	43.43%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%


Global route (cpu=0.3s real=0.0s 378.0M)


*** After '-updateRemainTrks' operation: 

Usage: (12.4%H 15.4%V) = (6.168e+05um 9.746e+05um) = (51320 32472)
Overflow: 125 = 0 (0.00% H) + 125 (0.31% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.03%
 -1:	0	 0.00%	108	 0.27%
--------------------------------------
  0:	0	 0.00%	1596	 3.95%
  1:	13	 0.03%	1871	 4.63%
  2:	81	 0.20%	2483	 6.15%
  3:	228	 0.56%	3908	 9.68%
  4:	737	 1.82%	6238	15.45%
  5:	1393	 3.45%	23304	57.70%
  6:	2584	 6.39%	125	 0.31%
  7:	3606	 8.92%	0	 0.00%
  8:	5655	13.99%	0	 0.00%
  9:	6133	15.17%	2	 0.00%
 10:	17562	43.43%	134	 0.33%
 14:	1220	 3.02%	0	 0.00%
 15:	1223	 3.02%	4	 0.01%
 19:	0	 0.00%	116	 0.29%
 20:	0	 0.00%	486	 1.20%



*** Completed Phase 1 route (0:00:00.5 378.0M) ***


Total length: 1.035e+06um, number of vias: 30019
M1(H) length: 0.000e+00um, number of vias: 16032
M2(V) length: 5.375e+05um, number of vias: 13987
M3(H) length: 4.972e+05um
*** Completed Phase 2 route (0:00:00.6 378.0M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=378.0M) ***
Peak Memory Usage was 378.0M 
*** Finished trialRoute (cpu=0:00:01.3 mem=378.0M) ***

Extraction called for design 'BENC' of instances=83494 and nets=5455 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 377.953M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 378.0M)
Number of Loop : 1
Start delay calculation (mem=377.953M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=377.953M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 378.0M) ***
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 378.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 378.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 29.308  | 29.308  | 80.064  |   N/A   |   N/A   | 30.879  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.135  |  0.135  |  0.149  |   N/A   |   N/A   |  9.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.129%
Routing Overflow: 0.00% H and 0.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 378.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 378.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=378.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=378.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 29.308  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.129%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 378.0M **
*** Starting optimizing excluded clock nets MEM= 378.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 378.0M) ***
*** Starting optimizing excluded clock nets MEM= 378.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 378.0M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 378.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 29.308  | 29.308  | 80.064  |   N/A   |   N/A   | 30.879  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.129%
Routing Overflow: 0.00% H and 0.31% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 378.0M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 5806.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_2/U_2/state_reg[2]/CLK 1523(ps)
Min trig. edge delay at sink(R): U_0/U_1/cData8_reg[0]/CLK 1323.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1323.3~1523(ps)        0~84000(ps)         
Fall Phase Delay               : 1307.8~1494(ps)        0~84000(ps)         
Trig. Edge Skew                : 199.7(ps)              300(ps)             
Rise Skew                      : 199.7(ps)              
Fall Skew                      : 186.2(ps)              
Max. Rise Buffer Tran.         : 499.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 500.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 491.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 493.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 129.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 127.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 340.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 340.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 5806                   

Max. Local Skew                : 192.4(ps)              
  U_2/U_2/swcnt_reg[9]/CLK(R)->
  U_2/U_2/state_reg[2]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.3)


*** End reportClockTree (cpu=0:00:00.3, real=0:00:00.0, mem=378.0M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 73137 filler insts (cell FILL / prefix FILLER).
*INFO: Total 73137 filler insts added - prefix FILLER (CPU: 0:00:04.6).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:03.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:03.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 09:08:55 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteFollowPadPin set to true
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 606.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 33 used
Read in 156631 components
  156628 core components: 0 unplaced, 156062 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 313304 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:03, real: 0:00:03, peak: 606.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:6
sroute: Total Real time used = 0:0:7
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 397.12 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 09:08:59 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 09:09:02 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 09:09:02 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       10712      19.15%
#  Metal 2        V       10712       0.98%
#  Metal 3        H       10712       0.82%
#  ------------------------------------------
#  Total                  32136       6.98%
#
#  43 nets (0.79%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(0.05%)      3(0.03%)      1(0.01%)   (0.08%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      5(0.02%)      3(0.01%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 1067351 um.
#Total half perimeter of net bounding box = 870042 um.
#Total wire length on LAYER metal1 = 11232 um.
#Total wire length on LAYER metal2 = 562144 um.
#Total wire length on LAYER metal3 = 493975 um.
#Total number of vias = 23429
#Up-Via Summary (total 23429):
#           
#-----------------------
#  Metal 1        14018
#  Metal 2         9411
#-----------------------
#                 23429 
#
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.08%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 397.00 (Mb)
#Peak memory = 429.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 14
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 397.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#Complete Detail Routing.
#Total wire length = 1088661 um.
#Total half perimeter of net bounding box = 870042 um.
#Total wire length on LAYER metal1 = 115707 um.
#Total wire length on LAYER metal2 = 562404 um.
#Total wire length on LAYER metal3 = 410551 um.
#Total number of vias = 30147
#Up-Via Summary (total 30147):
#           
#-----------------------
#  Metal 1        17467
#  Metal 2        12680
#-----------------------
#                 30147 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:21
#Increased memory = 0.00 (Mb)
#Total memory = 397.00 (Mb)
#Peak memory = 429.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 0.00 (Mb)
#Total memory = 397.00 (Mb)
#Peak memory = 429.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 09:09:25 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'BENC' of instances=156631 and nets=5455 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 397.1M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0033% (CPU Time= 0:00:00.2  MEM= 397.1M)
Extracted 20.0036% (CPU Time= 0:00:00.3  MEM= 397.1M)
Extracted 30.0039% (CPU Time= 0:00:00.3  MEM= 397.1M)
Extracted 40.0042% (CPU Time= 0:00:00.4  MEM= 397.1M)
Extracted 50.0045% (CPU Time= 0:00:00.4  MEM= 397.1M)
Extracted 60.0048% (CPU Time= 0:00:00.5  MEM= 397.1M)
Extracted 70.0051% (CPU Time= 0:00:00.5  MEM= 397.1M)
Extracted 80.0054% (CPU Time= 0:00:00.6  MEM= 397.1M)
Extracted 90.0057% (CPU Time= 0:00:00.6  MEM= 397.1M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 397.1M)
Nr. Extracted Resistors     : 64480
Nr. Extracted Ground Cap.   : 69431
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 397.121M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 397.1M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 156062
*info: Unplaced = 0
Placement Density:100.00%(13207392/13207392)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'BENC' of instances=156631 and nets=5455 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 397.1M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0033% (CPU Time= 0:00:00.2  MEM= 397.1M)
Extracted 20.0036% (CPU Time= 0:00:00.3  MEM= 397.1M)
Extracted 30.0039% (CPU Time= 0:00:00.3  MEM= 397.1M)
Extracted 40.0042% (CPU Time= 0:00:00.3  MEM= 397.1M)
Extracted 50.0045% (CPU Time= 0:00:00.4  MEM= 397.1M)
Extracted 60.0048% (CPU Time= 0:00:00.5  MEM= 397.1M)
Extracted 70.0051% (CPU Time= 0:00:00.5  MEM= 397.1M)
Extracted 80.0054% (CPU Time= 0:00:00.6  MEM= 397.1M)
Extracted 90.0057% (CPU Time= 0:00:00.6  MEM= 397.1M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 397.1M)
Nr. Extracted Resistors     : 64480
Nr. Extracted Ground Cap.   : 69431
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 397.121M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
delayCal using detail RC...
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 397.1M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4971 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 397.1M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 30.843  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 397.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 397.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 30.843  | 30.843  | 80.136  |   N/A   |   N/A   | 32.705  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 397.1M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 09:09:34 2011

Design Name: BENC
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (4040.5500, 4030.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:09:35 **** Processed 5000 nets (Total 5455)

VC Elapsed Time: 0:00:02.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 09:09:36 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.0  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 397.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 8.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:07.9  MEM: 14.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         156631

Ports/Pins                            48
    metal layer metal2                33
    metal layer metal3                15

Nets                               33543
    metal layer metal1              7825
    metal layer metal2             18387
    metal layer metal3              7331

    Via Instances                  30147

Special Nets                         374
    metal layer metal1               370
    metal layer metal2                 4

    Via Instances                    252

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  50
    metal layer metal1                 2
    metal layer metal2                33
    metal layer metal3                15


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'TBUFX2' is empty.
**WARN: The GDSII cell 'TBUFX1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'HAX1' is empty.
**WARN: The GDSII cell 'FAX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 94 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.2  MEM= 397.1M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 4971 times net's RC data read were performed.
<CMD> windowSelect 1935.779 1151.598 1972.199 1165.255
<CMD> fit
<CMD> windowSelect -90.354 2869.503 -27.093 2892.507
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance CLK__L4_I24 to match row orient.
Flip instance CLK__L4_I22 to match row orient.
Flip instance CLK__L4_I21 to match row orient.
Flip instance CLK__L4_I18 to match row orient.
Flip instance CLK__L4_I16 to match row orient.
Flip instance CLK__L4_I14 to match row orient.
Flip instance CLK__L4_I13 to match row orient.
Flip instance CLK__L4_I12 to match row orient.
Flip instance CLK__L4_I10 to match row orient.
Flip instance CLK__L4_I8 to match row orient.
Flip instance CLK__L4_I7 to match row orient.
Flip instance CLK__L4_I5 to match row orient.
Flip instance CLK__L4_I3 to match row orient.
Flip instance CLK__L4_I2 to match row orient.
Flip instance CLK__L4_I0 to match row orient.
Flip instance CLK__L3_I4 to match row orient.
Flip instance CLK__L3_I2 to match row orient.
Flip instance CLK__L3_I0 to match row orient.
Flip instance CLK__L2_I2 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I2 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I1 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I0 to match row orient.
Flip instance U_0/FIESTELCLK__L1_I0 to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/full_flag_r_reg to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_0/U_0/state_reg[3] to match row orient.
Flip instance U_0/U_0/state_reg[1] to match row orient.
Flip instance U_0/U_1/rndCT_reg[0] to match row orient.
Flip instance U_0/U_1/rndCT_reg[1] to match row orient.
Flip instance U_0/U_1/rndCT_reg[2] to match row orient.
Flip instance U_0/U_1/rndCT_reg[4] to match row orient.
Flip instance U_0/U_1/cData2_reg[6] to match row orient.
Flip instance U_0/U_1/cData2_reg[4] to match row orient.
Flip instance U_0/U_1/cData2_reg[3] to match row orient.
Flip instance U_0/U_1/cData2_reg[2] to match row orient.
Flip instance U_0/U_1/cData2_reg[1] to match row orient.
Flip instance U_0/U_1/cData8_reg[3] to match row orient.
Flip instance U_0/U_1/cData8_reg[2] to match row orient.
Flip instance U_0/U_1/cData8_reg[1] to match row orient.
Flip instance U_0/U_1/cData7_reg[6] to match row orient.
Flip instance U_0/U_1/cData7_reg[3] to match row orient.
Flip instance U_0/U_1/cData7_reg[1] to match row orient.
Flip instance U_0/U_1/cData7_reg[0] to match row orient.
Flip instance U_0/U_1/cData6_reg[4] to match row orient.
Flip instance U_0/U_1/cData6_reg[0] to match row orient.
Flip instance U_0/U_1/cData5_reg[7] to match row orient.
Flip instance U_0/U_1/cData5_reg[5] to match row orient.
Flip instance U_0/U_1/cData5_reg[4] to match row orient.
Flip instance U_0/U_1/cData5_reg[3] to match row orient.
Flip instance U_0/U_1/cData5_reg[2] to match row orient.
Flip instance U_0/U_1/cData5_reg[1] to match row orient.
Flip instance U_0/U_1/cData5_reg[0] to match row orient.
Flip instance U_0/U_1/cData4_reg[3] to match row orient.
Flip instance U_0/U_1/cData4_reg[2] to match row orient.
Flip instance U_0/U_1/cData4_reg[1] to match row orient.
Flip instance U_0/U_1/cData3_reg[6] to match row orient.
Flip instance U_0/U_1/cData3_reg[5] to match row orient.
Flip instance U_0/U_1/cData3_reg[4] to match row orient.
Flip instance U_0/U_1/cData3_reg[1] to match row orient.
Flip instance U_0/U_1/cData1_reg[7] to match row orient.
Flip instance U_0/U_1/cData1_reg[6] to match row orient.
Flip instance U_0/U_1/cData1_reg[5] to match row orient.
Flip instance U_0/U_1/cData1_reg[4] to match row orient.
Flip instance U_0/U_1/cData1_reg[3] to match row orient.
Flip instance U_0/U_1/cData1_reg[1] to match row orient.
Flip instance U_0/U_1/CompData2_reg[63] to match row orient.
Flip instance U_0/U_1/CompData2_reg[62] to match row orient.
Flip instance U_0/U_1/CompData2_reg[54] to match row orient.
Flip instance U_0/U_1/CompData2_reg[51] to match row orient.
Flip instance U_0/U_1/CompData2_reg[48] to match row orient.
Flip instance U_0/U_1/CompData2_reg[44] to match row orient.
Flip instance U_0/U_1/CompData2_reg[42] to match row orient.
Flip instance U_0/U_1/CompData2_reg[41] to match row orient.
Flip instance U_0/U_1/CompData2_reg[39] to match row orient.
Flip instance U_0/U_1/CompData2_reg[35] to match row orient.
Flip instance U_0/U_1/CompData2_reg[30] to match row orient.
Flip instance U_0/U_1/CompData2_reg[29] to match row orient.
Flip instance U_0/U_1/CompData2_reg[28] to match row orient.
Flip instance U_0/U_1/CompData2_reg[25] to match row orient.
Flip instance U_0/U_1/CompData2_reg[24] to match row orient.
Flip instance U_0/U_1/CompData2_reg[23] to match row orient.
Flip instance U_0/U_1/CompData2_reg[21] to match row orient.
Flip instance U_0/U_1/CompData2_reg[20] to match row orient.
Flip instance U_0/U_1/CompData2_reg[19] to match row orient.
Flip instance U_0/U_1/CompData2_reg[18] to match row orient.
Flip instance U_0/U_1/CompData2_reg[16] to match row orient.
Flip instance U_0/U_1/CompData2_reg[15] to match row orient.
Flip instance U_0/U_1/CompData2_reg[13] to match row orient.
Flip instance U_0/U_1/CompData2_reg[12] to match row orient.
Flip instance U_0/U_1/CompData2_reg[11] to match row orient.
Flip instance U_0/U_1/CompData2_reg[3] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[2] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[17] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[11] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[11] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[18] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[31] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[1] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[27] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[27] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[19] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[24] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[24] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[14] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[14] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[7] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[21] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[8] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[8] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[3] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[5] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[22] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[12] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[13] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[30] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[30] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[3] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[5] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[7] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[19] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[21] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[23] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[25] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[27] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[20] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[15] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[6] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[8] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[12] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[14] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[24] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/raddr_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance U_1/U_8/ctr1_reg[1] to match row orient.
Flip instance U_2/U_0/HEADER_EN_reg to match row orient.
Flip instance U_2/U_4/state_reg[0] to match row orient.
Flip instance U_2/U_4/state_reg[1] to match row orient.
Flip instance U_2/U_4/bluewait_reg[1] to match row orient.
Flip instance U_2/U_4/bluewait_reg[3] to match row orient.
Flip instance U_2/U_4/bluewait_reg[5] to match row orient.
Flip instance U_2/U_4/cnt4_reg[1] to match row orient.
Flip instance U_2/U_2/swcnt_reg[0] to match row orient.
Flip instance U_2/U_2/state_reg[0] to match row orient.
Flip instance U_2/U_2/swcnt_reg[3] to match row orient.
Flip instance U_2/U_2/swcnt_reg[4] to match row orient.
Flip instance U_2/U_2/swcnt_reg[8] to match row orient.
Flip instance U_2/U_2/swcnt_reg[9] to match row orient.
Flip instance U_2/U_2/swcnt_reg[10] to match row orient.
Flip instance U_2/U_2/cnt8_reg[3] to match row orient.
Flip instance U_2/U_2/cnt8_reg[1] to match row orient.
Flip instance U_2/U_2/cnt8_reg[2] to match row orient.
Flip instance U_2/U_2/cnt32_reg[3] to match row orient.
Flip instance U_2/U_2/READ_EN_reg to match row orient.
Flip instance U_2/U_1/waittx_reg to match row orient.
Flip instance U_2/U_1/waitcnt_reg[16] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[2] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[5] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[8] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[11] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[12] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[13] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[14] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[15] to match row orient.
Flip instance U_2/U_6/bluewait_reg[3] to match row orient.
Flip instance U_2/U_6/bluewait_reg[5] to match row orient.
Flip instance U_2/U_6/bluewait_reg[6] to match row orient.
Flip instance U_2/U_6/bluewait_reg[7] to match row orient.
Flip instance U_2/U_6/txbuff_reg[3] to match row orient.
Flip instance U_2/U_6/txbuff_reg[4] to match row orient.
Flip instance U_2/U_6/cnt8_reg[0] to match row orient.
Flip instance U_2/U_6/stop_reg to match row orient.
Flip instance U_4/icnt8_reg[0] to match row orient.
Flip instance U_4/icnt8_reg[2] to match row orient.
Flip instance U_4/state_reg[0] to match row orient.
Flip instance U_4/WADDR_reg[0] to match row orient.
Flip instance U_4/WADDR_reg[1] to match row orient.
Flip instance U_4/WADDR_reg[2] to match row orient.
Flip instance U_4/WADDR_reg[3] to match row orient.
Flip instance U_4/WADDR_reg[4] to match row orient.
Flip instance U_4/WADDR_reg[8] to match row orient.
Flip instance U_4/WADDR_reg[9] to match row orient.
Flip instance U_4/WADDR_reg[10] to match row orient.
Flip instance U_4/WADDR_reg[11] to match row orient.
Flip instance U_4/RADDR_reg[0] to match row orient.
Flip instance U_4/PRADDR_reg[1] to match row orient.
Flip instance U_4/PRADDR_reg[2] to match row orient.
Flip instance U_4/PRADDR_reg[5] to match row orient.
Flip instance U_4/PRADDR_reg[7] to match row orient.
Flip instance U_4/PRADDR_reg[8] to match row orient.
Flip instance U_4/RADDR_reg[10] to match row orient.
Flip instance U_4/RADDR_reg[1] to match row orient.
Flip instance U_4/RADDR_reg[2] to match row orient.
Flip instance U_4/RADDR_reg[5] to match row orient.
Flip instance U_4/RADDR_reg[7] to match row orient.
Flip instance U_4/RADDR_reg[8] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 397.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 257 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.8) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=397.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=397.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=397.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=156371 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4714 #term=15548 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 156371 single + 0 double + 0 multi
Total standard cell length = 435.4320 (mm), area = 13.0630 (mm^2)
Average module density = 0.606.
Density for the design = 0.606.
       = stdcell_area 181430 (13062960 um^2) / alloc_area 299255 (21546374 um^2).
Pin Density = 0.086.
            = total # of pins 15548 / total Instance area 181430.
Identified 151710 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.121e+06 (6.54e+05 4.66e+05)
              Est.  stn bbox = 1.121e+06 (6.54e+05 4.66e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 397.1M
Iteration  2: Total net bbox = 1.121e+06 (6.54e+05 4.66e+05)
              Est.  stn bbox = 1.121e+06 (6.54e+05 4.66e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 397.1M
Iteration  3: Total net bbox = 1.121e+06 (6.54e+05 4.66e+05)
              Est.  stn bbox = 1.121e+06 (6.54e+05 4.66e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 397.1M
Iteration  4: Total net bbox = 1.121e+06 (6.54e+05 4.66e+05)
              Est.  stn bbox = 1.121e+06 (6.54e+05 4.66e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 397.1M
Iteration  5: Total net bbox = 7.716e+05 (4.18e+05 3.53e+05)
              Est.  stn bbox = 7.716e+05 (4.18e+05 3.53e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 397.1M
Iteration  6: Total net bbox = 7.680e+05 (4.18e+05 3.50e+05)
              Est.  stn bbox = 7.680e+05 (4.18e+05 3.50e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 397.1M
Iteration  7: Total net bbox = 8.234e+05 (4.49e+05 3.75e+05)
              Est.  stn bbox = 9.920e+05 (5.43e+05 4.49e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 397.1M
Iteration  8: Total net bbox = 8.234e+05 (4.49e+05 3.75e+05)
              Est.  stn bbox = 9.920e+05 (5.43e+05 4.49e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 397.1M
Iteration  9: Total net bbox = 9.377e+05 (5.01e+05 4.37e+05)
              Est.  stn bbox = 1.127e+06 (6.02e+05 5.25e+05)
              cpu = 0:00:05.4 real = 0:00:05.0 mem = 397.1M
Iteration 10: Total net bbox = 9.377e+05 (5.01e+05 4.37e+05)
              Est.  stn bbox = 1.127e+06 (6.02e+05 5.25e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 397.1M
Iteration 11: Total net bbox = 9.704e+05 (5.16e+05 4.54e+05)
              Est.  stn bbox = 1.167e+06 (6.22e+05 5.45e+05)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 397.1M
Iteration 12: Total net bbox = 9.704e+05 (5.16e+05 4.54e+05)
              Est.  stn bbox = 1.167e+06 (6.22e+05 5.45e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 397.1M
Iteration 13: Total net bbox = 1.012e+06 (5.36e+05 4.76e+05)
              Est.  stn bbox = 1.213e+06 (6.45e+05 5.69e+05)
              cpu = 0:00:07.0 real = 0:00:07.0 mem = 397.1M
Iteration 14: Total net bbox = 1.012e+06 (5.36e+05 4.76e+05)
              Est.  stn bbox = 1.213e+06 (6.45e+05 5.69e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 397.1M
Iteration 15: Total net bbox = 1.079e+06 (5.70e+05 5.09e+05)
              Est.  stn bbox = 1.282e+06 (6.79e+05 6.03e+05)
              cpu = 0:00:09.5 real = 0:00:10.0 mem = 397.1M
Iteration 16: Total net bbox = 1.083e+06 (5.66e+05 5.17e+05)
              Est.  stn bbox = 1.287e+06 (6.76e+05 6.11e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 397.1M
*** cost = 1.083e+06 (5.66e+05 5.17e+05) (cpu for global=0:00:40.3) real=0:00:40.0***
Core Placement runtime cpu: 0:00:27.4 real: 0:00:28.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:02:15, real=0:02:15)
move report: preRPlace moves 31866 insts, mean move: 10.73 um, max move: 79.20 um
	max move on inst (FILLER_52886): (2712.00, 4671.00) --> (2692.80, 4611.00)
Placement tweakage begins.
wire length = 1.083e+06 = 5.641e+05 H + 5.186e+05 V
wire length = 1.017e+06 = 4.990e+05 H + 5.180e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 13865 insts, mean move: 14.87 um, max move: 74.40 um
	max move on inst (U_1/U_11/MAPPING/UFIFORAM/U188): (1701.60, 3591.00) --> (1776.00, 3591.00)
move report: rPlace moves 40768 insts, mean move: 12.72 um, max move: 84.00 um
	max move on inst (FILLER_86257): (2244.00, 4311.00) --> (2328.00, 4311.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        72.00 um
  inst (U_0/U_2/U101) with max move: (2385.6, 1311) -> (2457.6, 1311)
  mean    (X+Y) =        17.43 um
Total instances flipped for WireLenOpt: 67
Total instances flipped, including legalization: 632
Total instances moved : 3076
*** cpu=0:05:03   mem=397.1M  mem(used)=0.0M***
Total net length = 1.016e+06 (4.990e+05 5.169e+05) (ext = 2.257e+04)
*** End of Placement (cpu=0:05:46, real=0:05:46, mem=397.1M) ***
default core: bins with density >  0.75 = 7.42 % ( 19 / 256 )
*** Free Virtual Timing Model ...(mem=397.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 397.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.248e+06um = 6.201e+05H + 6.278e+05V
Usage: (9.2%H 10.5%V) = (7.447e+05um 1.083e+06um) = (62052 36079)
Obstruct: 139 = 48 (0.1%H) + 91 (0.1%V)
Overflow: 352 = 0 (0.00% H) + 352 (0.53% V)

Phase 1b route (0:00:00.0 397.1M):
Usage: (9.2%H 10.5%V) = (7.423e+05um 1.083e+06um) = (61860 36077)
Overflow: 333 = 0 (0.00% H) + 333 (0.50% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.406e+05um 1.086e+06um) = (61715 36203)
Overflow: 289 = 0 (0.00% H) + 289 (0.44% V)

Phase 1d route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.409e+05um 1.087e+06um) = (61743 36231)
Overflow: 239 = 0 (0.00% H) + 239 (0.36% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.414e+05um 1.089e+06um) = (61785 36289)
Overflow: 181 = 0 (0.00% H) + 181 (0.27% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.431e+05um 1.091e+06um) = (61922 36366)
Overflow: 99 = 0 (0.00% H) + 99 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	85	 0.13%
--------------------------------------
  0:	0	 0.00%	1436	 2.18%
  1:	8	 0.01%	1638	 2.48%
  2:	25	 0.04%	2646	 4.01%
  3:	138	 0.21%	5245	 7.95%
  4:	490	 0.74%	9040	13.70%
  5:	1271	 1.93%	44931	68.10%
  6:	2879	 4.36%	0	 0.00%
  7:	5059	 7.66%	0	 0.00%
  8:	8013	12.14%	0	 0.00%
  9:	9912	15.01%	0	 0.00%
 10:	35070	53.12%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 14:	1576	 2.39%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=1.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.2%H 10.6%V) = (7.431e+05um 1.091e+06um) = (61922 36366)
Overflow: 99 = 0 (0.00% H) + 99 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	85	 0.13%
--------------------------------------
  0:	0	 0.00%	1436	 2.18%
  1:	8	 0.01%	1638	 2.48%
  2:	25	 0.04%	2646	 4.01%
  3:	138	 0.21%	5245	 7.95%
  4:	490	 0.74%	9040	13.70%
  5:	1271	 1.93%	44931	68.10%
  6:	2879	 4.36%	0	 0.00%
  7:	5059	 7.66%	0	 0.00%
  8:	8013	12.14%	0	 0.00%
  9:	9912	15.01%	0	 0.00%
 10:	35070	53.12%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 14:	1576	 2.39%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.262e+06um, number of vias: 29194
M1(H) length: 0.000e+00um, number of vias: 15518
M2(V) length: 6.467e+05um, number of vias: 13676
M3(H) length: 6.158e+05um
*** Completed Phase 2 route (0:00:00.9 397.1M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=397.1M) ***

Extraction called for design 'BENC' of instances=156374 and nets=5199 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 397.121M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 397.1M) ***
*info: Start fixing DRV (Mem = 397.12M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (397.1M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 478 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.4, MEM=397.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.593677
Start fixing design rules ... (0:00:01.4 397.1M)
Done fixing design rule (0:00:04.2 397.1M)

Summary:
242 buffers added on 211 nets (with 22 drivers resized)

Density after buffering = 0.596242
*** Completed dpFixDRCViolation (0:00:05.6 397.1M)

Re-routed 468 nets
Extraction called for design 'BENC' of instances=156616 and nets=5441 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 397.121M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 397.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    138
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:07, Mem = 397.12M).
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 397.1M **
*** Starting optFanout (397.1M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 478 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.4, MEM=397.1M) ***
Start fixing timing ... (0:00:01.4 397.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.6 397.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.596242
*** Completed optFanout (0:00:03.0 397.1M)

**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 397.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 59.624% **

*** starting 1-st reclaim pass: 3949 instances 
*** starting 2-nd reclaim pass: 3899 instances 
*** starting 3-rd reclaim pass: 215 instances 


** Area Reclaim Summary: Buffer Deletion = 46 Declone = 4 Downsize = 20 **
** Density Change = 0.057% **
** Density after area reclaim = 59.567% **
*** Finished Area Reclaim (0:00:04.1) ***
density before resizing = 59.567%
* summary of transition time violation fixes:
*summary:     13 instances changed cell type
density after resizing = 59.573%
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.266e+06um = 6.322e+05H + 6.343e+05V
Usage: (9.4%H 10.7%V) = (7.572e+05um 1.100e+06um) = (63101 36640)
Obstruct: 139 = 48 (0.1%H) + 91 (0.1%V)
Overflow: 367 = 0 (0.00% H) + 367 (0.56% V)

Phase 1b route (0:00:00.0 397.1M):
Usage: (9.3%H 10.7%V) = (7.549e+05um 1.099e+06um) = (62913 36638)
Overflow: 349 = 0 (0.00% H) + 349 (0.53% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.3%H 10.7%V) = (7.537e+05um 1.103e+06um) = (62807 36766)
Overflow: 304 = 0 (0.00% H) + 304 (0.46% V)

Phase 1d route (0:00:00.0 397.1M):
Usage: (9.3%H 10.7%V) = (7.540e+05um 1.104e+06um) = (62836 36797)
Overflow: 251 = 0 (0.00% H) + 251 (0.38% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.3%H 10.8%V) = (7.546e+05um 1.106e+06um) = (62884 36853)
Overflow: 190 = 0 (0.00% H) + 190 (0.29% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.4%H 10.8%V) = (7.564e+05um 1.109e+06um) = (63033 36941)
Overflow: 97 = 0 (0.00% H) + 97 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	11	 0.02%
 -1:	0	 0.00%	81	 0.12%
--------------------------------------
  0:	0	 0.00%	1517	 2.30%
  1:	5	 0.01%	1663	 2.52%
  2:	18	 0.03%	2695	 4.08%
  3:	114	 0.17%	5209	 7.90%
  4:	568	 0.86%	9024	13.68%
  5:	1352	 2.05%	44831	67.95%
  6:	2933	 4.44%	0	 0.00%
  7:	5207	 7.89%	0	 0.00%
  8:	7992	12.11%	0	 0.00%
  9:	9783	14.82%	0	 0.00%
 10:	34893	52.85%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 14:	1576	 2.39%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=0.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.4%H 10.8%V) = (7.564e+05um 1.109e+06um) = (63033 36941)
Overflow: 97 = 0 (0.00% H) + 97 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	11	 0.02%
 -1:	0	 0.00%	81	 0.12%
--------------------------------------
  0:	0	 0.00%	1517	 2.30%
  1:	5	 0.01%	1663	 2.52%
  2:	18	 0.03%	2695	 4.08%
  3:	114	 0.17%	5209	 7.90%
  4:	568	 0.86%	9024	13.68%
  5:	1352	 2.05%	44831	67.95%
  6:	2933	 4.44%	0	 0.00%
  7:	5207	 7.89%	0	 0.00%
  8:	7992	12.11%	0	 0.00%
  9:	9783	14.82%	0	 0.00%
 10:	34893	52.85%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 14:	1576	 2.39%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.283e+06um, number of vias: 29636
M1(H) length: 0.000e+00um, number of vias: 15858
M2(V) length: 6.544e+05um, number of vias: 13778
M3(H) length: 6.282e+05um
*** Completed Phase 2 route (0:00:00.9 397.1M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=397.1M) ***

Extraction called for design 'BENC' of instances=156566 and nets=5391 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 397.121M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 397.1M) ***
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 397.1M **
*** Timing Is met
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 397.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=397.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=397.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=397.1M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=156563 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4906 #term=15932 #term/net=3.25, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 156563 single + 0 double + 0 multi
Total standard cell length = 436.9368 (mm), area = 13.1081 (mm^2)
Average module density = 0.608.
Density for the design = 0.608.
       = stdcell_area 182057 (13108104 um^2) / alloc_area 299255 (21546374 um^2).
Pin Density = 0.088.
            = total # of pins 15932 / total Instance area 182057.
Identified 151710 spare or floating instances, with no clusters.
Iteration 16: Total net bbox = 1.084e+06 (5.45e+05 5.38e+05)
              Est.  stn bbox = 1.287e+06 (6.52e+05 6.35e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 397.1M
Iteration 17: Total net bbox = 9.922e+05 (5.28e+05 4.65e+05)
              Est.  stn bbox = 1.183e+06 (6.28e+05 5.54e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 397.1M
Iteration 18: Total net bbox = 9.922e+05 (5.28e+05 4.65e+05)
              Est.  stn bbox = 1.183e+06 (6.28e+05 5.54e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 397.1M
Iteration 19: Total net bbox = 1.035e+06 (5.49e+05 4.86e+05)
              Est.  stn bbox = 1.229e+06 (6.51e+05 5.78e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 397.1M
Iteration 20: Total net bbox = 1.035e+06 (5.49e+05 4.86e+05)
              Est.  stn bbox = 1.229e+06 (6.51e+05 5.78e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 397.1M
Iteration 21: Total net bbox = 1.103e+06 (5.81e+05 5.22e+05)
              Est.  stn bbox = 1.298e+06 (6.84e+05 6.14e+05)
              cpu = 0:00:09.0 real = 0:00:09.0 mem = 397.1M
Iteration 22: Total net bbox = 1.105e+06 (5.77e+05 5.29e+05)
              Est.  stn bbox = 1.301e+06 (6.80e+05 6.21e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 397.1M
*** cost = 1.105e+06 (5.77e+05 5.29e+05) (cpu for global=0:00:27.0) real=0:00:27.0***
Core Placement runtime cpu: 0:00:17.4 real: 0:00:18.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:43.6, real=0:00:43.0)
move report: preRPlace moves 16444 insts, mean move: 5.17 um, max move: 58.80 um
	max move on inst (U_1/U_11/MAPPING/UWFC/WPU1/binary_r_reg[3]): (2035.20, 4371.00) --> (2006.40, 4401.00)
Placement tweakage begins.
wire length = 1.105e+06 = 5.750e+05 H + 5.301e+05 V
wire length = 1.040e+06 = 5.104e+05 H + 5.294e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 13791 insts, mean move: 14.84 um, max move: 105.60 um
	max move on inst (FILLER_11995): (2150.40, 4011.00) --> (2256.00, 4011.00)
move report: rPlace moves 25664 insts, mean move: 10.19 um, max move: 92.40 um
	max move on inst (FILLER_101602): (2239.20, 4371.00) --> (2301.60, 4341.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        72.00 um
  inst (U_0/U_1/U68) with max move: (2726.4, 1581) -> (2798.4, 1581)
  mean    (X+Y) =        17.35 um
Total instances flipped for WireLenOpt: 67
Total instances flipped, including legalization: 767
Total instances moved : 3055
*** cpu=0:03:33   mem=397.1M  mem(used)=0.0M***
Total net length = 1.038e+06 (5.104e+05 5.279e+05) (ext = 1.915e+04)
*** End of Placement (cpu=0:04:04, real=0:04:04, mem=397.1M) ***
default core: bins with density >  0.75 = 7.03 % ( 18 / 256 )
*** Free Virtual Timing Model ...(mem=397.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:10:21, real = 0:10:21, mem = 397.1M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 156563
*info: Unplaced = 0
Placement Density:59.57%(13108104/22003488)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 09:25:54 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteConnectBlockPin set to false
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 606.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 156566 components
  156563 core components: 0 unplaced, 155997 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 313174 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 314
  Number of Followpin connections: 157
End power routing: cpu: 0:00:03, real: 0:00:04, peak: 606.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 09:26:00 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 09:26:00 2011

sroute post-processing starts at Tue Apr 26 09:26:00 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 09:26:00 2011


sroute: Total CPU time used = 0:0:8
sroute: Total Real time used = 0:0:8
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 397.12 megs
<CMD> trialRoute
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.243e+06um = 6.189e+05H + 6.243e+05V
Usage: (9.2%H 10.6%V) = (7.458e+05um 1.088e+06um) = (62147 36254)
Obstruct: 153 = 48 (0.1%H) + 105 (0.2%V)
Overflow: 347 = 0 (0.00% H) + 347 (0.53% V)

Phase 1b route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.437e+05um 1.088e+06um) = (61974 36253)
Overflow: 334 = 0 (0.00% H) + 334 (0.51% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.424e+05um 1.092e+06um) = (61867 36377)
Overflow: 298 = 0 (0.00% H) + 298 (0.45% V)

Phase 1d route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.429e+05um 1.093e+06um) = (61910 36409)
Overflow: 243 = 0 (0.00% H) + 243 (0.37% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.435e+05um 1.095e+06um) = (61961 36474)
Overflow: 182 = 0 (0.00% H) + 182 (0.28% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=0.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.258e+06um, number of vias: 29902
M1(H) length: 0.000e+00um, number of vias: 15902
M2(V) length: 6.431e+05um, number of vias: 14000
M3(H) length: 6.145e+05um
*** Completed Phase 2 route (0:00:00.9 397.1M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=397.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.243e+06um = 6.189e+05H + 6.243e+05V
Usage: (9.2%H 10.6%V) = (7.458e+05um 1.088e+06um) = (62147 36254)
Obstruct: 153 = 48 (0.1%H) + 105 (0.2%V)
Overflow: 347 = 0 (0.00% H) + 347 (0.53% V)

Phase 1b route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.437e+05um 1.088e+06um) = (61974 36253)
Overflow: 334 = 0 (0.00% H) + 334 (0.51% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.424e+05um 1.092e+06um) = (61867 36377)
Overflow: 298 = 0 (0.00% H) + 298 (0.45% V)

Phase 1d route (0:00:00.1 397.1M):
Usage: (9.2%H 10.6%V) = (7.429e+05um 1.093e+06um) = (61910 36409)
Overflow: 243 = 0 (0.00% H) + 243 (0.37% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.435e+05um 1.095e+06um) = (61961 36474)
Overflow: 182 = 0 (0.00% H) + 182 (0.28% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=0.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.258e+06um, number of vias: 29902
M1(H) length: 0.000e+00um, number of vias: 15902
M2(V) length: 6.431e+05um, number of vias: 14000
M3(H) length: 6.145e+05um
*** Completed Phase 2 route (0:00:00.9 397.1M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=397.1M) ***

Extraction called for design 'BENC' of instances=156566 and nets=5391 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 397.121M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 74.969  | 74.969  | 78.877  |   N/A   |   N/A   | 82.107  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.573%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.62 sec
Total Real time: 6.0 sec
Total Memory Usage: 397.121094 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 397.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=397.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 74.969  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.573%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 397.1M **
*info: Start fixing DRV (Mem = 397.12M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 397.12M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=397.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 74.969  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.573%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 397.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 397.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 74.969  | 74.969  | 78.877  |   N/A   |   N/A   | 82.107  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.573%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 397.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=397.1M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=397.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 397.121M)

Start to trace clock trees ...
*** Begin Tracer (mem=397.1M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=397.1M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.8, real=0:00:00.0, mem=397.1M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.243e+06um = 6.189e+05H + 6.243e+05V
Usage: (9.2%H 10.6%V) = (7.458e+05um 1.088e+06um) = (62147 36254)
Obstruct: 153 = 48 (0.1%H) + 105 (0.2%V)
Overflow: 347 = 0 (0.00% H) + 347 (0.53% V)

Phase 1b route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.437e+05um 1.088e+06um) = (61974 36253)
Overflow: 334 = 0 (0.00% H) + 334 (0.51% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.424e+05um 1.092e+06um) = (61867 36377)
Overflow: 298 = 0 (0.00% H) + 298 (0.45% V)

Phase 1d route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.429e+05um 1.093e+06um) = (61910 36409)
Overflow: 243 = 0 (0.00% H) + 243 (0.37% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.435e+05um 1.095e+06um) = (61961 36474)
Overflow: 182 = 0 (0.00% H) + 182 (0.28% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=0.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.258e+06um, number of vias: 29902
M1(H) length: 0.000e+00um, number of vias: 15902
M2(V) length: 6.431e+05um, number of vias: 14000
M3(H) length: 6.145e+05um
*** Completed Phase 2 route (0:00:00.9 397.1M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=397.1M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.243e+06um = 6.189e+05H + 6.243e+05V
Usage: (9.2%H 10.6%V) = (7.458e+05um 1.088e+06um) = (62147 36254)
Obstruct: 153 = 48 (0.1%H) + 105 (0.2%V)
Overflow: 347 = 0 (0.00% H) + 347 (0.53% V)

Phase 1b route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.437e+05um 1.088e+06um) = (61974 36253)
Overflow: 334 = 0 (0.00% H) + 334 (0.51% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.424e+05um 1.092e+06um) = (61867 36377)
Overflow: 298 = 0 (0.00% H) + 298 (0.45% V)

Phase 1d route (0:00:00.0 397.1M):
Usage: (9.2%H 10.6%V) = (7.429e+05um 1.093e+06um) = (61910 36409)
Overflow: 243 = 0 (0.00% H) + 243 (0.37% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.435e+05um 1.095e+06um) = (61961 36474)
Overflow: 182 = 0 (0.00% H) + 182 (0.28% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=0.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.2%H 10.7%V) = (7.453e+05um 1.097e+06um) = (62110 36563)
Overflow: 96 = 0 (0.00% H) + 96 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	80	 0.12%
--------------------------------------
  0:	0	 0.00%	1443	 2.19%
  1:	8	 0.01%	1597	 2.42%
  2:	17	 0.03%	2648	 4.01%
  3:	107	 0.16%	5343	 8.10%
  4:	476	 0.72%	9127	13.84%
  5:	1367	 2.07%	44768	67.87%
  6:	2838	 4.30%	0	 0.00%
  7:	5081	 7.70%	0	 0.00%
  8:	8145	12.34%	0	 0.00%
  9:	9817	14.87%	0	 0.00%
 10:	35009	53.03%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.258e+06um, number of vias: 29902
M1(H) length: 0.000e+00um, number of vias: 15902
M2(V) length: 6.431e+05um, number of vias: 14000
M3(H) length: 6.145e+05um
*** Completed Phase 2 route (0:00:00.9 397.1M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.0 mem=397.1M) ***

Extraction called for design 'BENC' of instances=156566 and nets=5391 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 397.121M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 73.416  | 73.416  | 80.602  |   N/A   |   N/A   | 80.769  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.573%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.62 sec
Total Real time: 6.0 sec
Total Memory Usage: 397.121094 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'BENC' of instances=156566 and nets=5391 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 397.121M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 397.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=397.1M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:22:40, mem=397.1M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 397.1M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -39.100 ns 
 TNS         : -43.295 ns 
 Viol paths  : 11 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.8, REAL=0:00:01.0, totSessionCpu=0:22:41, mem=397.1M)
Setting analysis mode to setup ...
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   73.416 ns     73.416 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 73.416 ns 
 reg2reg WS  : 73.416 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 73.416 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:04.4, REAL=0:00:04.0, totSessionCpu=0:22:44, mem=397.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 73.416  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -39.100 |
|           TNS (ns):| -44.754 |
|    Violating Paths:|   32    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.573%
------------------------------------------------------------
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:05.2, REAL=0:00:05.0, totSessionCpu=0:22:45, mem=397.1M)
Density before buffering = 0.596 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 0: Hold WNS: -39.100 Hold TNS: -43.295 #Viol Endpoints: 11 CPU: 0:04:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 65 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 1: Hold WNS: -38.487 Hold TNS: -39.656 #Viol Endpoints: 4 CPU: 0:04:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 53 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 2: Hold WNS: -37.716 Hold TNS: -37.875 #Viol Endpoints: 2 CPU: 0:04:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 47 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 3: Hold WNS: -37.063 Hold TNS: -37.063 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 35 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 4: Hold WNS: -36.551 Hold TNS: -36.551 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 33 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 5: Hold WNS: -36.051 Hold TNS: -36.051 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 6: Hold WNS: -35.630 Hold TNS: -35.630 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 30 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 7: Hold WNS: -35.126 Hold TNS: -35.126 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 32 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 8: Hold WNS: -34.638 Hold TNS: -34.638 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 34 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 9: Hold WNS: -34.177 Hold TNS: -34.177 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 36 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 10: Hold WNS: -33.640 Hold TNS: -33.640 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 38 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 11: Hold WNS: -33.247 Hold TNS: -33.247 #Viol Endpoints: 1 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 40 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 12: Hold WNS: -32.645 Hold TNS: -32.645 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 42 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 13: Hold WNS: -32.204 Hold TNS: -32.204 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 44 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 14: Hold WNS: -31.852 Hold TNS: -31.852 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 46 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 15: Hold WNS: -31.419 Hold TNS: -31.419 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 48 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 16: Hold WNS: -31.056 Hold TNS: -31.056 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 50 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 17: Hold WNS: -30.798 Hold TNS: -30.798 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 52 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 18: Hold WNS: -30.529 Hold TNS: -30.529 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 54 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 19: Hold WNS: -30.259 Hold TNS: -30.259 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 20: Hold WNS: -29.982 Hold TNS: -29.982 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 58 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 21: Hold WNS: -29.694 Hold TNS: -29.694 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 60 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 22: Hold WNS: -29.397 Hold TNS: -29.397 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 62 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 23: Hold WNS: -28.650 Hold TNS: -28.650 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 24: Hold WNS: -28.374 Hold TNS: -28.374 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 66 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 25: Hold WNS: -28.038 Hold TNS: -28.038 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 68 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 26: Hold WNS: -27.435 Hold TNS: -27.435 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 70 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 27: Hold WNS: -26.966 Hold TNS: -26.966 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 72 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 28: Hold WNS: -26.532 Hold TNS: -26.532 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 74 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 29: Hold WNS: -26.151 Hold TNS: -26.151 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 76 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 30: Hold WNS: -25.771 Hold TNS: -25.771 #Viol Endpoints: 1 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 78 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 31: Hold WNS: -25.393 Hold TNS: -25.393 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 80 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 32: Hold WNS: -25.017 Hold TNS: -25.017 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 82 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 33: Hold WNS: -24.642 Hold TNS: -24.642 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 84 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 34: Hold WNS: -24.269 Hold TNS: -24.269 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 86 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 35: Hold WNS: -23.898 Hold TNS: -23.898 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 88 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 36: Hold WNS: -23.514 Hold TNS: -23.514 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 90 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 37: Hold WNS: -23.150 Hold TNS: -23.150 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 92 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 38: Hold WNS: -22.788 Hold TNS: -22.788 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 94 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 39: Hold WNS: -22.430 Hold TNS: -22.430 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 96 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 40: Hold WNS: -22.073 Hold TNS: -22.073 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 41: Hold WNS: -21.719 Hold TNS: -21.719 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 100 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 42: Hold WNS: -21.350 Hold TNS: -21.350 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 102 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 43: Hold WNS: -20.994 Hold TNS: -20.994 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 104 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 44: Hold WNS: -20.639 Hold TNS: -20.639 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 106 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 45: Hold WNS: -20.285 Hold TNS: -20.285 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 108 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 46: Hold WNS: -19.932 Hold TNS: -19.932 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 110 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 47: Hold WNS: -19.580 Hold TNS: -19.580 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 112 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1071_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 48: Hold WNS: -19.220 Hold TNS: -19.220 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 114 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1072_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 49: Hold WNS: -18.876 Hold TNS: -18.876 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 116 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1073_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 50: Hold WNS: -18.533 Hold TNS: -18.533 #Viol Endpoints: 1 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 118 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1074_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 51: Hold WNS: -18.193 Hold TNS: -18.193 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 120 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1075_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 52: Hold WNS: -17.854 Hold TNS: -17.854 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 122 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1076_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 53: Hold WNS: -17.502 Hold TNS: -17.502 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 124 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1077_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 54: Hold WNS: -17.168 Hold TNS: -17.168 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 126 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1078_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 55: Hold WNS: -16.822 Hold TNS: -16.822 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 128 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1079_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 56: Hold WNS: -16.495 Hold TNS: -16.495 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 130 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1080_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 57: Hold WNS: -16.145 Hold TNS: -16.145 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 132 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1081_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 58: Hold WNS: -15.828 Hold TNS: -15.828 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 134 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1082_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 59: Hold WNS: -15.513 Hold TNS: -15.513 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 136 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1083_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 60: Hold WNS: -15.199 Hold TNS: -15.199 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 138 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1084_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 61: Hold WNS: -14.883 Hold TNS: -14.883 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 140 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1085_n24/A net U_0/U_4/FE_PHN1017_n24
Iter 62: Hold WNS: -14.678 Hold TNS: -14.678 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 142 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 63: Hold WNS: -14.481 Hold TNS: -14.481 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 144 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 64: Hold WNS: -14.290 Hold TNS: -14.290 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 146 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 65: Hold WNS: -14.076 Hold TNS: -14.076 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 148 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 66: Hold WNS: -13.777 Hold TNS: -13.777 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 150 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 67: Hold WNS: -13.540 Hold TNS: -13.540 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 152 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 68: Hold WNS: -12.908 Hold TNS: -12.908 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 154 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 69: Hold WNS: -12.529 Hold TNS: -12.529 #Viol Endpoints: 1 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 156 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 70: Hold WNS: -12.144 Hold TNS: -12.144 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 158 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 71: Hold WNS: -11.752 Hold TNS: -11.752 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 160 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 72: Hold WNS: -11.352 Hold TNS: -11.352 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 162 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 73: Hold WNS: -10.945 Hold TNS: -10.945 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 164 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 74: Hold WNS: -10.532 Hold TNS: -10.532 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 166 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 75: Hold WNS: -10.116 Hold TNS: -10.116 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 168 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 76: Hold WNS: -9.692 Hold TNS: -9.692 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 170 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 77: Hold WNS: -9.252 Hold TNS: -9.252 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 172 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 78: Hold WNS: -8.834 Hold TNS: -8.834 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 174 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 79: Hold WNS: -8.418 Hold TNS: -8.418 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 176 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 80: Hold WNS: -7.982 Hold TNS: -7.982 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 178 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 81: Hold WNS: -7.557 Hold TNS: -7.557 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 180 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 82: Hold WNS: -7.134 Hold TNS: -7.134 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 182 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 83: Hold WNS: -6.734 Hold TNS: -6.734 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 184 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 84: Hold WNS: -6.323 Hold TNS: -6.323 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 186 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 85: Hold WNS: -5.929 Hold TNS: -5.929 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 188 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 86: Hold WNS: -5.538 Hold TNS: -5.538 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 190 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 87: Hold WNS: -5.150 Hold TNS: -5.150 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 88: Hold WNS: -4.763 Hold TNS: -4.763 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 194 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 89: Hold WNS: -4.363 Hold TNS: -4.363 #Viol Endpoints: 1 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 196 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 90: Hold WNS: -3.970 Hold TNS: -3.970 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 198 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 91: Hold WNS: -3.596 Hold TNS: -3.596 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 200 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 92: Hold WNS: -3.211 Hold TNS: -3.211 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 202 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 93: Hold WNS: -2.845 Hold TNS: -2.845 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 204 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 94: Hold WNS: -2.470 Hold TNS: -2.470 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 206 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 95: Hold WNS: -2.112 Hold TNS: -2.112 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 208 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 96: Hold WNS: -1.755 Hold TNS: -1.755 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 210 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 97: Hold WNS: -1.389 Hold TNS: -1.389 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 212 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 98: Hold WNS: -1.038 Hold TNS: -1.038 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 214 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 99: Hold WNS: -0.677 Hold TNS: -0.677 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 216 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 100: Hold WNS: -0.332 Hold TNS: -0.332 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 218 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 101: Hold WNS: -0.250 Hold TNS: -0.250 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 214 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 102: Hold WNS: -0.191 Hold TNS: -0.191 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 216 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 103: Hold WNS: -0.099 Hold TNS: -0.099 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 214 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN885_n24
Iter 104: Hold WNS: -0.028 Hold TNS: -0.028 #Viol Endpoints: 1 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 216 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.027 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 24.574 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_LEFT_reg[9]/R 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.027 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 24.574 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_LEFT_reg[9]/R 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.027 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 24.574 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_LEFT_reg[9]/R 
--------------------------------------------------- 
Density after buffering = 0.601 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 113 nets for commit
*info: Added a total of 113 cells to fix/reduce hold violation
*info:
*info:           88 cells of type 'CLKBUF3' used
*info:           15 cells of type 'CLKBUF2' used
*info:            2 cells of type 'CLKBUF1' used
*info:            2 cells of type 'BUFX4' used
*info:            6 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:15.0, REAL=0:00:14.0, totSessionCpu=0:22:55, mem=397.1M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:36.1, real=0:00:36.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:36.7   mem=397.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.096e+06 (5.414e+05 5.542e+05) (ext = 1.586e+04)
default core: bins with density >  0.75 = 7.81 % ( 20 / 256 )
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (5103900 5080500)
coreBox:    (350400 51000) (5053950 4731000)

Phase 1a route (0:00:00.1 397.1M):
Est net length = 1.276e+06um = 6.358e+05H + 6.404e+05V
Usage: (9.5%H 10.8%V) = (7.638e+05um 1.111e+06um) = (63649 37012)
Obstruct: 153 = 48 (0.1%H) + 105 (0.2%V)
Overflow: 357 = 0 (0.00% H) + 357 (0.54% V)

Phase 1b route (0:00:00.1 397.1M):
Usage: (9.4%H 10.8%V) = (7.616e+05um 1.111e+06um) = (63471 37012)
Overflow: 340 = 0 (0.00% H) + 340 (0.51% V)

Phase 1c route (0:00:00.0 397.1M):
Usage: (9.4%H 10.8%V) = (7.604e+05um 1.114e+06um) = (63370 37137)
Overflow: 303 = 0 (0.00% H) + 303 (0.46% V)

Phase 1d route (0:00:00.0 397.1M):
Usage: (9.4%H 10.9%V) = (7.610e+05um 1.115e+06um) = (63415 37170)
Overflow: 245 = 0 (0.00% H) + 245 (0.37% V)

Phase 1e route (0:00:00.0 397.1M):
Usage: (9.4%H 10.9%V) = (7.616e+05um 1.117e+06um) = (63465 37234)
Overflow: 185 = 0 (0.00% H) + 185 (0.28% V)

Phase 1f route (0:00:00.0 397.1M):
Usage: (9.5%H 10.9%V) = (7.634e+05um 1.120e+06um) = (63615 37324)
Overflow: 98 = 0 (0.00% H) + 98 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	82	 0.12%
--------------------------------------
  0:	0	 0.00%	1448	 2.20%
  1:	8	 0.01%	1593	 2.41%
  2:	19	 0.03%	2690	 4.08%
  3:	117	 0.18%	5408	 8.20%
  4:	507	 0.77%	9613	14.57%
  5:	1461	 2.21%	44172	66.96%
  6:	2895	 4.39%	0	 0.00%
  7:	5135	 7.78%	0	 0.00%
  8:	8162	12.36%	0	 0.00%
  9:	10156	15.38%	0	 0.00%
 10:	34405	52.11%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%


Global route (cpu=0.3s real=0.0s 397.1M)


*** After '-updateRemainTrks' operation: 

Usage: (9.5%H 10.9%V) = (7.634e+05um 1.120e+06um) = (63615 37324)
Overflow: 98 = 0 (0.00% H) + 98 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	10	 0.02%
 -1:	0	 0.00%	82	 0.12%
--------------------------------------
  0:	0	 0.00%	1448	 2.20%
  1:	8	 0.01%	1593	 2.41%
  2:	19	 0.03%	2690	 4.08%
  3:	117	 0.18%	5408	 8.20%
  4:	507	 0.77%	9613	14.57%
  5:	1461	 2.21%	44172	66.96%
  6:	2895	 4.39%	0	 0.00%
  7:	5135	 7.78%	0	 0.00%
  8:	8162	12.36%	0	 0.00%
  9:	10156	15.38%	0	 0.00%
 10:	34405	52.11%	171	 0.26%
 11:	0	 0.00%	1	 0.00%
 13:	2	 0.00%	0	 0.00%
 14:	1574	 2.38%	0	 0.00%
 15:	1579	 2.39%	4	 0.01%
 19:	0	 0.00%	151	 0.23%
 20:	0	 0.00%	619	 0.94%



*** Completed Phase 1 route (0:00:00.7 397.1M) ***


Total length: 1.291e+06um, number of vias: 30319
M1(H) length: 0.000e+00um, number of vias: 16128
M2(V) length: 6.594e+05um, number of vias: 14191
M3(H) length: 6.314e+05um
*** Completed Phase 2 route (0:00:01.0 397.1M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=397.1M) ***
Peak Memory Usage was 397.1M 
*** Finished trialRoute (cpu=0:00:02.1 mem=397.1M) ***

Extraction called for design 'BENC' of instances=156679 and nets=5504 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 397.121M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.1M)
Number of Loop : 1
Start delay calculation (mem=397.121M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=397.121M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 397.1M) ***
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 397.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 397.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 26.244  | 26.244  | 80.170  |   N/A   |   N/A   | 27.449  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.162  |  0.032  |   N/A   |   N/A   | 12.767  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 397.1M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 397.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=397.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=397.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.244  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 397.1M **
*** Starting optimizing excluded clock nets MEM= 397.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 397.1M) ***
*** Starting optimizing excluded clock nets MEM= 397.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 397.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 397.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 26.244  | 26.244  | 80.170  |   N/A   |   N/A   | 27.449  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.141%
Routing Overflow: 0.00% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 397.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 5806.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_2/U_6/bluewait_reg[4]/CLK 1845.5(ps)
Min trig. edge delay at sink(R): U_0/U_2/CUR_ENC_LEFT_reg[9]/CLK 1454.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1454.9~1845.5(ps)      0~84000(ps)         
Fall Phase Delay               : 1465.5~1797.2(ps)      0~84000(ps)         
Trig. Edge Skew                : 390.6(ps)              300(ps)             
Rise Skew                      : 390.6(ps)              
Fall Skew                      : 331.7(ps)              
Max. Rise Buffer Tran.         : 689.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 671.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 634.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 635.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 141.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 161.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 361.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 362.7(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 5806                   

Max. Local Skew                : 337(ps)                
  U_0/U_1/rndCT_reg[4]/CLK(R)->
  U_0/U_2/CUR_ENC_LEFT_reg[9]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.4)


*** End reportClockTree (cpu=0:00:00.4, real=0:00:01.0, mem=397.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 121812 filler insts (cell FILL / prefix FILLER).
*INFO: Total 121812 filler insts added - prefix FILLER (CPU: 0:00:12.5).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:05.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:05.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 09:27:57 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteFollowPadPin set to true
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 607.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 33 used
Read in 278491 components
  278488 core components: 0 unplaced, 277922 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 557024 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 1 seconds
CPU time for FollowPin 1 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:06, real: 0:00:06, peak: 664.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:13
sroute: Total Real time used = 0:0:14
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 397.71 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 09:28:07 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 09:28:12 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 09:28:12 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       17030      10.77%
#  Metal 2        V       17030       0.58%
#  Metal 3        H       17030       0.47%
#  ------------------------------------------
#  Total                  51090       3.94%
#
#  43 nets (0.78%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 428.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 434.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 435.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 435.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.04%)      2(0.01%)      1(0.01%)   (0.05%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      6(0.01%)      2(0.00%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 1337332 um.
#Total half perimeter of net bounding box = 1093804 um.
#Total wire length on LAYER metal1 = 19344 um.
#Total wire length on LAYER metal2 = 702414 um.
#Total wire length on LAYER metal3 = 615574 um.
#Total number of vias = 25302
#Up-Via Summary (total 25302):
#           
#-----------------------
#  Metal 1        15178
#  Metal 2        10124
#-----------------------
#                 25302 
#
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.05%.
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.00 (Mb)
#Total memory = 428.00 (Mb)
#Peak memory = 455.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 17
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 431.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 431.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 431.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 431.00 (Mb)
#Complete Detail Routing.
#Total wire length = 1349739 um.
#Total half perimeter of net bounding box = 1093804 um.
#Total wire length on LAYER metal1 = 164962 um.
#Total wire length on LAYER metal2 = 693045 um.
#Total wire length on LAYER metal3 = 491732 um.
#Total number of vias = 29349
#Up-Via Summary (total 29349):
#           
#-----------------------
#  Metal 1        17924
#  Metal 2        11425
#-----------------------
#                 29349 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 1.00 (Mb)
#Total memory = 429.00 (Mb)
#Peak memory = 455.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = 32.00 (Mb)
#Total memory = 429.00 (Mb)
#Peak memory = 455.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 09:28:43 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'BENC' of instances=278491 and nets=5504 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 429.6M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0043% (CPU Time= 0:00:00.2  MEM= 429.6M)
Extracted 20.0056% (CPU Time= 0:00:00.3  MEM= 429.6M)
Extracted 30.0037% (CPU Time= 0:00:00.3  MEM= 429.6M)
Extracted 40.0049% (CPU Time= 0:00:00.4  MEM= 429.6M)
Extracted 50.0062% (CPU Time= 0:00:00.5  MEM= 429.6M)
Extracted 60.0043% (CPU Time= 0:00:00.5  MEM= 429.6M)
Extracted 70.0056% (CPU Time= 0:00:00.5  MEM= 429.6M)
Extracted 80.0037% (CPU Time= 0:00:00.6  MEM= 429.6M)
Extracted 90.0049% (CPU Time= 0:00:00.7  MEM= 429.6M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 429.6M)
Nr. Extracted Resistors     : 63606
Nr. Extracted Ground Cap.   : 68617
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 429.609M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 429.6M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 277922
*info: Unplaced = 0
Placement Density:100.00%(22003488/22003488)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'BENC' of instances=278491 and nets=5504 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 429.6M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0043% (CPU Time= 0:00:00.3  MEM= 429.6M)
Extracted 20.0056% (CPU Time= 0:00:00.3  MEM= 429.6M)
Extracted 30.0037% (CPU Time= 0:00:00.3  MEM= 429.6M)
Extracted 40.0049% (CPU Time= 0:00:00.4  MEM= 429.6M)
Extracted 50.0062% (CPU Time= 0:00:00.5  MEM= 429.6M)
Extracted 60.0043% (CPU Time= 0:00:00.5  MEM= 429.6M)
Extracted 70.0056% (CPU Time= 0:00:00.5  MEM= 429.6M)
Extracted 80.0037% (CPU Time= 0:00:00.6  MEM= 429.6M)
Extracted 90.0049% (CPU Time= 0:00:00.7  MEM= 429.6M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 429.6M)
Nr. Extracted Resistors     : 63606
Nr. Extracted Ground Cap.   : 68617
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 429.609M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 429.6M)
Number of Loop : 1
Start delay calculation (mem=429.609M)...
delayCal using detail RC...
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 429.6M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 5019 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=429.609M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 429.6M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 27.866  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 429.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 429.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 27.866  | 27.866  | 80.192  |   N/A   |   N/A   | 29.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 429.6M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 09:28:57 2011

Design Name: BENC
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (5103.9000, 5080.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:28:58 **** Processed 5000 nets (Total 5504)

VC Elapsed Time: 0:00:03.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 09:29:00 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.6  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 429.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 13.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:12.5  MEM: 7.5M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         278491

Ports/Pins                            48
    metal layer metal2                32
    metal layer metal3                16

Nets                               32761
    metal layer metal1              8291
    metal layer metal2             17888
    metal layer metal3              6582

    Via Instances                  29349

Special Nets                         479
    metal layer metal1               475
    metal layer metal2                 4

    Via Instances                    322

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  50
    metal layer metal1                 2
    metal layer metal2                32
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'TBUFX1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'HAX1' is empty.
**WARN: The GDSII cell 'FAX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 127 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.5  MEM= 429.6M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 5019 times net's RC data read were performed.
<CMD> selectInst FILLER_174446
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance CLK__L4_I23 to match row orient.
Flip instance CLK__L4_I21 to match row orient.
Flip instance CLK__L4_I19 to match row orient.
Flip instance CLK__L4_I18 to match row orient.
Flip instance CLK__L4_I17 to match row orient.
Flip instance CLK__L4_I14 to match row orient.
Flip instance CLK__L4_I11 to match row orient.
Flip instance CLK__L4_I10 to match row orient.
Flip instance CLK__L4_I9 to match row orient.
Flip instance CLK__L4_I6 to match row orient.
Flip instance CLK__L4_I4 to match row orient.
Flip instance CLK__L4_I3 to match row orient.
Flip instance CLK__L4_I1 to match row orient.
Flip instance CLK__L3_I2 to match row orient.
Flip instance CLK__L3_I0 to match row orient.
Flip instance CLK__L2_I2 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I2 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I1 to match row orient.
Flip instance U_0/FIESTELCLK__L2_I0 to match row orient.
Flip instance U_0/FIESTELCLK__L1_I0 to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][3] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/wrptr_r2_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/waddr_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/UWFC/WPU1/gray_r_reg[0] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance U_0/U_5/MAPPING/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance U_0/U_0/state_reg[3] to match row orient.
Flip instance U_0/U_0/state_reg[1] to match row orient.
Flip instance U_0/U_1/rndCT_reg[0] to match row orient.
Flip instance U_0/U_1/rndCT_reg[1] to match row orient.
Flip instance U_0/U_1/compileCT_reg[2] to match row orient.
Flip instance U_0/U_1/rndCT_reg[3] to match row orient.
Flip instance U_0/U_1/rndCT_reg[4] to match row orient.
Flip instance U_0/U_1/cD_ENABLE_reg to match row orient.
Flip instance U_0/U_1/cData2_reg[0] to match row orient.
Flip instance U_0/U_1/cData8_reg[5] to match row orient.
Flip instance U_0/U_1/cData8_reg[4] to match row orient.
Flip instance U_0/U_1/cData8_reg[3] to match row orient.
Flip instance U_0/U_1/cData8_reg[2] to match row orient.
Flip instance U_0/U_1/cData8_reg[0] to match row orient.
Flip instance U_0/U_1/cData7_reg[7] to match row orient.
Flip instance U_0/U_1/cData7_reg[5] to match row orient.
Flip instance U_0/U_1/cData7_reg[4] to match row orient.
Flip instance U_0/U_1/cData7_reg[3] to match row orient.
Flip instance U_0/U_1/cData7_reg[0] to match row orient.
Flip instance U_0/U_1/cData6_reg[7] to match row orient.
Flip instance U_0/U_1/cData6_reg[6] to match row orient.
Flip instance U_0/U_1/cData6_reg[3] to match row orient.
Flip instance U_0/U_1/cData6_reg[2] to match row orient.
Flip instance U_0/U_1/cData6_reg[0] to match row orient.
Flip instance U_0/U_1/cData5_reg[6] to match row orient.
Flip instance U_0/U_1/cData5_reg[3] to match row orient.
Flip instance U_0/U_1/cData5_reg[2] to match row orient.
Flip instance U_0/U_1/cData5_reg[1] to match row orient.
Flip instance U_0/U_1/cData4_reg[7] to match row orient.
Flip instance U_0/U_1/cData4_reg[6] to match row orient.
Flip instance U_0/U_1/cData4_reg[5] to match row orient.
Flip instance U_0/U_1/cData4_reg[4] to match row orient.
Flip instance U_0/U_1/cData3_reg[7] to match row orient.
Flip instance U_0/U_1/cData3_reg[3] to match row orient.
Flip instance U_0/U_1/cData3_reg[2] to match row orient.
Flip instance U_0/U_1/cData3_reg[0] to match row orient.
Flip instance U_0/U_1/cData1_reg[4] to match row orient.
Flip instance U_0/U_1/cData1_reg[3] to match row orient.
Flip instance U_0/U_1/cData1_reg[1] to match row orient.
Flip instance U_0/U_1/cData1_reg[0] to match row orient.
Flip instance U_0/U_1/CompData2_reg[62] to match row orient.
Flip instance U_0/U_1/CompData2_reg[61] to match row orient.
Flip instance U_0/U_1/CompData2_reg[56] to match row orient.
Flip instance U_0/U_1/CompData2_reg[55] to match row orient.
Flip instance U_0/U_1/CompData2_reg[53] to match row orient.
Flip instance U_0/U_1/CompData2_reg[52] to match row orient.
Flip instance U_0/U_1/CompData2_reg[50] to match row orient.
Flip instance U_0/U_1/CompData2_reg[49] to match row orient.
Flip instance U_0/U_1/CompData2_reg[47] to match row orient.
Flip instance U_0/U_1/CompData2_reg[46] to match row orient.
Flip instance U_0/U_1/CompData2_reg[45] to match row orient.
Flip instance U_0/U_1/CompData2_reg[43] to match row orient.
Flip instance U_0/U_1/CompData2_reg[41] to match row orient.
Flip instance U_0/U_1/CompData2_reg[37] to match row orient.
Flip instance U_0/U_1/CompData2_reg[36] to match row orient.
Flip instance U_0/U_1/CompData2_reg[33] to match row orient.
Flip instance U_0/U_1/CompData2_reg[32] to match row orient.
Flip instance U_0/U_1/CompData2_reg[31] to match row orient.
Flip instance U_0/U_1/CompData2_reg[25] to match row orient.
Flip instance U_0/U_1/CompData2_reg[17] to match row orient.
Flip instance U_0/U_1/CompData2_reg[14] to match row orient.
Flip instance U_0/U_1/CompData2_reg[5] to match row orient.
Flip instance U_0/U_1/CompData2_reg[4] to match row orient.
Flip instance U_0/U_1/CompData2_reg[3] to match row orient.
Flip instance U_0/U_1/CompData2_reg[1] to match row orient.
Flip instance U_0/U_1/CompData2_reg[0] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[0] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[0] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[15] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[15] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[29] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[29] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[23] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[23] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[17] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[6] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[4] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[11] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[18] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[31] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[1] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[27] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[19] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[7] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[8] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[8] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[5] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[20] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[20] to match row orient.
Flip instance U_0/U_2/CUR_ENC_RIGHT_reg[30] to match row orient.
Flip instance U_0/U_2/CUR_ENC_LEFT_reg[30] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[3] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[5] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[15] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[17] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[21] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[23] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[25] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[0] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[2] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[4] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[8] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[10] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[12] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[16] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[18] to match row orient.
Flip instance U_0/U_3/ENC_RIGHT_reg[26] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[1] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[7] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[9] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[13] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[15] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[17] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[19] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[21] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[23] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[25] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[27] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[2] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[4] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[8] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[12] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[14] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[18] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[20] to match row orient.
Flip instance U_0/U_3/ENC_LEFT_reg[24] to match row orient.
Flip instance U_0/U_4/CUR_CNT_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/empty_flag_r_reg to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/raddr_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/raddr_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance U_1/U_5/MAPPING/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance U_1/U_8/ctr1_reg[0] to match row orient.
Flip instance U_2/U_4/bluewait_reg[2] to match row orient.
Flip instance U_2/U_4/bluewait_reg[4] to match row orient.
Flip instance U_2/U_4/cnt4_reg[0] to match row orient.
Flip instance U_2/U_2/swcnt_reg[14] to match row orient.
Flip instance U_2/U_2/swcnt_reg[5] to match row orient.
Flip instance U_2/U_2/swcnt_reg[6] to match row orient.
Flip instance U_2/U_2/swcnt_reg[7] to match row orient.
Flip instance U_2/U_2/swcnt_reg[9] to match row orient.
Flip instance U_2/U_2/swcnt_reg[10] to match row orient.
Flip instance U_2/U_2/swcnt_reg[12] to match row orient.
Flip instance U_2/U_2/cnt32_reg[0] to match row orient.
Flip instance U_2/U_2/cnt8_reg[3] to match row orient.
Flip instance U_2/U_2/state_reg[1] to match row orient.
Flip instance U_2/U_2/cnt8_reg[0] to match row orient.
Flip instance U_2/U_2/cnt8_reg[2] to match row orient.
Flip instance U_2/U_2/cnt32_reg[1] to match row orient.
Flip instance U_2/U_2/READ_EN_reg to match row orient.
Flip instance U_2/U_1/waitcnt_reg[0] to match row orient.
Flip instance U_2/U_1/waittx_reg to match row orient.
Flip instance U_2/U_1/waitcnt_reg[1] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[9] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[10] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[11] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[12] to match row orient.
Flip instance U_2/U_1/waitcnt_reg[13] to match row orient.
Flip instance U_2/U_6/bluewait_reg[12] to match row orient.
Flip instance U_2/U_6/bluewait_reg[3] to match row orient.
Flip instance U_2/U_6/bluewait_reg[0] to match row orient.
Flip instance U_2/U_6/bluewait_reg[1] to match row orient.
Flip instance U_2/U_6/bluewait_reg[2] to match row orient.
Flip instance U_2/U_6/bluewait_reg[4] to match row orient.
Flip instance U_2/U_6/bluewait_reg[5] to match row orient.
Flip instance U_2/U_6/bluewait_reg[6] to match row orient.
Flip instance U_2/U_6/bluewait_reg[7] to match row orient.
Flip instance U_2/U_6/bluewait_reg[10] to match row orient.
Flip instance U_2/U_6/bluewait_reg[11] to match row orient.
Flip instance U_2/U_6/txbuff_reg[1] to match row orient.
Flip instance U_2/U_6/txbuff_reg[2] to match row orient.
Flip instance U_2/U_6/txbuff_reg[5] to match row orient.
Flip instance U_2/U_6/txbuff_reg[6] to match row orient.
Flip instance U_2/U_6/txbuff_reg[7] to match row orient.
Flip instance U_2/U_6/cnt8_reg[2] to match row orient.
Flip instance U_2/U_6/stop_reg to match row orient.
Flip instance U_4/icnt8_reg[0] to match row orient.
Flip instance U_4/icnt8_reg[2] to match row orient.
Flip instance U_4/state_reg[0] to match row orient.
Flip instance U_4/WADDR_reg[2] to match row orient.
Flip instance U_4/WADDR_reg[4] to match row orient.
Flip instance U_4/WADDR_reg[5] to match row orient.
Flip instance U_4/WADDR_reg[7] to match row orient.
Flip instance U_4/WADDR_reg[8] to match row orient.
Flip instance U_4/WADDR_reg[10] to match row orient.
Flip instance U_4/WADDR_reg[11] to match row orient.
Flip instance U_4/PRADDR_reg[0] to match row orient.
Flip instance U_4/PRADDR_reg[3] to match row orient.
Flip instance U_4/PRADDR_reg[4] to match row orient.
Flip instance U_4/PRADDR_reg[6] to match row orient.
Flip instance U_4/PRADDR_reg[9] to match row orient.
Flip instance U_4/PRADDR_reg[10] to match row orient.
Flip instance U_4/PRADDR_reg[11] to match row orient.
Flip instance U_4/RADDR_reg[11] to match row orient.
Flip instance U_4/RADDR_reg[10] to match row orient.
Flip instance U_4/RADDR_reg[1] to match row orient.
Flip instance U_4/RADDR_reg[2] to match row orient.
Flip instance U_4/RADDR_reg[5] to match row orient.
Flip instance U_4/RADDR_reg[8] to match row orient.
Flip instance U_4/RADDR_reg[9] to match row orient.
Flip instance CLK__L4_I25 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 429.6M)
Number of Loop : 1
Start delay calculation (mem=429.609M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=429.609M 0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 429.6M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 306 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.4) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=429.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=429.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=429.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=278182 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4713 #term=15546 #term/net=3.30, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 278182 single + 0 double + 0 multi
Total standard cell length = 727.7736 (mm), area = 21.8332 (mm^2)
Average module density = 0.601.
Density for the design = 0.601.
       = stdcell_area 303239 (21833208 um^2) / alloc_area 504867 (36350406 um^2).
Pin Density = 0.051.
            = total # of pins 15546 / total Instance area 303239.
Identified 273522 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.433e+06 (8.38e+05 5.96e+05)
              Est.  stn bbox = 1.433e+06 (8.38e+05 5.96e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 429.6M
Iteration  2: Total net bbox = 1.433e+06 (8.38e+05 5.96e+05)
              Est.  stn bbox = 1.433e+06 (8.38e+05 5.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 429.6M
Iteration  3: Total net bbox = 1.433e+06 (8.38e+05 5.96e+05)
              Est.  stn bbox = 1.433e+06 (8.38e+05 5.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 429.6M
Iteration  4: Total net bbox = 1.433e+06 (8.38e+05 5.96e+05)
              Est.  stn bbox = 1.433e+06 (8.38e+05 5.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 429.6M
Iteration  5: Total net bbox = 9.930e+05 (5.42e+05 4.51e+05)
              Est.  stn bbox = 9.930e+05 (5.42e+05 4.51e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 429.6M
Iteration  6: Total net bbox = 9.825e+05 (5.38e+05 4.44e+05)
              Est.  stn bbox = 9.825e+05 (5.38e+05 4.44e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 429.6M
Iteration  7: Total net bbox = 1.051e+06 (5.77e+05 4.74e+05)
              Est.  stn bbox = 1.270e+06 (7.00e+05 5.70e+05)
              cpu = 0:00:04.6 real = 0:00:04.0 mem = 429.6M
Iteration  8: Total net bbox = 1.051e+06 (5.77e+05 4.74e+05)
              Est.  stn bbox = 1.270e+06 (7.00e+05 5.70e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 429.6M
Iteration  9: Total net bbox = 1.170e+06 (6.34e+05 5.36e+05)
              Est.  stn bbox = 1.411e+06 (7.68e+05 6.43e+05)
              cpu = 0:00:06.4 real = 0:00:07.0 mem = 429.6M
Iteration 10: Total net bbox = 1.170e+06 (6.34e+05 5.36e+05)
              Est.  stn bbox = 1.411e+06 (7.68e+05 6.43e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 429.6M
Iteration 11: Total net bbox = 1.212e+06 (6.51e+05 5.60e+05)
              Est.  stn bbox = 1.462e+06 (7.89e+05 6.73e+05)
              cpu = 0:00:07.9 real = 0:00:08.0 mem = 429.6M
Iteration 12: Total net bbox = 1.212e+06 (6.51e+05 5.60e+05)
              Est.  stn bbox = 1.462e+06 (7.89e+05 6.73e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 429.6M
Iteration 13: Total net bbox = 1.260e+06 (6.74e+05 5.86e+05)
              Est.  stn bbox = 1.517e+06 (8.14e+05 7.03e+05)
              cpu = 0:00:08.7 real = 0:00:09.0 mem = 429.6M
Iteration 14: Total net bbox = 1.260e+06 (6.74e+05 5.86e+05)
              Est.  stn bbox = 1.517e+06 (8.14e+05 7.03e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 429.6M
Iteration 15: Total net bbox = 1.365e+06 (7.20e+05 6.45e+05)
              Est.  stn bbox = 1.627e+06 (8.63e+05 7.64e+05)
              cpu = 0:00:11.7 real = 0:00:12.0 mem = 429.6M
Iteration 16: Total net bbox = 1.359e+06 (7.12e+05 6.48e+05)
              Est.  stn bbox = 1.621e+06 (8.55e+05 7.67e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 429.6M
*** cost = 1.359e+06 (7.12e+05 6.48e+05) (cpu for global=0:00:49.6) real=0:00:49.0***
Core Placement runtime cpu: 0:00:32.5 real: 0:00:32.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:04:12, real=0:04:11)
move report: preRPlace moves 36463 insts, mean move: 12.11 um, max move: 81.60 um
	max move on inst (FILLER_74573): (5208.00, 6051.00) --> (5186.40, 5991.00)
Placement tweakage begins.
wire length = 1.358e+06 = 7.098e+05 H + 6.486e+05 V
wire length = 1.289e+06 = 6.405e+05 H + 6.482e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 14984 insts, mean move: 14.30 um, max move: 76.80 um
	max move on inst (FILLER_112897): (3628.80, 5901.00) --> (3705.60, 5901.00)
move report: rPlace moves 47919 insts, mean move: 13.26 um, max move: 81.60 um
	max move on inst (FILLER_74573): (5208.00, 6051.00) --> (5186.40, 5991.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        74.40 um
  inst (U_4/sub_129/U10) with max move: (5191.2, 2751) -> (5265.6, 2751)
  mean    (X+Y) =        18.14 um
Total instances flipped for WireLenOpt: 67
Total instances flipped, including legalization: 736
Total instances moved : 2885
*** cpu=0:14:21   mem=437.1M  mem(used)=7.5M***
Total net length = 1.288e+06 (6.405e+05 6.473e+05) (ext = 2.588e+04)
*** End of Placement (cpu=0:15:16, real=0:15:16, mem=437.1M) ***
default core: bins with density >  0.75 = 1.36 % ( 6 / 441 )
*** Free Virtual Timing Model ...(mem=437.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 437.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.589e+06um = 7.918e+05H + 7.976e+05V
Usage: (7.1%H 7.5%V) = (9.317e+05um 1.263e+06um) = (77529 42079)
Obstruct: 143 = 44 (0.0%H) + 99 (0.1%V)
Overflow: 304 = 0 (0.00% H) + 304 (0.28% V)

Phase 1b route (0:00:00.0 437.1M):
Usage: (7.1%H 7.5%V) = (9.291e+05um 1.263e+06um) = (77317 42079)
Overflow: 287 = 0 (0.00% H) + 287 (0.27% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.0%H 7.6%V) = (9.275e+05um 1.268e+06um) = (77180 42257)
Overflow: 236 = 0 (0.00% H) + 236 (0.22% V)

Phase 1d route (0:00:00.0 437.1M):
Usage: (7.0%H 7.6%V) = (9.279e+05um 1.269e+06um) = (77219 42291)
Overflow: 180 = 0 (0.00% H) + 180 (0.17% V)

Phase 1e route (0:00:00.0 437.1M):
Usage: (7.0%H 7.6%V) = (9.287e+05um 1.271e+06um) = (77281 42341)
Overflow: 132 = 0 (0.00% H) + 132 (0.12% V)

Phase 1f route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.295e+05um 1.272e+06um) = (77352 42398)
Overflow: 90 = 0 (0.00% H) + 90 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	86	 0.08%
--------------------------------------
  0:	0	 0.00%	1289	 1.19%
  1:	5	 0.00%	1530	 1.42%
  2:	18	 0.02%	2816	 2.61%
  3:	91	 0.08%	6247	 5.79%
  4:	392	 0.36%	13452	12.46%
  5:	1205	 1.12%	80718	74.79%
  6:	3018	 2.79%	570	 0.53%
  7:	6066	 5.62%	0	 0.00%
  8:	11761	10.89%	0	 0.00%
  9:	15987	14.80%	0	 0.00%
 10:	65378	60.54%	10	 0.01%
 11:	0	 0.00%	206	 0.19%
 13:	4	 0.00%	0	 0.00%
 14:	2028	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=0.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 7.6%V) = (9.295e+05um 1.272e+06um) = (77352 42398)
Overflow: 90 = 0 (0.00% H) + 90 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	86	 0.08%
--------------------------------------
  0:	0	 0.00%	1289	 1.19%
  1:	5	 0.00%	1530	 1.42%
  2:	18	 0.02%	2816	 2.61%
  3:	91	 0.08%	6247	 5.79%
  4:	392	 0.36%	13452	12.46%
  5:	1205	 1.12%	80718	74.79%
  6:	3018	 2.79%	570	 0.53%
  7:	6066	 5.62%	0	 0.00%
  8:	11761	10.89%	0	 0.00%
  9:	15987	14.80%	0	 0.00%
 10:	65378	60.54%	10	 0.01%
 11:	0	 0.00%	206	 0.19%
 13:	4	 0.00%	0	 0.00%
 14:	2028	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.1 437.1M) ***


Total length: 1.602e+06um, number of vias: 29095
M1(H) length: 0.000e+00um, number of vias: 15516
M2(V) length: 8.142e+05um, number of vias: 13579
M3(H) length: 7.876e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.4 mem=437.1M) ***

Extraction called for design 'BENC' of instances=278185 and nets=5198 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 437.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 437.1M)
Number of Loop : 1
Start delay calculation (mem=437.137M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:00.0 mem=437.137M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 437.1M) ***
*info: Start fixing DRV (Mem = 437.14M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (437.1M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 478 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.8, MEM=437.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.595364
Start fixing design rules ... (0:00:02.8 437.1M)
Done fixing design rule (0:00:05.9 437.1M)

Summary:
306 buffers added on 260 nets (with 32 drivers resized)

Density after buffering = 0.597368
*** Completed dpFixDRCViolation (0:00:08.9 437.1M)

Re-routed 592 nets
Extraction called for design 'BENC' of instances=278491 and nets=5504 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 437.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 437.1M)
Number of Loop : 1
Start delay calculation (mem=437.137M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:00.0 mem=437.137M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 437.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    173
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:11, Mem = 437.14M).
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 437.1M **
*** Starting optFanout (437.1M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 478 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.8, MEM=437.1M) ***
Start fixing timing ... (0:00:02.8 437.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:03.0 437.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.597368
*** Completed optFanout (0:00:06.0 437.1M)

**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 437.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 59.737% **

*** starting 1-st reclaim pass: 4012 instances 
*** starting 2-nd reclaim pass: 3970 instances 
*** starting 3-rd reclaim pass: 268 instances 


** Area Reclaim Summary: Buffer Deletion = 41 Declone = 1 Downsize = 29 **
** Density Change = 0.033% **
** Density after area reclaim = 59.704% **
*** Finished Area Reclaim (0:00:07.1) ***
density before resizing = 59.704%
* summary of transition time violation fixes:
*summary:     17 instances changed cell type
density after resizing = 59.709%
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.621e+06um = 8.124e+05H + 8.084e+05V
Usage: (7.2%H 7.7%V) = (9.535e+05um 1.289e+06um) = (79348 42950)
Obstruct: 143 = 44 (0.0%H) + 99 (0.1%V)
Overflow: 336 = 0 (0.00% H) + 336 (0.31% V)

Phase 1b route (0:00:00.0 437.1M):
Usage: (7.2%H 7.7%V) = (9.507e+05um 1.289e+06um) = (79116 42950)
Overflow: 314 = 0 (0.00% H) + 314 (0.29% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.2%H 7.7%V) = (9.492e+05um 1.294e+06um) = (78988 43129)
Overflow: 255 = 0 (0.00% H) + 255 (0.24% V)

Phase 1d route (0:00:00.1 437.1M):
Usage: (7.2%H 7.7%V) = (9.497e+05um 1.295e+06um) = (79031 43170)
Overflow: 197 = 0 (0.00% H) + 197 (0.18% V)

Phase 1e route (0:00:00.0 437.1M):
Usage: (7.2%H 7.7%V) = (9.505e+05um 1.297e+06um) = (79097 43221)
Overflow: 151 = 0 (0.00% H) + 151 (0.14% V)

Phase 1f route (0:00:00.0 437.1M):
Usage: (7.2%H 7.7%V) = (9.517e+05um 1.299e+06um) = (79199 43290)
Overflow: 94 = 0 (0.00% H) + 94 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	91	 0.08%
--------------------------------------
  0:	0	 0.00%	1384	 1.28%
  1:	5	 0.00%	1548	 1.43%
  2:	10	 0.01%	2762	 2.56%
  3:	97	 0.09%	6388	 5.92%
  4:	461	 0.43%	13618	12.62%
  5:	1357	 1.26%	80344	74.44%
  6:	3145	 2.91%	574	 0.53%
  7:	6204	 5.75%	0	 0.00%
  8:	11854	10.98%	0	 0.00%
  9:	15574	14.42%	0	 0.00%
 10:	65214	60.39%	10	 0.01%
 11:	0	 0.00%	206	 0.19%
 13:	4	 0.00%	0	 0.00%
 14:	2028	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=1.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.2%H 7.7%V) = (9.517e+05um 1.299e+06um) = (79199 43290)
Overflow: 94 = 0 (0.00% H) + 94 (0.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	91	 0.08%
--------------------------------------
  0:	0	 0.00%	1384	 1.28%
  1:	5	 0.00%	1548	 1.43%
  2:	10	 0.01%	2762	 2.56%
  3:	97	 0.09%	6388	 5.92%
  4:	461	 0.43%	13618	12.62%
  5:	1357	 1.26%	80344	74.44%
  6:	3145	 2.91%	574	 0.53%
  7:	6204	 5.75%	0	 0.00%
  8:	11854	10.98%	0	 0.00%
  9:	15574	14.42%	0	 0.00%
 10:	65214	60.39%	10	 0.01%
 11:	0	 0.00%	206	 0.19%
 13:	4	 0.00%	0	 0.00%
 14:	2028	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.1 437.1M) ***


Total length: 1.635e+06um, number of vias: 29765
M1(H) length: 0.000e+00um, number of vias: 16004
M2(V) length: 8.266e+05um, number of vias: 13761
M3(H) length: 8.084e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.4 mem=437.1M) ***

Extraction called for design 'BENC' of instances=278449 and nets=5462 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 437.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 437.1M)
Number of Loop : 1
Start delay calculation (mem=437.137M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=437.137M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 437.1M) ***
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 437.1M **
*** Timing Is met
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
**optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 437.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=437.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=437.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=437.1M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=278446 #block=0 (0 floating + 0 preplaced) #ioInst=3 #net=4977 #term=16074 #term/net=3.23, #fixedIo=3, #floatIo=0, #fixedPin=0, #floatPin=30
stdCell: 278446 single + 0 double + 0 multi
Total standard cell length = 729.8784 (mm), area = 21.8964 (mm^2)
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 304116 (21896352 um^2) / alloc_area 504867 (36350406 um^2).
Pin Density = 0.053.
            = total # of pins 16074 / total Instance area 304116.
Identified 273522 spare or floating instances, with no clusters.
Iteration 16: Total net bbox = 1.382e+06 (7.03e+05 6.79e+05)
              Est.  stn bbox = 1.643e+06 (8.45e+05 7.98e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 437.1M
Iteration 17: Total net bbox = 1.254e+06 (6.72e+05 5.81e+05)
              Est.  stn bbox = 1.492e+06 (8.04e+05 6.87e+05)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 437.1M
Iteration 18: Total net bbox = 1.254e+06 (6.72e+05 5.81e+05)
              Est.  stn bbox = 1.492e+06 (8.04e+05 6.87e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 437.1M
Iteration 19: Total net bbox = 1.294e+06 (6.95e+05 6.00e+05)
              Est.  stn bbox = 1.536e+06 (8.28e+05 7.08e+05)
              cpu = 0:00:08.4 real = 0:00:08.0 mem = 437.1M
Iteration 20: Total net bbox = 1.294e+06 (6.95e+05 6.00e+05)
              Est.  stn bbox = 1.536e+06 (8.28e+05 7.08e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 437.1M
Iteration 21: Total net bbox = 1.413e+06 (7.48e+05 6.65e+05)
              Est.  stn bbox = 1.660e+06 (8.84e+05 7.76e+05)
              cpu = 0:00:12.6 real = 0:00:13.0 mem = 437.1M
Iteration 22: Total net bbox = 1.404e+06 (7.39e+05 6.65e+05)
              Est.  stn bbox = 1.651e+06 (8.75e+05 7.76e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 437.1M
*** cost = 1.404e+06 (7.39e+05 6.65e+05) (cpu for global=0:00:34.7) real=0:00:35.0***
Core Placement runtime cpu: 0:00:23.7 real: 0:00:24.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:01:13, real=0:01:13)
move report: preRPlace moves 15565 insts, mean move: 5.21 um, max move: 49.20 um
	max move on inst (U_1/U_11/MAPPING/URFC/RPU1/binary_r_reg[3]): (3559.20, 4371.00) --> (3578.40, 4341.00)
Placement tweakage begins.
wire length = 1.403e+06 = 7.375e+05 H + 6.656e+05 V
wire length = 1.331e+06 = 6.661e+05 H + 6.653e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 15342 insts, mean move: 14.63 um, max move: 79.20 um
	max move on inst (FILLER_256798): (3055.20, 4461.00) --> (3134.40, 4461.00)
move report: rPlace moves 27461 insts, mean move: 10.26 um, max move: 79.20 um
	max move on inst (FILLER_30306): (3396.00, 4521.00) --> (3475.20, 4521.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        74.40 um
  inst (U_0/U_2/U551) with max move: (2244, 2781) -> (2318.4, 2781)
  mean    (X+Y) =        18.47 um
Total instances flipped for WireLenOpt: 80
Total instances flipped, including legalization: 912
Total instances moved : 2925
*** cpu=0:11:27   mem=437.1M  mem(used)=0.0M***
Total net length = 1.331e+06 (6.661e+05 6.649e+05) (ext = 2.446e+04)
*** End of Placement (cpu=0:12:09, real=0:12:09, mem=437.1M) ***
default core: bins with density >  0.75 = 1.59 % ( 7 / 441 )
*** Free Virtual Timing Model ...(mem=437.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:28:16, real = 0:28:16, mem = 437.1M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 278446
*info: Unplaced = 0
Placement Density:59.71%(21896352/36672048)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 17:39:23 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteConnectBlockPin set to false
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 664.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 278449 components
  278446 core components: 0 unplaced, 277880 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 556940 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 1 seconds
CPU time for FollowPin 1 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 404
  Number of Followpin connections: 202
End power routing: cpu: 0:00:07, real: 0:00:07, peak: 673.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Apr 26 17:39:35 2011
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Apr 26 17:39:35 2011

sroute post-processing starts at Tue Apr 26 17:39:35 2011
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Apr 26 17:39:35 2011


sroute: Total CPU time used = 0:0:15
sroute: Total Real time used = 0:0:15
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 437.14 megs
<CMD> trialRoute
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.591e+06um = 7.966e+05H + 7.940e+05V
Usage: (7.1%H 7.6%V) = (9.396e+05um 1.275e+06um) = (78179 42483)
Obstruct: 154 = 44 (0.0%H) + 110 (0.1%V)
Overflow: 296 = 0 (0.00% H) + 296 (0.27% V)

Phase 1b route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.369e+05um 1.275e+06um) = (77951 42483)
Overflow: 278 = 0 (0.00% H) + 278 (0.26% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.354e+05um 1.279e+06um) = (77830 42638)
Overflow: 241 = 0 (0.00% H) + 241 (0.22% V)

Phase 1d route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.357e+05um 1.280e+06um) = (77854 42671)
Overflow: 190 = 0 (0.00% H) + 190 (0.18% V)

Phase 1e route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.362e+05um 1.282e+06um) = (77892 42715)
Overflow: 138 = 0 (0.00% H) + 138 (0.13% V)

Phase 1f route (0:00:00.0 437.1M):
Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (78003 42794)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	72	 0.07%
--------------------------------------
  0:	0	 0.00%	1299	 1.20%
  1:	5	 0.00%	1561	 1.45%
  2:	16	 0.01%	2742	 2.54%
  3:	84	 0.08%	6582	 6.10%
  4:	454	 0.42%	13276	12.30%
  5:	1280	 1.19%	80559	74.65%
  6:	3161	 2.93%	607	 0.56%
  7:	6028	 5.58%	0	 0.00%
  8:	11501	10.65%	0	 0.00%
  9:	16022	14.84%	0	 0.00%
 10:	65370	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=0.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (78003 42794)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	72	 0.07%
--------------------------------------
  0:	0	 0.00%	1299	 1.20%
  1:	5	 0.00%	1561	 1.45%
  2:	16	 0.01%	2742	 2.54%
  3:	84	 0.08%	6582	 6.10%
  4:	454	 0.42%	13276	12.30%
  5:	1280	 1.19%	80559	74.65%
  6:	3161	 2.93%	607	 0.56%
  7:	6028	 5.58%	0	 0.00%
  8:	11501	10.65%	0	 0.00%
  9:	16022	14.84%	0	 0.00%
 10:	65370	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.1 437.1M) ***


Total length: 1.605e+06um, number of vias: 30072
M1(H) length: 0.000e+00um, number of vias: 16044
M2(V) length: 8.122e+05um, number of vias: 14028
M3(H) length: 7.926e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.5 mem=437.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.591e+06um = 7.966e+05H + 7.940e+05V
Usage: (7.1%H 7.6%V) = (9.396e+05um 1.275e+06um) = (78179 42483)
Obstruct: 154 = 44 (0.0%H) + 110 (0.1%V)
Overflow: 296 = 0 (0.00% H) + 296 (0.27% V)

Phase 1b route (0:00:00.1 437.1M):
Usage: (7.1%H 7.6%V) = (9.369e+05um 1.275e+06um) = (77951 42483)
Overflow: 278 = 0 (0.00% H) + 278 (0.26% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.354e+05um 1.279e+06um) = (77830 42638)
Overflow: 241 = 0 (0.00% H) + 241 (0.22% V)

Phase 1d route (0:00:00.1 437.1M):
Usage: (7.1%H 7.6%V) = (9.357e+05um 1.280e+06um) = (77854 42671)
Overflow: 190 = 0 (0.00% H) + 190 (0.18% V)

Phase 1e route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.362e+05um 1.282e+06um) = (77892 42715)
Overflow: 138 = 0 (0.00% H) + 138 (0.13% V)

Phase 1f route (0:00:00.1 437.1M):
Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (78003 42794)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	72	 0.07%
--------------------------------------
  0:	0	 0.00%	1299	 1.20%
  1:	5	 0.00%	1561	 1.45%
  2:	16	 0.01%	2742	 2.54%
  3:	84	 0.08%	6582	 6.10%
  4:	454	 0.42%	13276	12.30%
  5:	1280	 1.19%	80559	74.65%
  6:	3161	 2.93%	607	 0.56%
  7:	6028	 5.58%	0	 0.00%
  8:	11501	10.65%	0	 0.00%
  9:	16022	14.84%	0	 0.00%
 10:	65370	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=1.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (78003 42794)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	72	 0.07%
--------------------------------------
  0:	0	 0.00%	1299	 1.20%
  1:	5	 0.00%	1561	 1.45%
  2:	16	 0.01%	2742	 2.54%
  3:	84	 0.08%	6582	 6.10%
  4:	454	 0.42%	13276	12.30%
  5:	1280	 1.19%	80559	74.65%
  6:	3161	 2.93%	607	 0.56%
  7:	6028	 5.58%	0	 0.00%
  8:	11501	10.65%	0	 0.00%
  9:	16022	14.84%	0	 0.00%
 10:	65370	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.1 437.1M) ***


Total length: 1.605e+06um, number of vias: 30072
M1(H) length: 0.000e+00um, number of vias: 16044
M2(V) length: 8.122e+05um, number of vias: 14028
M3(H) length: 7.926e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.5 mem=437.1M) ***

Extraction called for design 'BENC' of instances=278449 and nets=5462 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 437.137M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 75.236  | 75.236  | 78.512  |   N/A   |   N/A   | 81.891  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.052   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.709%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.48 sec
Total Real time: 8.0 sec
Total Memory Usage: 437.136719 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 437.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=437.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 75.236  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.052   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.709%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 437.1M **
*info: Start fixing DRV (Mem = 437.14M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (437.1M)
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 478 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:02.8, MEM=437.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.597086
Start fixing design rules ... (0:00:02.8 437.1M)
Done fixing design rule (0:00:03.4 437.1M)

Summary:
40 buffers added on 40 nets (with 15 drivers resized)

Density after buffering = 0.597355
default core: bins with density >  0.75 = 1.59 % ( 7 / 441 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:58.9, real=0:00:59.0)
move report: preRPlace moves 1969 insts, mean move: 2.73 um, max move: 9.60 um
	max move on inst (U_0/U_2/FE_OFC1448_n149): (1862.40, 1911.00) --> (1852.80, 1911.00)
move report: rPlace moves 1969 insts, mean move: 2.73 um, max move: 9.60 um
	max move on inst (U_0/U_2/FE_OFC1448_n149): (1862.40, 1911.00) --> (1852.80, 1911.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.60 um
  inst (U_0/U_2/FE_OFC1448_n149) with max move: (1862.4, 1911) -> (1852.8, 1911)
  mean    (X+Y) =         3.32 um
Total instances moved : 78
*** cpu=0:01:00.0   mem=437.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:01:10 437.1M)

*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.591e+06um = 7.973e+05H + 7.939e+05V
Usage: (7.1%H 7.6%V) = (9.408e+05um 1.277e+06um) = (78279 42568)
Obstruct: 154 = 44 (0.0%H) + 110 (0.1%V)
Overflow: 296 = 0 (0.00% H) + 296 (0.27% V)

Phase 1b route (0:00:00.1 437.1M):
Usage: (7.1%H 7.6%V) = (9.380e+05um 1.277e+06um) = (78045 42568)
Overflow: 278 = 0 (0.00% H) + 278 (0.26% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.366e+05um 1.282e+06um) = (77929 42719)
Overflow: 241 = 0 (0.00% H) + 241 (0.22% V)

Phase 1d route (0:00:00.1 437.1M):
Usage: (7.1%H 7.7%V) = (9.369e+05um 1.283e+06um) = (77954 42751)
Overflow: 190 = 0 (0.00% H) + 190 (0.18% V)

Phase 1e route (0:00:00.1 437.1M):
Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (77997 42797)
Overflow: 136 = 0 (0.00% H) + 136 (0.13% V)

Phase 1f route (0:00:00.0 437.1M):
Usage: (7.1%H 7.7%V) = (9.387e+05um 1.287e+06um) = (78104 42878)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1305	 1.21%
  1:	5	 0.00%	1573	 1.46%
  2:	14	 0.01%	2756	 2.55%
  3:	90	 0.08%	6544	 6.06%
  4:	462	 0.43%	13324	12.35%
  5:	1268	 1.17%	80521	74.61%
  6:	3217	 2.98%	605	 0.56%
  7:	6008	 5.56%	0	 0.00%
  8:	11452	10.60%	0	 0.00%
  9:	16043	14.86%	0	 0.00%
 10:	65362	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=0.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 7.7%V) = (9.387e+05um 1.287e+06um) = (78104 42878)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1305	 1.21%
  1:	5	 0.00%	1573	 1.46%
  2:	14	 0.01%	2756	 2.55%
  3:	90	 0.08%	6544	 6.06%
  4:	462	 0.43%	13324	12.35%
  5:	1268	 1.17%	80521	74.61%
  6:	3217	 2.98%	605	 0.56%
  7:	6008	 5.56%	0	 0.00%
  8:	11452	10.60%	0	 0.00%
  9:	16043	14.86%	0	 0.00%
 10:	65362	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.2 437.1M) ***


Total length: 1.606e+06um, number of vias: 30224
M1(H) length: 0.000e+00um, number of vias: 16124
M2(V) length: 8.124e+05um, number of vias: 14100
M3(H) length: 7.932e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.6 mem=437.1M) ***

Extraction called for design 'BENC' of instances=278489 and nets=5502 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 437.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 437.1M)
Number of Loop : 1
Start delay calculation (mem=437.137M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=437.137M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 437.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:01:16, Mem = 437.14M).

------------------------------------------------------------
     Summary (cpu=1.26min real=1.25min mem=437.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 75.240  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.735%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 437.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 437.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 75.240  | 75.240  | 78.745  |   N/A   |   N/A   | 81.891  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.735%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 437.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=437.1M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock CLK has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=437.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 437.137M)

Start to trace clock trees ...
*** Begin Tracer (mem=437.1M) ***
**WARN: (ENCCK-767):	Find clock buffer CLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock CLK has been synthesized.
*** End Tracer (mem=437.1M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:01.5, real=0:00:02.0, mem=437.1M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.591e+06um = 7.973e+05H + 7.939e+05V
Usage: (7.1%H 7.6%V) = (9.408e+05um 1.277e+06um) = (78279 42568)
Obstruct: 154 = 44 (0.0%H) + 110 (0.1%V)
Overflow: 296 = 0 (0.00% H) + 296 (0.27% V)

Phase 1b route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.380e+05um 1.277e+06um) = (78045 42568)
Overflow: 278 = 0 (0.00% H) + 278 (0.26% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.366e+05um 1.282e+06um) = (77929 42719)
Overflow: 241 = 0 (0.00% H) + 241 (0.22% V)

Phase 1d route (0:00:00.0 437.1M):
Usage: (7.1%H 7.7%V) = (9.369e+05um 1.283e+06um) = (77954 42751)
Overflow: 190 = 0 (0.00% H) + 190 (0.18% V)

Phase 1e route (0:00:00.1 437.1M):
Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (77997 42797)
Overflow: 136 = 0 (0.00% H) + 136 (0.13% V)

Phase 1f route (0:00:00.0 437.1M):
Usage: (7.1%H 7.7%V) = (9.387e+05um 1.287e+06um) = (78104 42878)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1305	 1.21%
  1:	5	 0.00%	1573	 1.46%
  2:	14	 0.01%	2756	 2.55%
  3:	90	 0.08%	6544	 6.06%
  4:	462	 0.43%	13324	12.35%
  5:	1268	 1.17%	80521	74.61%
  6:	3217	 2.98%	605	 0.56%
  7:	6008	 5.56%	0	 0.00%
  8:	11452	10.60%	0	 0.00%
  9:	16043	14.86%	0	 0.00%
 10:	65362	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=1.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 7.7%V) = (9.387e+05um 1.287e+06um) = (78104 42878)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1305	 1.21%
  1:	5	 0.00%	1573	 1.46%
  2:	14	 0.01%	2756	 2.55%
  3:	90	 0.08%	6544	 6.06%
  4:	462	 0.43%	13324	12.35%
  5:	1268	 1.17%	80521	74.61%
  6:	3217	 2.98%	605	 0.56%
  7:	6008	 5.56%	0	 0.00%
  8:	11452	10.60%	0	 0.00%
  9:	16043	14.86%	0	 0.00%
 10:	65362	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.1 437.1M) ***


Total length: 1.606e+06um, number of vias: 30224
M1(H) length: 0.000e+00um, number of vias: 16124
M2(V) length: 8.124e+05um, number of vias: 14100
M3(H) length: 7.932e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.5 mem=437.1M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.591e+06um = 7.973e+05H + 7.939e+05V
Usage: (7.1%H 7.6%V) = (9.408e+05um 1.277e+06um) = (78279 42568)
Obstruct: 154 = 44 (0.0%H) + 110 (0.1%V)
Overflow: 296 = 0 (0.00% H) + 296 (0.27% V)

Phase 1b route (0:00:00.1 437.1M):
Usage: (7.1%H 7.6%V) = (9.380e+05um 1.277e+06um) = (78045 42568)
Overflow: 278 = 0 (0.00% H) + 278 (0.26% V)

Phase 1c route (0:00:00.0 437.1M):
Usage: (7.1%H 7.6%V) = (9.366e+05um 1.282e+06um) = (77929 42719)
Overflow: 241 = 0 (0.00% H) + 241 (0.22% V)

Phase 1d route (0:00:00.1 437.1M):
Usage: (7.1%H 7.7%V) = (9.369e+05um 1.283e+06um) = (77954 42751)
Overflow: 190 = 0 (0.00% H) + 190 (0.18% V)

Phase 1e route (0:00:00.0 437.1M):
Usage: (7.1%H 7.7%V) = (9.375e+05um 1.284e+06um) = (77997 42797)
Overflow: 136 = 0 (0.00% H) + 136 (0.13% V)

Phase 1f route (0:00:00.1 437.1M):
Usage: (7.1%H 7.7%V) = (9.387e+05um 1.287e+06um) = (78104 42878)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1305	 1.21%
  1:	5	 0.00%	1573	 1.46%
  2:	14	 0.01%	2756	 2.55%
  3:	90	 0.08%	6544	 6.06%
  4:	462	 0.43%	13324	12.35%
  5:	1268	 1.17%	80521	74.61%
  6:	3217	 2.98%	605	 0.56%
  7:	6008	 5.56%	0	 0.00%
  8:	11452	10.60%	0	 0.00%
  9:	16043	14.86%	0	 0.00%
 10:	65362	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=0.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.1%H 7.7%V) = (9.387e+05um 1.287e+06um) = (78104 42878)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1305	 1.21%
  1:	5	 0.00%	1573	 1.46%
  2:	14	 0.01%	2756	 2.55%
  3:	90	 0.08%	6544	 6.06%
  4:	462	 0.43%	13324	12.35%
  5:	1268	 1.17%	80521	74.61%
  6:	3217	 2.98%	605	 0.56%
  7:	6008	 5.56%	0	 0.00%
  8:	11452	10.60%	0	 0.00%
  9:	16043	14.86%	0	 0.00%
 10:	65362	60.53%	19	 0.02%
 11:	0	 0.00%	197	 0.18%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.1 437.1M) ***


Total length: 1.606e+06um, number of vias: 30224
M1(H) length: 0.000e+00um, number of vias: 16124
M2(V) length: 8.124e+05um, number of vias: 14100
M3(H) length: 7.932e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.6 mem=437.1M) ***

Extraction called for design 'BENC' of instances=278489 and nets=5502 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 437.137M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 74.490  | 74.490  | 80.761  |   N/A   |   N/A   | 80.358  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.735%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.51 sec
Total Real time: 9.0 sec
Total Memory Usage: 437.136719 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'BENC' of instances=278489 and nets=5502 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 437.137M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 437.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=437.1M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   iit05_stdcells
*info:           CLKBUF2         -   iit05_stdcells
*info:             BUFX2         -   iit05_stdcells
*info:             BUFX4         -   iit05_stdcells
*info:           CLKBUF1         -   iit05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:56:55, mem=437.1M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 437.1M)
Number of Loop : 1
Start delay calculation (mem=437.137M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=437.137M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 437.1M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -38.701 ns 
 TNS         : -45.743 ns 
 Viol paths  : 14 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.9, REAL=0:00:02.0, totSessionCpu=0:56:56, mem=437.1M)
Setting analysis mode to setup ...
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   74.490 ns     74.490 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 74.490 ns 
 reg2reg WS  : 74.490 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 74.490 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:04.8, REAL=0:00:05.0, totSessionCpu=0:56:59, mem=437.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 74.490  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -38.701 |
|           TNS (ns):| -61.352 |
|    Violating Paths:|   75    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.735%
------------------------------------------------------------
Info: 12 top-level, potential tri-state nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:06.5, REAL=0:00:06.0, totSessionCpu=0:57:01, mem=437.1M)
Density before buffering = 0.597 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 0: Hold WNS: -38.701 Hold TNS: -45.743 #Viol Endpoints: 14 CPU: 0:14:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 87 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 1: Hold WNS: -38.300 Hold TNS: -41.208 #Viol Endpoints: 11 CPU: 0:14:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 76 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 2: Hold WNS: -37.772 Hold TNS: -38.567 #Viol Endpoints: 5 CPU: 0:14:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 62 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 3: Hold WNS: -37.263 Hold TNS: -37.263 #Viol Endpoints: 1 CPU: 0:14:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 33 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 4: Hold WNS: -36.832 Hold TNS: -36.832 #Viol Endpoints: 1 CPU: 0:14:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 26 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 5: Hold WNS: -36.091 Hold TNS: -36.091 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 28 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 6: Hold WNS: -35.550 Hold TNS: -35.550 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 30 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 7: Hold WNS: -34.910 Hold TNS: -34.910 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 32 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 8: Hold WNS: -34.421 Hold TNS: -34.421 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 34 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 9: Hold WNS: -34.060 Hold TNS: -34.060 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 36 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 10: Hold WNS: -33.694 Hold TNS: -33.694 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 38 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 11: Hold WNS: -33.278 Hold TNS: -33.278 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 40 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 12: Hold WNS: -32.895 Hold TNS: -32.895 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 42 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 13: Hold WNS: -32.535 Hold TNS: -32.535 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 44 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 14: Hold WNS: -32.164 Hold TNS: -32.164 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 46 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 15: Hold WNS: -31.799 Hold TNS: -31.799 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 48 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 16: Hold WNS: -31.425 Hold TNS: -31.425 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 50 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 17: Hold WNS: -31.070 Hold TNS: -31.070 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 52 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 18: Hold WNS: -30.703 Hold TNS: -30.703 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 54 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 19: Hold WNS: -30.353 Hold TNS: -30.353 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 20: Hold WNS: -30.006 Hold TNS: -30.006 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 58 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 21: Hold WNS: -29.660 Hold TNS: -29.660 #Viol Endpoints: 1 CPU: 0:14:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 60 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 22: Hold WNS: -29.315 Hold TNS: -29.315 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 62 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 23: Hold WNS: -28.972 Hold TNS: -28.972 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 24: Hold WNS: -28.631 Hold TNS: -28.631 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 66 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 25: Hold WNS: -28.293 Hold TNS: -28.293 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 68 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 26: Hold WNS: -27.956 Hold TNS: -27.956 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 70 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 27: Hold WNS: -27.620 Hold TNS: -27.620 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 72 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 28: Hold WNS: -27.286 Hold TNS: -27.286 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 74 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 29: Hold WNS: -26.944 Hold TNS: -26.944 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 76 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 30: Hold WNS: -26.612 Hold TNS: -26.612 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 78 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 31: Hold WNS: -26.290 Hold TNS: -26.290 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 80 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/U9/B net U_0/U_4/FE_OFN1252_n24
Iter 32: Hold WNS: -25.969 Hold TNS: -25.969 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 82 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1514_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 33: Hold WNS: -25.651 Hold TNS: -25.651 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 84 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1515_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 34: Hold WNS: -25.335 Hold TNS: -25.335 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 86 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1516_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 35: Hold WNS: -25.019 Hold TNS: -25.019 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 88 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1517_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 36: Hold WNS: -24.688 Hold TNS: -24.688 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 90 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1518_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 37: Hold WNS: -24.405 Hold TNS: -24.405 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 92 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1519_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 38: Hold WNS: -24.101 Hold TNS: -24.101 #Viol Endpoints: 1 CPU: 0:14:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 94 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1520_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 39: Hold WNS: -23.797 Hold TNS: -23.797 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 96 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1521_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 40: Hold WNS: -23.496 Hold TNS: -23.496 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 98 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1522_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 41: Hold WNS: -23.198 Hold TNS: -23.198 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 100 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1523_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 42: Hold WNS: -22.902 Hold TNS: -22.902 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 102 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1524_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 43: Hold WNS: -22.605 Hold TNS: -22.605 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 104 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1525_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 44: Hold WNS: -22.298 Hold TNS: -22.298 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 106 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1526_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 45: Hold WNS: -22.008 Hold TNS: -22.008 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 108 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1527_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 46: Hold WNS: -21.722 Hold TNS: -21.722 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 110 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1528_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 47: Hold WNS: -21.435 Hold TNS: -21.435 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 112 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1529_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 48: Hold WNS: -21.153 Hold TNS: -21.153 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 114 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 49: Hold WNS: -20.871 Hold TNS: -20.871 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 116 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 50: Hold WNS: -20.039 Hold TNS: -20.039 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 118 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 51: Hold WNS: -19.638 Hold TNS: -19.638 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 120 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 52: Hold WNS: -19.202 Hold TNS: -19.202 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 122 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 53: Hold WNS: -18.797 Hold TNS: -18.797 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 124 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 54: Hold WNS: -18.403 Hold TNS: -18.403 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 126 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 55: Hold WNS: -17.832 Hold TNS: -17.832 #Viol Endpoints: 1 CPU: 0:14:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 128 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 56: Hold WNS: -17.386 Hold TNS: -17.386 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 130 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 57: Hold WNS: -16.587 Hold TNS: -16.587 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 132 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 58: Hold WNS: -16.040 Hold TNS: -16.040 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 134 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 59: Hold WNS: -15.722 Hold TNS: -15.722 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 136 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 60: Hold WNS: -15.544 Hold TNS: -15.544 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 138 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 61: Hold WNS: -15.382 Hold TNS: -15.382 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 140 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 62: Hold WNS: -15.231 Hold TNS: -15.231 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 142 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 63: Hold WNS: -15.035 Hold TNS: -15.035 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 144 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 64: Hold WNS: -14.832 Hold TNS: -14.832 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 146 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 65: Hold WNS: -14.589 Hold TNS: -14.589 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 148 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 66: Hold WNS: -14.361 Hold TNS: -14.361 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 150 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 67: Hold WNS: -14.103 Hold TNS: -14.103 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 152 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 68: Hold WNS: -13.569 Hold TNS: -13.569 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 154 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 69: Hold WNS: -13.170 Hold TNS: -13.170 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 156 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 70: Hold WNS: -12.670 Hold TNS: -12.670 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 158 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 71: Hold WNS: -12.223 Hold TNS: -12.223 #Viol Endpoints: 1 CPU: 0:15:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 160 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 72: Hold WNS: -11.740 Hold TNS: -11.740 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 162 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 73: Hold WNS: -11.490 Hold TNS: -11.490 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 164 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 74: Hold WNS: -11.229 Hold TNS: -11.229 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 166 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 75: Hold WNS: -11.106 Hold TNS: -11.106 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 168 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 76: Hold WNS: -10.871 Hold TNS: -10.871 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 170 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 77: Hold WNS: -10.471 Hold TNS: -10.471 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 172 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 78: Hold WNS: -10.030 Hold TNS: -10.030 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 174 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 79: Hold WNS: -9.622 Hold TNS: -9.622 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 176 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 80: Hold WNS: -9.450 Hold TNS: -9.450 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 178 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 81: Hold WNS: -9.130 Hold TNS: -9.130 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 180 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 82: Hold WNS: -8.743 Hold TNS: -8.743 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 182 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 83: Hold WNS: -8.563 Hold TNS: -8.563 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 184 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 84: Hold WNS: -8.203 Hold TNS: -8.203 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 186 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 85: Hold WNS: -7.798 Hold TNS: -7.798 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 188 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 86: Hold WNS: -7.316 Hold TNS: -7.316 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 190 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 87: Hold WNS: -7.129 Hold TNS: -7.129 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 192 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 88: Hold WNS: -6.748 Hold TNS: -6.748 #Viol Endpoints: 1 CPU: 0:15:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 194 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 89: Hold WNS: -6.327 Hold TNS: -6.327 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 196 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 90: Hold WNS: -5.958 Hold TNS: -5.958 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 198 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 91: Hold WNS: -5.523 Hold TNS: -5.523 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 200 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 92: Hold WNS: -5.161 Hold TNS: -5.161 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 202 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 93: Hold WNS: -4.762 Hold TNS: -4.762 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 204 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 94: Hold WNS: -4.045 Hold TNS: -4.045 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 206 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 95: Hold WNS: -3.908 Hold TNS: -3.908 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 208 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 96: Hold WNS: -3.643 Hold TNS: -3.643 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 210 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 97: Hold WNS: -3.206 Hold TNS: -3.206 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 212 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 98: Hold WNS: -2.753 Hold TNS: -2.753 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 214 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 99: Hold WNS: -2.064 Hold TNS: -2.064 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 216 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 100: Hold WNS: -1.939 Hold TNS: -1.939 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 218 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 101: Hold WNS: -1.835 Hold TNS: -1.835 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 220 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 102: Hold WNS: -1.609 Hold TNS: -1.609 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 222 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 103: Hold WNS: -1.492 Hold TNS: -1.492 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 224 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 104: Hold WNS: -1.331 Hold TNS: -1.331 #Viol Endpoints: 1 CPU: 0:15:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 226 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 105: Hold WNS: -1.214 Hold TNS: -1.214 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 228 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 106: Hold WNS: -1.074 Hold TNS: -1.074 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 230 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 107: Hold WNS: -0.867 Hold TNS: -0.867 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 232 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 108: Hold WNS: -0.756 Hold TNS: -0.756 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 234 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 109: Hold WNS: -0.663 Hold TNS: -0.663 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 236 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 110: Hold WNS: -0.379 Hold TNS: -0.379 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 234 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 111: Hold WNS: -0.226 Hold TNS: -0.226 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 234 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: U_0/U_4/FE_PHC1530_n24/A net U_0/U_4/FE_PHN1480_n24
Iter 112: Hold WNS: -0.024 Hold TNS: -0.024 #Viol Endpoints: 1 CPU: 0:15:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 232 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.007 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 21.784 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_LEFT_reg[11]/R 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.007 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 21.784 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_LEFT_reg[11]/R 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.007 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: U_0/U_5/MAPPING/URFC/RPU1/binary_r_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 21.784 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:U_0/U_2/CUR_ENC_LEFT_reg[11]/R 
--------------------------------------------------- 
Density after buffering = 0.601 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 120 nets for commit
*info: Added a total of 120 cells to fix/reduce hold violation
*info:
*info:           64 cells of type 'CLKBUF3' used
*info:           34 cells of type 'CLKBUF2' used
*info:            7 cells of type 'CLKBUF1' used
*info:            3 cells of type 'BUFX4' used
*info:           12 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:19.5, REAL=0:00:19.0, totSessionCpu=0:57:14, mem=437.1M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:56.4, real=0:00:56.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:57.5   mem=437.1M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.414e+06 (7.068e+05 7.071e+05) (ext = 2.040e+04)
default core: bins with density >  0.75 = 2.49 % ( 11 / 441 )
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 43 nets with 1 extra space.
routingBox: (1200 0) (6482100 6430500)
coreBox:    (350400 51000) (6432150 6081000)

Phase 1a route (0:00:00.1 437.1M):
Est net length = 1.646e+06um = 8.229e+05H + 8.233e+05V
Usage: (7.3%H 7.8%V) = (9.678e+05um 1.314e+06um) = (80527 43785)
Obstruct: 154 = 44 (0.0%H) + 110 (0.1%V)
Overflow: 302 = 0 (0.00% H) + 302 (0.28% V)

Phase 1b route (0:00:00.0 437.1M):
Usage: (7.3%H 7.8%V) = (9.650e+05um 1.314e+06um) = (80293 43785)
Overflow: 282 = 0 (0.00% H) + 282 (0.26% V)

Phase 1c route (0:00:00.1 437.1M):
Usage: (7.3%H 7.9%V) = (9.635e+05um 1.319e+06um) = (80170 43940)
Overflow: 244 = 0 (0.00% H) + 244 (0.23% V)

Phase 1d route (0:00:00.1 437.1M):
Usage: (7.3%H 7.9%V) = (9.638e+05um 1.320e+06um) = (80198 43976)
Overflow: 190 = 0 (0.00% H) + 190 (0.18% V)

Phase 1e route (0:00:00.1 437.1M):
Usage: (7.3%H 7.9%V) = (9.643e+05um 1.321e+06um) = (80238 44024)
Overflow: 137 = 0 (0.00% H) + 137 (0.13% V)

Phase 1f route (0:00:00.1 437.1M):
Usage: (7.3%H 7.9%V) = (9.657e+05um 1.323e+06um) = (80349 44104)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1313	 1.22%
  1:	5	 0.00%	1594	 1.48%
  2:	20	 0.02%	2799	 2.59%
  3:	108	 0.10%	6643	 6.16%
  4:	476	 0.44%	14110	13.07%
  5:	1288	 1.19%	79562	73.72%
  6:	3267	 3.03%	607	 0.56%
  7:	6241	 5.78%	0	 0.00%
  8:	11668	10.80%	0	 0.00%
  9:	16599	15.37%	0	 0.00%
 10:	64249	59.50%	10	 0.01%
 11:	0	 0.00%	206	 0.19%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%


Global route (cpu=0.3s real=0.0s 437.1M)


*** After '-updateRemainTrks' operation: 

Usage: (7.3%H 7.9%V) = (9.657e+05um 1.323e+06um) = (80349 44104)
Overflow: 73 = 0 (0.00% H) + 73 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	69	 0.06%
--------------------------------------
  0:	0	 0.00%	1313	 1.22%
  1:	5	 0.00%	1594	 1.48%
  2:	20	 0.02%	2799	 2.59%
  3:	108	 0.10%	6643	 6.16%
  4:	476	 0.44%	14110	13.07%
  5:	1288	 1.19%	79562	73.72%
  6:	3267	 3.03%	607	 0.56%
  7:	6241	 5.78%	0	 0.00%
  8:	11668	10.80%	0	 0.00%
  9:	16599	15.37%	0	 0.00%
 10:	64249	59.50%	10	 0.01%
 11:	0	 0.00%	206	 0.19%
 14:	2032	 1.88%	0	 0.00%
 15:	2035	 1.88%	2	 0.00%
 16:	0	 0.00%	2	 0.00%
 19:	0	 0.00%	196	 0.18%
 20:	0	 0.00%	806	 0.75%



*** Completed Phase 1 route (0:00:01.2 437.1M) ***


Total length: 1.661e+06um, number of vias: 30668
M1(H) length: 0.000e+00um, number of vias: 16364
M2(V) length: 8.420e+05um, number of vias: 14304
M3(H) length: 8.185e+05um
*** Completed Phase 2 route (0:00:01.6 437.1M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=437.1M) ***
Peak Memory Usage was 437.1M 
*** Finished trialRoute (cpu=0:00:03.6 mem=437.1M) ***

Extraction called for design 'BENC' of instances=278609 and nets=5622 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 437.137M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 437.1M)
Number of Loop : 1
Start delay calculation (mem=437.137M)...
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=437.137M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 437.1M) ***
**optDesign ... cpu = 0:01:28, real = 0:01:28, mem = 437.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:29, real = 0:01:28, mem = 437.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 23.742  | 23.742  | 80.499  |   N/A   |   N/A   | 25.682  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.117  |  0.148  | -0.117  |   N/A   |   N/A   | 13.900  |
|           TNS (ns):| -2.388  |  0.000  | -2.388  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   36    |    0    |   36    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 437.1M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 437.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=437.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=437.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 23.742  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 437.1M **
*** Starting optimizing excluded clock nets MEM= 437.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 437.1M) ***
*** Starting optimizing excluded clock nets MEM= 437.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 437.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 437.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 23.742  | 23.742  | 80.499  |   N/A   |   N/A   | 25.682  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.058%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 437.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'CLK' ...

Total number of adjacent register pair is 5806.

#
# Mode                : Setup
# Library Name        : iit05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock CLK Post-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 524
Nr. of Buffer                  : 40
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): U_2/U_6/bluewait_reg[4]/CLK 2242.1(ps)
Min trig. edge delay at sink(R): U_0/U_2/CUR_ENC_LEFT_reg[9]/CLK 1690.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1690.3~2242.1(ps)      0~84000(ps)         
Fall Phase Delay               : 1699.3~2170.5(ps)      0~84000(ps)         
Trig. Edge Skew                : 551.8(ps)              300(ps)             
Rise Skew                      : 551.8(ps)              
Fall Skew                      : 471.2(ps)              
Max. Rise Buffer Tran.         : 891.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 875.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 736.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 738.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 149.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 173.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 424.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 428.4(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 5806                   

Max. Local Skew                : 418(ps)                
  U_1/U_5/MAPPING/URFC/raddr_reg[1]/CLK(R)->
  U_0/U_1/cData8_reg[0]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.5)


*** End reportClockTree (cpu=0:00:00.5, real=0:00:00.0, mem=437.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 203440 filler insts (cell FILL / prefix FILLER).
*INFO: Total 203440 filler insts added - prefix FILLER (CPU: 0:00:33.9).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:08.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:08.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Apr 26 17:44:06 2011 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg34/ece337/BENC
SPECIAL ROUTE ran on machine: srge02.ecn.purdue.edu (Linux 2.6.18-238.5.1.el5 Xeon 3.60Ghz)

Begin option processing ...
(from .sroute_20843.conf) srouteConnectPowerBump set to false
(from .sroute_20843.conf) routeSpecial set to true
(from .sroute_20843.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20843.conf) srouteFollowPadPin set to true
(from .sroute_20843.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20843.conf) sroutePadPinAllPorts set to true
(from .sroute_20843.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 673.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 33 used
Read in 482049 components
  482046 core components: 0 unplaced, 481480 placed, 566 fixed
  2 pad components: 0 unplaced, 0 placed, 2 fixed
  1 other components: 0 unplaced, 0 placed, 1 fixed
Read in 48 physical pins
  48 physical pins: 0 unplaced, 48 placed, 0 fixed
Read in 48 nets
Read in 2 special nets, 2 routed
Read in 964140 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 1 seconds
CPU time for FollowPin 2 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:11, real: 0:00:10, peak: 772.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 48 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:26
sroute: Total Real time used = 0:0:26
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 455.85 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Apr 26 17:44:25 2011
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Apr 26 17:44:34 2011
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Apr 26 17:44:35 2011
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       27390       5.90%
#  Metal 2        V       27390       0.36%
#  Metal 3        H       27390       0.29%
#  ------------------------------------------
#  Total                  82170       2.18%
#
#  43 nets (0.76%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 516.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 517.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 525.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 525.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 525.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 1706348 um.
#Total half perimeter of net bounding box = 1414477 um.
#Total wire length on LAYER metal1 = 41769 um.
#Total wire length on LAYER metal2 = 889077 um.
#Total wire length on LAYER metal3 = 775502 um.
#Total number of vias = 26460
#Up-Via Summary (total 26460):
#           
#-----------------------
#  Metal 1        16117
#  Metal 2        10343
#-----------------------
#                 26460 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 18.00 (Mb)
#Total memory = 525.00 (Mb)
#Peak memory = 533.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 12
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 525.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 525.00 (Mb)
#Complete Detail Routing.
#Total wire length = 1723750 um.
#Total half perimeter of net bounding box = 1414477 um.
#Total wire length on LAYER metal1 = 223524 um.
#Total wire length on LAYER metal2 = 882776 um.
#Total wire length on LAYER metal3 = 617450 um.
#Total number of vias = 29571
#Up-Via Summary (total 29571):
#           
#-----------------------
#  Metal 1        18422
#  Metal 2        11149
#-----------------------
#                 29571 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 0.00 (Mb)
#Total memory = 525.00 (Mb)
#Peak memory = 533.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 69.00 (Mb)
#Total memory = 524.00 (Mb)
#Peak memory = 533.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 26 17:45:14 2011
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'BENC' of instances=482049 and nets=5622 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 524.4M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0046% (CPU Time= 0:00:00.3  MEM= 524.5M)
Extracted 20.0061% (CPU Time= 0:00:00.4  MEM= 524.5M)
Extracted 30.0046% (CPU Time= 0:00:00.4  MEM= 524.5M)
Extracted 40.0061% (CPU Time= 0:00:00.5  MEM= 524.5M)
Extracted 50.0046% (CPU Time= 0:00:00.6  MEM= 524.5M)
Extracted 60.0061% (CPU Time= 0:00:00.6  MEM= 524.5M)
Extracted 70.0046% (CPU Time= 0:00:00.7  MEM= 524.5M)
Extracted 80.0061% (CPU Time= 0:00:00.7  MEM= 524.5M)
Extracted 90.0046% (CPU Time= 0:00:00.8  MEM= 524.5M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 524.5M)
Nr. Extracted Resistors     : 65354
Nr. Extracted Ground Cap.   : 70484
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:02.0  MEM: 524.441M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 524.4M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 481480
*info: Unplaced = 0
Placement Density:100.00%(36672048/36672048)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'BENC' of instances=482049 and nets=5622 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design BENC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 524.4M)
Creating parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for storing RC.
Extracted 10.0046% (CPU Time= 0:00:00.3  MEM= 524.5M)
Extracted 20.0061% (CPU Time= 0:00:00.4  MEM= 524.5M)
Extracted 30.0046% (CPU Time= 0:00:00.4  MEM= 524.5M)
Extracted 40.0061% (CPU Time= 0:00:00.5  MEM= 524.5M)
Extracted 50.0046% (CPU Time= 0:00:00.6  MEM= 524.5M)
Extracted 60.0061% (CPU Time= 0:00:00.6  MEM= 524.5M)
Extracted 70.0046% (CPU Time= 0:00:00.7  MEM= 524.5M)
Extracted 80.0061% (CPU Time= 0:00:00.7  MEM= 524.5M)
Extracted 90.0046% (CPU Time= 0:00:00.8  MEM= 524.5M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 524.5M)
Nr. Extracted Resistors     : 65354
Nr. Extracted Ground Cap.   : 70484
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:02.0  MEM: 524.441M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 524.4M)
Number of Loop : 1
Start delay calculation (mem=524.441M)...
delayCal using detail RC...
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 524.5M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 5137 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.9 real=0:00:02.0 mem=524.441M 0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 524.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.325  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   843   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 524.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 524.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 26.325  | 26.325  | 80.503  |   N/A   |   N/A   | 28.289  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   843   |   639   |   228   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 524.4M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 26 17:45:36 2011

Design Name: BENC
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (6482.1000, 6430.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:45:38 **** Processed 5000 nets (Total 5622)

VC Elapsed Time: 0:00:07.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Apr 26 17:45:43 2011
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:06.2  MEM: 0.004M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 524.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 20.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:20.1  MEM: 0.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         482049

Ports/Pins                            48
    metal layer metal2                32
    metal layer metal3                16

Nets                               32963
    metal layer metal1              8615
    metal layer metal2             17863
    metal layer metal3              6485

    Via Instances                  29571

Special Nets                         614
    metal layer metal1               610
    metal layer metal2                 4

    Via Instances                    412

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  50
    metal layer metal1                 2
    metal layer metal2                32
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'CLKBUF3' is empty.
**WARN: The GDSII cell 'CLKBUF2' is empty.
**WARN: The GDSII cell 'CLKBUF1' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'LATCH' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'TBUFX1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OR2X1' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'HAX1' is empty.
**WARN: The GDSII cell 'FAX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 160 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:01.9  MEM= 524.5M)
Closing parasitic data file '/tmp/129747.1.all.q/BENC_7ocQIC_20843.rcdb.d/header.seq'. 5137 times net's RC data read were performed.
<CMD> zoomBox -1420.889 3509.348 -879.848 3518.677
<CMD> fit
<CMD> windowSelect 796.209 2986.985 933.303 2520.866
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> zoomIn
<CMD> fit
<CMD> windowSelect -99.472 5957.353 256.973 5372.419
<CMD> zoomIn
<CMD> zoomOut
