{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701655219087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701655219087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 22:00:19 2023 " "Processing started: Sun Dec 03 22:00:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701655219087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655219087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blackJackController -c blackJackController " "Command: quartus_map --read_settings_files=on --write_settings_files=off blackJackController -c blackJackController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655219088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701655219468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701655219468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "deal DEAL blackJackController.v(20) " "Verilog HDL Declaration information at blackJackController.v(20): object \"deal\" differs only in case from object \"DEAL\" in the same scope" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701655227299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjackcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file blackjackcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 blackJackController " "Found entity 1: blackJackController" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655227300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655227300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "millis.v 1 1 " "Found 1 design units, including 1 entities, in source file millis.v" { { "Info" "ISGN_ENTITY_NAME" "1 millis " "Found entity 1: millis" {  } { { "millis.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/millis.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655227301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655227301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle " "Found entity 1: shuffle" {  } { { "shuffle.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/shuffle.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655227303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655227303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blackJackController " "Elaborating entity \"blackJackController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701655227369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dealerDisplay blackJackController.v(37) " "Verilog HDL or VHDL warning at blackJackController.v(37): object \"dealerDisplay\" assigned a value but never read" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701655227369 "|blackJackController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "playerDisplay blackJackController.v(37) " "Verilog HDL or VHDL warning at blackJackController.v(37): object \"playerDisplay\" assigned a value but never read" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701655227369 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(138) " "Verilog HDL assignment warning at blackJackController.v(138): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701655227390 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(140) " "Verilog HDL assignment warning at blackJackController.v(140): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701655227391 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(142) " "Verilog HDL assignment warning at blackJackController.v(142): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701655227391 "|blackJackController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 blackJackController.v(144) " "Verilog HDL assignment warning at blackJackController.v(144): truncated value with size 32 to match size of target (4)" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701655227391 "|blackJackController"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "10 0 9 0 dealerCardValues blackJackController.v(320) " "Verilog HDL error at blackJackController.v(320): index 10 cannot fall outside the declared range \[0:9\] for dimension 0 of array \"dealerCardValues\"" {  } { { "blackJackController.v" "" { Text "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/blackJackController.v" 320 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655228337 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701655228443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/output_files/blackJackController.map.smsg " "Generated suppressed messages file C:/Users/ethan/gitRepos/BlackjackVerilog/blackJackController/output_files/blackJackController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655228471 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701655228534 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 22:00:28 2023 " "Processing ended: Sun Dec 03 22:00:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701655228534 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701655228534 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701655228534 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655228534 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655229154 ""}
