#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 26 17:42:34 2019
# Process ID: 20302
# Current directory: /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.runs/design_1_Median_Filter_0_0_synth_1
# Command line: vivado -log design_1_Median_Filter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Median_Filter_0_0.tcl
# Log file: /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.runs/design_1_Median_Filter_0_0_synth_1/design_1_Median_Filter_0_0.vds
# Journal file: /home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.runs/design_1_Median_Filter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Median_Filter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Median_Filter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/Booth_Multiplier_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/PID_Controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ssaha/Vivado_projects/ip_repo/RSA_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Median_Filter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1550.652 ; gain = 83.910 ; free physical = 115 ; free virtual = 2563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Median_Filter_0_0' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ip/design_1_Median_Filter_0_0/synth/design_1_Median_Filter_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Median_Filter_v1_0' declared at '/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0.vhd:5' bound to instance 'U0' of component 'Median_Filter_v1_0' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ip/design_1_Median_Filter_0_0/synth/design_1_Median_Filter_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Median_Filter_v1_0' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Median_Filter_v1_0_S00_AXI' declared at '/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:5' bound to instance 'Median_Filter_v1_0_S00_AXI_inst' of component 'Median_Filter_v1_0_S00_AXI' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Median_Filter_v1_0_S00_AXI' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:370]
	Parameter NUM_VALS bound to: 8 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MedianFilter' declared at '/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/SoC_4IP/MedianFilter.vhd:33' bound to instance 'MedianFilter_0' of component 'MedianFilter' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:405]
INFO: [Synth 8-638] synthesizing module 'MedianFilter' [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/SoC_4IP/MedianFilter.vhd:46]
	Parameter NUM_VALS bound to: 8 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MedianFilter' (1#1) [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/SoC_4IP/MedianFilter.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'Median_Filter_v1_0_S00_AXI' (2#1) [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Median_Filter_v1_0' (3#1) [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ipshared/3f4b/hdl/Median_Filter_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_Median_Filter_0_0' (4#1) [/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.srcs/sources_1/bd/design_1/ip/design_1_Median_Filter_0_0/synth/design_1_Median_Filter_0_0.vhd:82]
WARNING: [Synth 8-3331] design MedianFilter has unconnected port clk
WARNING: [Synth 8-3331] design Median_Filter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Median_Filter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Median_Filter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Median_Filter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Median_Filter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Median_Filter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1595.410 ; gain = 128.668 ; free physical = 161 ; free virtual = 2564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1595.410 ; gain = 128.668 ; free physical = 156 ; free virtual = 2562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1595.410 ; gain = 128.668 ; free physical = 156 ; free virtual = 2562
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.012 ; gain = 0.000 ; free physical = 129 ; free virtual = 2299
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.012 ; gain = 0.000 ; free physical = 128 ; free virtual = 2300
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1888.012 ; gain = 2.000 ; free physical = 126 ; free virtual = 2298
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1888.012 ; gain = 421.270 ; free physical = 161 ; free virtual = 2362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1888.012 ; gain = 421.270 ; free physical = 161 ; free virtual = 2363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1888.012 ; gain = 421.270 ; free physical = 163 ; free virtual = 2365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1888.016 ; gain = 421.273 ; free physical = 151 ; free virtual = 2356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 111   
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MedianFilter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 111   
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
Module Median_Filter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design MedianFilter has unconnected port clk
WARNING: [Synth 8-3331] design design_1_Median_Filter_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_Median_Filter_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_Median_Filter_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_Median_Filter_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_Median_Filter_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_Median_Filter_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/Median_Filter_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Median_Filter_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Median_Filter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Median_Filter_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Median_Filter_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Median_Filter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:16 . Memory (MB): peak = 1935.023 ; gain = 468.281 ; free physical = 282 ; free virtual = 2331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:28 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 122 ; free virtual = 2211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:28 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 121 ; free virtual = 2211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    39|
|3     |LUT3  |    37|
|4     |LUT4  |    46|
|5     |LUT5  |    97|
|6     |LUT6  |   165|
|7     |MUXF7 |    24|
|8     |FDRE  |   103|
|9     |FDSE  |     3|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   515|
|2     |  U0                                |Median_Filter_v1_0         |   515|
|3     |    Median_Filter_v1_0_S00_AXI_inst |Median_Filter_v1_0_S00_AXI |   515|
|4     |      MedianFilter_0                |MedianFilter               |   239|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.027 ; gain = 468.285 ; free physical = 118 ; free virtual = 2208
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1935.027 ; gain = 175.684 ; free physical = 176 ; free virtual = 2265
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.031 ; gain = 468.285 ; free physical = 184 ; free virtual = 2277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.031 ; gain = 0.000 ; free physical = 124 ; free virtual = 2206
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:34 . Memory (MB): peak = 1935.031 ; gain = 479.832 ; free physical = 174 ; free virtual = 2263
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1935.031 ; gain = 0.000 ; free physical = 170 ; free virtual = 2263
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.runs/design_1_Median_Filter_0_0_synth_1/design_1_Median_Filter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Median_Filter_0_0, cache-ID = 27d98be88dcb1fc1
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.031 ; gain = 0.000 ; free physical = 152 ; free virtual = 2263
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ssaha/Vivado_projects/SoC_4IP/SoC_4IP.runs/design_1_Median_Filter_0_0_synth_1/design_1_Median_Filter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Median_Filter_0_0_utilization_synth.rpt -pb design_1_Median_Filter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 17:45:07 2019...
