// Seed: 857463402
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10
);
  wire id_12, id_13;
  initial
  fork : SymbolIdentifier
  join_none
endmodule
module module_1 #(
    parameter id_16 = 32'd29
) (
    output tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    output wire id_14,
    input wor id_15,
    input wand _id_16,
    input supply0 id_17,
    input wand id_18,
    input tri id_19,
    input tri1 id_20,
    output supply1 id_21,
    input tri1 id_22,
    output wire id_23,
    input wire id_24
);
  wire [id_16 : -1] id_26;
  always if (-1 + -1);
  module_0 modCall_1 (
      id_21,
      id_9,
      id_3,
      id_8,
      id_10,
      id_0,
      id_20,
      id_18,
      id_4,
      id_24,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = id_13;
  logic id_27;
  assign id_1 = id_13 - id_20;
  logic [-1 : 1] id_28;
  wire id_29;
  ;
endmodule
