$date
	Sun Oct 23 10:03:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#287502
b100 &
b100 %
1$
b100 !
1"
#287503
0"
#287506
b10 &
b10 %
#287510
b1 &
1#
b1 %
#287514
b0 &
b0 %
0#
0$
#1306777
b11110 !
1"
#1306778
b11110 &
b11110 %
1$
#1306779
0"
#1306782
b1111 &
b1111 %
#1306786
b101110 &
b101110 %
#1306790
b10111 &
b10111 %
#1306794
b1000110 &
b1000110 %
#1306798
b100011 &
b100011 %
#1306802
b1101010 &
b1101010 %
#1306806
b110101 &
b110101 %
#1306810
b10100000 &
b10100000 %
#1306814
b1010000 &
b1010000 %
#1306818
b101000 &
b101000 %
#1306822
b10100 &
b10100 %
#1306826
b1010 &
b1010 %
#1306830
b101 &
b101 %
#1306834
b10000 &
b10000 %
#1306838
b1000 &
b1000 %
#1306842
b100 &
b100 %
#1306846
b10 &
b10 %
#1306850
b1 &
b1 %
1#
#1306854
b0 &
0#
b0 %
0$
#2238567
b1101 !
1"
#2238570
b1101 &
b1101 %
1$
#2238571
0"
#2238574
b101000 &
b101000 %
#2238578
b10100 &
b10100 %
#2238582
b1010 &
b1010 %
#2238586
b101 &
b101 %
#2238590
b10000 &
b10000 %
#2238594
b1000 &
b1000 %
#2238598
b100 &
b100 %
#2238602
b10 &
b10 %
#2238606
b1 &
1#
b1 %
#2238610
b0 &
b0 %
0#
0$
#4500012
