# VLSI-Project
Verilog for a traffic controller for final VLSI class project
