
---------- Begin Simulation Statistics ----------
final_tick                                80848747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 370264                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687804                       # Number of bytes of host memory used
host_op_rate                                   370990                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   270.08                       # Real time elapsed on the host
host_tick_rate                              299353322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080849                       # Number of seconds simulated
sim_ticks                                 80848747500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095591                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728199                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478299                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.616975                       # CPI: cycles per instruction
system.cpu.discardedOps                        190747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610465                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403212                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001561                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29483489                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618439                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161697495                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132214006                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            340                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73349                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33475                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85715                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25188096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25188096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123433                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123433                       # Request fanout histogram
system.membus.respLayer1.occupancy         1154099750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           845923000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       458790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1298750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    104734464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104842240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107163                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9388672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           540501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000788                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 540077     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    422      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             540501                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1204192500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1081994995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               309780                       # number of demand (read+write) hits
system.l2.demand_hits::total                   309900                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data              309780                       # number of overall hits
system.l2.overall_hits::total                  309900                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123018                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data            123018                       # number of overall misses
system.l2.overall_misses::total                123438                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36642500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11250817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11287459500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36642500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11250817000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11287459500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433338                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433338                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.284239                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.284239                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87244.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91456.673007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91442.339474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87244.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91456.673007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91442.339474                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73349                       # number of writebacks
system.l2.writebacks::total                     73349                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123433                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32442500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10020337500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10052780000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32442500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10020337500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10052780000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.284227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.284227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77244.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81457.549202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81443.212107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77244.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81457.549202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81443.212107                       # average overall mshr miss latency
system.l2.replacements                         107163                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       385441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           385441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       385441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       385441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            125033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                125033                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7986672000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7986672000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.406718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93177.063524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93177.063524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7129522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7129522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.406718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83177.063524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83177.063524                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36642500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36642500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87244.047619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87244.047619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77244.047619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77244.047619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        184747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            184747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3264145000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3264145000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.167994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.167994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87503.551993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87503.551993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2890815500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2890815500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.167971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.167971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77505.911845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77505.911845                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15932.972202                       # Cycle average of tags in use
system.l2.tags.total_refs                      865325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.004015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.233673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.093905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15846.644623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3584871                       # Number of tag accesses
system.l2.tags.data_accesses                  3584871                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15745664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15799424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9388672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9388672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            664945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194754582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195419527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       664945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           664945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116126375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116126375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116126375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           664945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194754582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            311545902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003861965500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73349                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     61                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9189                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4684231750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1234025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9311825500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18979.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37729.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117194                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    346.610434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.832878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.017449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3441      4.74%      4.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44923     61.83%     66.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4186      5.76%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1521      2.09%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1124      1.55%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1659      2.28%     78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1071      1.47%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          800      1.10%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13925     19.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.956842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.132990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.240882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8806     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8828                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.615202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.585016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6325     71.65%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.34%     71.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2231     25.27%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.60%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              173      1.96%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8828                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15795520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9387456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15799424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9388672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       195.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80848727000                       # Total gap between requests
system.mem_ctrls.avgGap                     410854.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15741760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9387456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 664945.366036746651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194706293.996700435877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116111334.934409469366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       246026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146698                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28285000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9283540500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1880239317750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33672.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37733.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12817075.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257089980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136620000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           879041100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          380052540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6381807120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16928213400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16790581440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41753405580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.438496                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43456904250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2699580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34692263250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261723840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139086750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           883146600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          385611840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6381807120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17068823850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16672172640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41792372640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.920471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43147265250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2699580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35001902250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050334                       # number of overall hits
system.cpu.icache.overall_hits::total         8050334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39344500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39344500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39344500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39344500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050874                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050874                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050874                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050874                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72860.185185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72860.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72860.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72860.185185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38804500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38804500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38804500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38804500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71860.185185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71860.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71860.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71860.185185                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39344500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39344500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72860.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72860.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38804500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38804500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71860.185185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71860.185185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.986432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050874                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.025926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.986432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102288                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51585431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51585431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51586030                       # number of overall hits
system.cpu.dcache.overall_hits::total        51586030                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       472026                       # number of overall misses
system.cpu.dcache.overall_misses::total        472026                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17686593000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17686593000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17686593000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17686593000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52049637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52049637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52058056                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52058056                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009067                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38100.741912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38100.741912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37469.531339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37469.531339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       385441                       # number of writebacks
system.cpu.dcache.writebacks::total            385441                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35363                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35363                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35363                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432798                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14796973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14796973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15166561000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15166561000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008239                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008239                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008314                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34504.407207                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34504.407207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35043.047796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35043.047796                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40878881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40878881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5560940500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5560940500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25200.941250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25200.941250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5179208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5179208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23747.486187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23747.486187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10706550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10706550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12125652500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12125652500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49788.753069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49788.753069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9617765500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9617765500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45636.331068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45636.331068                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    369587500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    369587500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93448.166877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93448.166877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.747469                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.192383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.747469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982175                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416897853                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416897853                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80848747500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
