# Autogenerated CACTI config file
-size (bytes) 401587186
-block size (bytes) 512
-associativity 8
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 10
-technology (u) 0.032
-page size (bits) 1
-burst length 8
-internal prefetch width 4
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 32
-operating temperature (K) 350
-cache type "main-memory"
-tag size (b) "default"
-access mode - "sequential"
-design objective 85:0:60:9:100
-deviate 228650:894532:437061:100000:1000000
-NUCAdesign objective 87:72:10:62:84
-NUCAdeviate 10:1384:10000:10000:7769
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 96
-Wire signalling - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L3"
