{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 20:44:20 2008 " "Info: Processing started: Thu Jul 03 20:44:20 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DC32VQM -c DC32VQM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[0\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[1\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[2\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[3\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[4\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[5\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[6\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[7\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst11\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1156 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[1\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[2\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[0\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[3\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[9\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[8\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[10\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[11\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[6\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[5\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[4\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[7\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[14\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[13\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~121 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 173 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 168 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~122 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 178 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~123 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 183 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|clk20000 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|regOut:inst11\|select_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|regOut:inst11\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 163 34 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|regOut:inst11\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|inst_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 965 33 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|hlt_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 960 32 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|clk " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst8\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 275 30 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst8\|clk2 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst8\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst8\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } } { "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] register simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[4\] 28.23 MHz 35.42 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.23 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]\" and destination register \"simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[4\]\" (period= 35.42 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.606 ns + Longest register register " "Info: + Longest register to register delay is 4.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 1 REG LC_X14_Y6_N1 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.522 ns) 1.319 ns simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16 2 COMB LC_X13_Y6_N5 12 " "Info: 2: + IC(0.797 ns) + CELL(0.522 ns) = 1.319 ns; Loc. = LC_X13_Y6_N5; Fanout = 12; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|Mux11~16'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 288 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.101 ns) 2.452 ns simplecom_ro1:DC_inst\|control:inst4\|p 3 COMB LC_X12_Y6_N6 6 " "Info: 3: + IC(1.032 ns) + CELL(0.101 ns) = 2.452 ns; Loc. = LC_X12_Y6_N6; Fanout = 6; COMB Node = 'simplecom_ro1:DC_inst\|control:inst4\|p'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 307 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 2.714 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|process4~0 4 COMB LC_X12_Y6_N7 8 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 2.714 ns; Loc. = LC_X12_Y6_N7; Fanout = 8; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|process4~0'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1010 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.767 ns) 4.606 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[4\] 5 REG LC_X12_Y5_N7 8 " "Info: 5: + IC(1.125 ns) + CELL(0.767 ns) = 4.606 ns; Loc. = LC_X12_Y5_N7; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 32.37 % ) " "Info: Total cell delay = 1.491 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.115 ns ( 67.63 % ) " "Info: Total interconnect delay = 3.115 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 {} simplecom_ro1:DC_inst|control:inst4|p {} simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[4] {} } { 0.000ns 0.797ns 1.032ns 0.161ns 1.125ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.873 ns - Smallest " "Info: - Smallest clock skew is -12.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.629 ns) 2.766 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[4\] 2 REG LC_X12_Y5_N7 8 " "Info: 2: + IC(0.838 ns) + CELL(0.629 ns) = 2.766 ns; Loc. = LC_X12_Y5_N7; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|output\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.70 % ) " "Info: Total cell delay = 1.928 ns ( 69.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.838 ns ( 30.30 % ) " "Info: Total interconnect delay = 0.838 ns ( 30.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[4] {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.639 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X23_Y7_N5 2 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X23_Y7_N5; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.541 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X23_Y7_N8 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.541 ns; Loc. = LC_X23_Y7_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.258 ns) 4.202 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X23_Y7_N9 7 " "Info: 4: + IC(0.403 ns) + CELL(0.258 ns) = 4.202 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.827 ns) 8.798 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N6 128 " "Info: 5: + IC(3.769 ns) + CELL(0.827 ns) = 8.798 ns; Loc. = LC_X8_Y8_N6; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.258 ns) 11.251 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 6 COMB LC_X19_Y6_N5 5 " "Info: 6: + IC(2.195 ns) + CELL(0.258 ns) = 11.251 ns; Loc. = LC_X19_Y6_N5; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.629 ns) 15.639 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 7 REG LC_X14_Y6_N1 20 " "Info: 7: + IC(3.759 ns) + CELL(0.629 ns) = 15.639 ns; Loc. = LC_X14_Y6_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.199 ns ( 26.85 % ) " "Info: Total cell delay = 4.199 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.440 ns ( 73.15 % ) " "Info: Total interconnect delay = 11.440 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.639 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "15.639 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[4] {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.639 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "15.639 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1161 35 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 simplecom_ro1:DC_inst|control:inst4|p simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst8|Mux11~16 {} simplecom_ro1:DC_inst|control:inst4|p {} simplecom_ro1:DC_inst|inpoutp:inst1|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[4] {} } { 0.000ns 0.797ns 1.032ns 0.161ns 1.125ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.767ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst1|output[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|output[4] {} } { 0.000ns 0.000ns 0.838ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.639 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "15.639 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[0\] register simplecom_ro1:DC_inst\|reg:inst5\|pc\[3\] 39.08 MHz 25.586 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 39.08 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[0\]\" and destination register \"simplecom_ro1:DC_inst\|reg:inst5\|pc\[3\]\" (period= 25.586 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.445 ns + Longest register register " "Info: + Longest register to register delay is 9.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[0\] 1 REG LC_X14_Y6_N0 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N0; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[0\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.390 ns) 1.134 ns simplecom_ro1:DC_inst\|scounter:inst8\|Equal0~26 2 COMB LC_X13_Y6_N9 3 " "Info: 2: + IC(0.744 ns) + CELL(0.390 ns) = 1.134 ns; Loc. = LC_X13_Y6_N9; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|Equal0~26'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[0] simplecom_ro1:DC_inst|scounter:inst8|Equal0~26 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 291 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.522 ns) 2.053 ns simplecom_ro1:DC_inst\|control:inst4\|ir_ld 3 COMB LC_X13_Y6_N0 23 " "Info: 3: + IC(0.397 ns) + CELL(0.522 ns) = 2.053 ns; Loc. = LC_X13_Y6_N0; Fanout = 23; COMB Node = 'simplecom_ro1:DC_inst\|control:inst4\|ir_ld'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { simplecom_ro1:DC_inst|scounter:inst8|Equal0~26 simplecom_ro1:DC_inst|control:inst4|ir_ld } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 292 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(0.258 ns) 5.138 ns simplecom_ro1:DC_inst\|control:inst4\|pc_inr~585 4 COMB LC_X17_Y6_N4 1 " "Info: 4: + IC(2.827 ns) + CELL(0.258 ns) = 5.138 ns; Loc. = LC_X17_Y6_N4; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|control:inst4\|pc_inr~585'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { simplecom_ro1:DC_inst|control:inst4|ir_ld simplecom_ro1:DC_inst|control:inst4|pc_inr~585 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 441 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.258 ns) 5.788 ns simplecom_ro1:DC_inst\|control:inst4\|pc_inr~593 5 COMB LC_X17_Y6_N5 13 " "Info: 5: + IC(0.392 ns) + CELL(0.258 ns) = 5.788 ns; Loc. = LC_X17_Y6_N5; Fanout = 13; COMB Node = 'simplecom_ro1:DC_inst\|control:inst4\|pc_inr~593'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { simplecom_ro1:DC_inst|control:inst4|pc_inr~585 simplecom_ro1:DC_inst|control:inst4|pc_inr~593 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 810 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.101 ns) 7.487 ns simplecom_ro1:DC_inst\|reg:inst5\|pc\[11\]~1395 6 COMB LC_X12_Y9_N1 12 " "Info: 6: + IC(1.598 ns) + CELL(0.101 ns) = 7.487 ns; Loc. = LC_X12_Y9_N1; Fanout = 12; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|pc\[11\]~1395'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { simplecom_ro1:DC_inst|control:inst4|pc_inr~593 simplecom_ro1:DC_inst|reg:inst5|pc[11]~1395 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 457 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.767 ns) 9.445 ns simplecom_ro1:DC_inst\|reg:inst5\|pc\[3\] 7 REG LC_X11_Y7_N8 5 " "Info: 7: + IC(1.191 ns) + CELL(0.767 ns) = 9.445 ns; Loc. = LC_X11_Y7_N8; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|pc\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { simplecom_ro1:DC_inst|reg:inst5|pc[11]~1395 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1168 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.296 ns ( 24.31 % ) " "Info: Total cell delay = 2.296 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.149 ns ( 75.69 % ) " "Info: Total interconnect delay = 7.149 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.445 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[0] simplecom_ro1:DC_inst|scounter:inst8|Equal0~26 simplecom_ro1:DC_inst|control:inst4|ir_ld simplecom_ro1:DC_inst|control:inst4|pc_inr~585 simplecom_ro1:DC_inst|control:inst4|pc_inr~593 simplecom_ro1:DC_inst|reg:inst5|pc[11]~1395 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "9.445 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[0] {} simplecom_ro1:DC_inst|scounter:inst8|Equal0~26 {} simplecom_ro1:DC_inst|control:inst4|ir_ld {} simplecom_ro1:DC_inst|control:inst4|pc_inr~585 {} simplecom_ro1:DC_inst|control:inst4|pc_inr~593 {} simplecom_ro1:DC_inst|reg:inst5|pc[11]~1395 {} simplecom_ro1:DC_inst|reg:inst5|pc[3] {} } { 0.000ns 0.744ns 0.397ns 2.827ns 0.392ns 1.598ns 1.191ns } { 0.000ns 0.390ns 0.522ns 0.258ns 0.258ns 0.101ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.117 ns - Smallest " "Info: - Smallest clock skew is -3.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 11.008 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 11.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_K16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K16; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.101 ns) 2.688 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.288 ns) + CELL(0.101 ns) = 2.688 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.827 ns) 7.284 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 3 REG LC_X8_Y8_N6 128 " "Info: 3: + IC(3.769 ns) + CELL(0.827 ns) = 7.284 ns; Loc. = LC_X8_Y8_N6; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.095 ns) + CELL(0.629 ns) 11.008 ns simplecom_ro1:DC_inst\|reg:inst5\|pc\[3\] 4 REG LC_X11_Y7_N8 5 " "Info: 4: + IC(3.095 ns) + CELL(0.629 ns) = 11.008 ns; Loc. = LC_X11_Y7_N8; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|pc\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1168 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 25.94 % ) " "Info: Total cell delay = 2.856 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.152 ns ( 74.06 % ) " "Info: Total interconnect delay = 8.152 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|pc[3] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 3.095ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 14.125 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 14.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_K16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K16; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.101 ns) 2.688 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.288 ns) + CELL(0.101 ns) = 2.688 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.827 ns) 7.284 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 3 REG LC_X8_Y8_N6 128 " "Info: 3: + IC(3.769 ns) + CELL(0.827 ns) = 7.284 ns; Loc. = LC_X8_Y8_N6; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.258 ns) 9.737 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 4 COMB LC_X19_Y6_N5 5 " "Info: 4: + IC(2.195 ns) + CELL(0.258 ns) = 9.737 ns; Loc. = LC_X19_Y6_N5; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.629 ns) 14.125 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[0\] 5 REG LC_X14_Y6_N0 17 " "Info: 5: + IC(3.759 ns) + CELL(0.629 ns) = 14.125 ns; Loc. = LC_X14_Y6_N0; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[0\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 22.05 % ) " "Info: Total cell delay = 3.114 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.011 ns ( 77.95 % ) " "Info: Total interconnect delay = 11.011 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[0] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|pc[3] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 3.095ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[0] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1168 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1168 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.445 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[0] simplecom_ro1:DC_inst|scounter:inst8|Equal0~26 simplecom_ro1:DC_inst|control:inst4|ir_ld simplecom_ro1:DC_inst|control:inst4|pc_inr~585 simplecom_ro1:DC_inst|control:inst4|pc_inr~593 simplecom_ro1:DC_inst|reg:inst5|pc[11]~1395 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "9.445 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[0] {} simplecom_ro1:DC_inst|scounter:inst8|Equal0~26 {} simplecom_ro1:DC_inst|control:inst4|ir_ld {} simplecom_ro1:DC_inst|control:inst4|pc_inr~585 {} simplecom_ro1:DC_inst|control:inst4|pc_inr~593 {} simplecom_ro1:DC_inst|reg:inst5|pc[11]~1395 {} simplecom_ro1:DC_inst|reg:inst5|pc[3] {} } { 0.000ns 0.744ns 0.397ns 2.827ns 0.392ns 1.598ns 1.191ns } { 0.000ns 0.390ns 0.522ns 0.258ns 0.258ns 0.101ns 0.767ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.008 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|pc[3] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "11.008 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|pc[3] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 3.095ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[0] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\] 320.1 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 320.1 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]\" and destination register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.849 ns + Longest register register " "Info: + Longest register to register delay is 1.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 1 REG LC_X14_Y6_N1 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.509 ns) 1.011 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]~109COUT1 2 COMB LC_X14_Y6_N1 2 " "Info: 2: + IC(0.502 ns) + CELL(0.509 ns) = 1.011 ns; Loc. = LC_X14_Y6_N1; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]~109COUT1'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[2\]~107COUT1 3 COMB LC_X14_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LC_X14_Y6_N2; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[2\]~107COUT1'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]~113COUT1 4 COMB LC_X14_Y6_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LC_X14_Y6_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[3\]~113COUT1'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.696 ns) 1.849 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\] 5 REG LC_X14_Y6_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.696 ns) = 1.849 ns; Loc. = LC_X14_Y6_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 72.85 % ) " "Info: Total cell delay = 1.347 ns ( 72.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 27.15 % ) " "Info: Total interconnect delay = 0.502 ns ( 27.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.502ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 7.222 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instructionStepMode 1 CLK PIN_V11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_V11; Fanout = 3; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.101 ns) 2.834 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 2 COMB LC_X19_Y6_N5 5 " "Info: 2: + IC(1.428 ns) + CELL(0.101 ns) = 2.834 ns; Loc. = LC_X19_Y6_N5; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.629 ns) 7.222 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\] 3 REG LC_X14_Y6_N4 2 " "Info: 3: + IC(3.759 ns) + CELL(0.629 ns) = 7.222 ns; Loc. = LC_X14_Y6_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[4\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 28.18 % ) " "Info: Total cell delay = 2.035 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.187 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.000ns 1.428ns 3.759ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 7.222 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instructionStepMode 1 CLK PIN_V11 3 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_V11; Fanout = 3; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.101 ns) 2.834 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 2 COMB LC_X19_Y6_N5 5 " "Info: 2: + IC(1.428 ns) + CELL(0.101 ns) = 2.834 ns; Loc. = LC_X19_Y6_N5; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.629 ns) 7.222 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 3 REG LC_X14_Y6_N1 20 " "Info: 3: + IC(3.759 ns) + CELL(0.629 ns) = 7.222 ns; Loc. = LC_X14_Y6_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 28.18 % ) " "Info: Total cell delay = 2.035 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 71.82 % ) " "Info: Total interconnect delay = 5.187 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.428ns 3.759ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.000ns 1.428ns 3.759ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.428ns 3.759ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1]~109COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[2]~107COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[3]~113COUT1 {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.502ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.071ns 0.071ns 0.696ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } { 0.000ns 0.000ns 1.428ns 3.759ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.428ns 3.759ns } { 0.000ns 1.305ns 0.101ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[4] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { simplecom_ro1:DC_inst|scounter:inst8|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 144 " "Warning: Circuit may not operate. Detected 144 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|addlogic:inst2\|e2 simplecom_ro1:DC_inst\|addlogic:inst2\|e clk 7.352 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|addlogic:inst2\|e2\" and destination pin or register \"simplecom_ro1:DC_inst\|addlogic:inst2\|e\" for clock \"clk\" (Hold time is 7.352 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.754 ns + Largest " "Info: + Largest clock skew is 9.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.526 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X23_Y7_N5 2 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X23_Y7_N5; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.541 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X23_Y7_N8 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.541 ns; Loc. = LC_X23_Y7_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.258 ns) 4.202 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X23_Y7_N9 7 " "Info: 4: + IC(0.403 ns) + CELL(0.258 ns) = 4.202 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.827 ns) 8.798 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N6 128 " "Info: 5: + IC(3.769 ns) + CELL(0.827 ns) = 8.798 ns; Loc. = LC_X8_Y8_N6; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(0.629 ns) 12.526 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e 6 REG LC_X18_Y6_N3 5 " "Info: 6: + IC(3.099 ns) + CELL(0.629 ns) = 12.526 ns; Loc. = LC_X18_Y6_N3; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.728 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.941 ns ( 31.46 % ) " "Info: Total cell delay = 3.941 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.585 ns ( 68.54 % ) " "Info: Total interconnect delay = 8.585 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.526 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.526 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 3.099ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.772 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.629 ns) 2.772 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e2 2 REG LC_X18_Y5_N2 2 " "Info: 2: + IC(0.844 ns) + CELL(0.629 ns) = 2.772 ns; Loc. = LC_X18_Y5_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.55 % ) " "Info: Total cell delay = 1.928 ns ( 69.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns ( 30.45 % ) " "Info: Total interconnect delay = 0.844 ns ( 30.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst2|e2 {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.526 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.526 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 3.099ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst2|e2 {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.217 ns - Shortest register register " "Info: - Shortest register to register delay is 2.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e2 1 REG LC_X18_Y5_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y5_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.334 ns) 0.334 ns simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1205 2 COMB LC_X18_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.334 ns) = 0.334 ns; Loc. = LC_X18_Y5_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1205'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.334 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 774 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.101 ns) 1.521 ns simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1206 3 COMB LC_X18_Y6_N1 1 " "Info: 3: + IC(1.086 ns) + CELL(0.101 ns) = 1.521 ns; Loc. = LC_X18_Y6_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|Mux0~1206'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 776 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 1.783 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e~783 4 COMB LC_X18_Y6_N2 1 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 1.783 ns; Loc. = LC_X18_Y6_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e~783'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 simplecom_ro1:DC_inst|addlogic:inst2|e~783 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 777 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.273 ns) 2.217 ns simplecom_ro1:DC_inst\|addlogic:inst2\|e 5 REG LC_X18_Y6_N3 5 " "Info: 5: + IC(0.161 ns) + CELL(0.273 ns) = 2.217 ns; Loc. = LC_X18_Y6_N3; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|addlogic:inst2\|e'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e~783 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 36.49 % ) " "Info: Total cell delay = 0.809 ns ( 36.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.408 ns ( 63.51 % ) " "Info: Total interconnect delay = 1.408 ns ( 63.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 simplecom_ro1:DC_inst|addlogic:inst2|e~783 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 {} simplecom_ro1:DC_inst|addlogic:inst2|e~783 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 1.086ns 0.161ns 0.161ns } { 0.000ns 0.334ns 0.101ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 847 26 0 } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 784 25 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.526 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.526 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 3.099ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk simplecom_ro1:DC_inst|addlogic:inst2|e2 } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|addlogic:inst2|e2 {} } { 0.000ns 0.000ns 0.844ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 simplecom_ro1:DC_inst|addlogic:inst2|e~783 simplecom_ro1:DC_inst|addlogic:inst2|e } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { simplecom_ro1:DC_inst|addlogic:inst2|e2 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1205 {} simplecom_ro1:DC_inst|addlogic:inst2|Mux0~1206 {} simplecom_ro1:DC_inst|addlogic:inst2|e~783 {} simplecom_ro1:DC_inst|addlogic:inst2|e {} } { 0.000ns 0.000ns 1.086ns 0.161ns 0.161ns } { 0.000ns 0.334ns 0.101ns 0.101ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] clockStepMode 4.202 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay\" and destination pin or register \"simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]\" for clock \"clockStepMode\" (Hold time is 4.202 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.055 ns + Largest " "Info: + Largest clock skew is 7.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 14.125 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 14.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_K16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K16; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.101 ns) 2.688 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.288 ns) + CELL(0.101 ns) = 2.688 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.827 ns) 7.284 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 3 REG LC_X8_Y8_N6 128 " "Info: 3: + IC(3.769 ns) + CELL(0.827 ns) = 7.284 ns; Loc. = LC_X8_Y8_N6; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.258 ns) 9.737 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out 4 COMB LC_X19_Y6_N5 5 " "Info: 4: + IC(2.195 ns) + CELL(0.258 ns) = 9.737 ns; Loc. = LC_X19_Y6_N5; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clk_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 189 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.629 ns) 14.125 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 5 REG LC_X14_Y6_N1 20 " "Info: 5: + IC(3.759 ns) + CELL(0.629 ns) = 14.125 ns; Loc. = LC_X14_Y6_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.388 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 22.05 % ) " "Info: Total cell delay = 3.114 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.011 ns ( 77.95 % ) " "Info: Total interconnect delay = 11.011 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 7.070 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 7.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clockStepMode 1 CLK PIN_K16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K16; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.101 ns) 2.688 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 2 COMB LC_X23_Y7_N9 7 " "Info: 2: + IC(1.288 ns) + CELL(0.101 ns) = 2.688 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.753 ns) + CELL(0.629 ns) 7.070 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay 3 REG LC_X17_Y5_N2 5 " "Info: 3: + IC(3.753 ns) + CELL(0.629 ns) = 7.070 ns; Loc. = LC_X17_Y5_N2; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 367 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 28.70 % ) " "Info: Total cell delay = 2.029 ns ( 28.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.041 ns ( 71.30 % ) " "Info: Total interconnect delay = 5.041 ns ( 71.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.070 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} } { 0.000ns 0.000ns 1.288ns 3.753ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.070 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} } { 0.000ns 0.000ns 1.288ns 3.753ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 367 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.668 ns - Shortest register register " "Info: - Shortest register to register delay is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay 1 REG LC_X17_Y5_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y5_N2; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|sc_clr_delay'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 367 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(1.084 ns) 2.668 ns simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\] 2 REG LC_X14_Y6_N1 20 " "Info: 2: + IC(1.584 ns) + CELL(1.084 ns) = 2.668 ns; Loc. = LC_X14_Y6_N1; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|cnt\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 40.63 % ) " "Info: Total cell delay = 1.084 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.584 ns ( 59.37 % ) " "Info: Total interconnect delay = 1.584 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 1.584ns } { 0.000ns 1.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1173 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|scounter:inst8|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 0.000ns 1.288ns 3.769ns 2.195ns 3.759ns } { 0.000ns 1.299ns 0.101ns 0.827ns 0.258ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "7.070 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} } { 0.000ns 0.000ns 1.288ns 3.753ns } { 0.000ns 1.299ns 0.101ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst8|cnt[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { simplecom_ro1:DC_inst|scounter:inst8|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst8|cnt[1] {} } { 0.000ns 1.584ns } { 0.000ns 1.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[0\] keyIn\[3\] clk 6.251 ns register " "Info: tsu for register \"simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[0\]\" (data pin = \"keyIn\[3\]\", clock pin = \"clk\") is 6.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.899 ns + Longest pin register " "Info: + Longest pin to register delay is 18.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[3\] 1 PIN PIN_G13 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G13; Fanout = 5; PIN Node = 'keyIn\[3\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[3] } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.677 ns) + CELL(0.390 ns) 7.366 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal4~70 2 COMB LC_X12_Y14_N9 4 " "Info: 2: + IC(5.677 ns) + CELL(0.390 ns) = 7.366 ns; Loc. = LC_X12_Y14_N9; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal4~70'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { keyIn[3] simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 315 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.101 ns) 8.152 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal1~77 3 COMB LC_X11_Y14_N1 4 " "Info: 3: + IC(0.685 ns) + CELL(0.101 ns) = 8.152 ns; Loc. = LC_X11_Y14_N1; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal1~77'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 319 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.101 ns) 8.650 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal10~74 4 COMB LC_X11_Y14_N8 3 " "Info: 4: + IC(0.397 ns) + CELL(0.101 ns) = 8.650 ns; Loc. = LC_X11_Y14_N8; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal10~74'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 322 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.101 ns) 9.464 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal12~77 5 COMB LC_X10_Y14_N4 3 " "Info: 5: + IC(0.713 ns) + CELL(0.101 ns) = 9.464 ns; Loc. = LC_X10_Y14_N4; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal12~77'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 323 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.522 ns) 11.094 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal13~82 6 COMB LC_X10_Y13_N6 3 " "Info: 6: + IC(1.108 ns) + CELL(0.522 ns) = 11.094 ns; Loc. = LC_X10_Y13_N6; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal13~82'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 328 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.101 ns) 11.589 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal11~79 7 COMB LC_X10_Y13_N8 2 " "Info: 7: + IC(0.394 ns) + CELL(0.101 ns) = 11.589 ns; Loc. = LC_X10_Y13_N8; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Equal11~79'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 simplecom_ro1:DC_inst|inpoutp:inst1|Equal11~79 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 340 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.522 ns) 13.490 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|Selector2~29 8 COMB LC_X12_Y14_N8 3 " "Info: 8: + IC(1.379 ns) + CELL(0.522 ns) = 13.490 ns; Loc. = LC_X12_Y14_N8; Fanout = 3; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|Selector2~29'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Equal11~79 simplecom_ro1:DC_inst|inpoutp:inst1|Selector2~29 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 344 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.522 ns) 16.058 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|WideNor0 9 COMB LC_X10_Y7_N6 5 " "Info: 9: + IC(2.046 ns) + CELL(0.522 ns) = 16.058 ns; Loc. = LC_X10_Y7_N6; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|WideNor0'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|Selector2~29 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 345 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.653 ns) 18.899 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[0\] 10 REG LC_X12_Y14_N7 3 " "Info: 10: + IC(2.188 ns) + CELL(0.653 ns) = 18.899 ns; Loc. = LC_X12_Y14_N7; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[0\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 simplecom_ro1:DC_inst|inpoutp:inst1|input[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1159 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.312 ns ( 22.82 % ) " "Info: Total cell delay = 4.312 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.587 ns ( 77.18 % ) " "Info: Total interconnect delay = 14.587 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.899 ns" { keyIn[3] simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 simplecom_ro1:DC_inst|inpoutp:inst1|Equal11~79 simplecom_ro1:DC_inst|inpoutp:inst1|Selector2~29 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 simplecom_ro1:DC_inst|inpoutp:inst1|input[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "18.899 ns" { keyIn[3] {} keyIn[3]~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal11~79 {} simplecom_ro1:DC_inst|inpoutp:inst1|Selector2~29 {} simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 {} simplecom_ro1:DC_inst|inpoutp:inst1|input[0] {} } { 0.000ns 0.000ns 5.677ns 0.685ns 0.397ns 0.713ns 1.108ns 0.394ns 1.379ns 2.046ns 2.188ns } { 0.000ns 1.299ns 0.390ns 0.101ns 0.101ns 0.101ns 0.522ns 0.101ns 0.522ns 0.522ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1159 34 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 12.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.827 ns) 2.994 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk20000 2 REG LC_X21_Y8_N8 20 " "Info: 2: + IC(0.868 ns) + CELL(0.827 ns) = 2.994 ns; Loc. = LC_X21_Y8_N8; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk20000'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.933 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\] 3 REG LC_X8_Y13_N3 1 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.933 ns; Loc. = LC_X8_Y13_N3; Fanout = 1; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|keyIn_node\[12\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[12] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1160 40 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.101 ns) 7.495 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120 4 COMB LC_X8_Y13_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.101 ns) = 7.495 ns; Loc. = LC_X8_Y13_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk~120'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[12] simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 168 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.258 ns) 8.147 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk 5 COMB LC_X8_Y13_N1 5 " "Info: 5: + IC(0.394 ns) + CELL(0.258 ns) = 8.147 ns; Loc. = LC_X8_Y13_N1; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|key_clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 simplecom_ro1:DC_inst|inpoutp:inst1|key_clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 184 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.905 ns) + CELL(0.629 ns) 12.681 ns simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[0\] 6 REG LC_X12_Y14_N7 3 " "Info: 6: + IC(3.905 ns) + CELL(0.629 ns) = 12.681 ns; Loc. = LC_X12_Y14_N7; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst1\|input\[0\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.534 ns" { simplecom_ro1:DC_inst|inpoutp:inst1|key_clk simplecom_ro1:DC_inst|inpoutp:inst1|input[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1159 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.941 ns ( 31.08 % ) " "Info: Total cell delay = 3.941 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.740 ns ( 68.92 % ) " "Info: Total interconnect delay = 8.740 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.681 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[12] simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 simplecom_ro1:DC_inst|inpoutp:inst1|key_clk simplecom_ro1:DC_inst|inpoutp:inst1|input[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.681 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk20000 {} simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[12] {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk {} simplecom_ro1:DC_inst|inpoutp:inst1|input[0] {} } { 0.000ns 0.000ns 0.868ns 3.112ns 0.461ns 0.394ns 3.905ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.899 ns" { keyIn[3] simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 simplecom_ro1:DC_inst|inpoutp:inst1|Equal11~79 simplecom_ro1:DC_inst|inpoutp:inst1|Selector2~29 simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 simplecom_ro1:DC_inst|inpoutp:inst1|input[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "18.899 ns" { keyIn[3] {} keyIn[3]~out0 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal4~70 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal1~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal10~74 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal12~77 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal13~82 {} simplecom_ro1:DC_inst|inpoutp:inst1|Equal11~79 {} simplecom_ro1:DC_inst|inpoutp:inst1|Selector2~29 {} simplecom_ro1:DC_inst|inpoutp:inst1|WideNor0 {} simplecom_ro1:DC_inst|inpoutp:inst1|input[0] {} } { 0.000ns 0.000ns 5.677ns 0.685ns 0.397ns 0.713ns 1.108ns 0.394ns 1.379ns 2.046ns 2.188ns } { 0.000ns 1.299ns 0.390ns 0.101ns 0.101ns 0.101ns 0.522ns 0.101ns 0.522ns 0.522ns 0.653ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.681 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[12] simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 simplecom_ro1:DC_inst|inpoutp:inst1|key_clk simplecom_ro1:DC_inst|inpoutp:inst1|input[0] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.681 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk20000 {} simplecom_ro1:DC_inst|inpoutp:inst1|keyIn_node[12] {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk~120 {} simplecom_ro1:DC_inst|inpoutp:inst1|key_clk {} simplecom_ro1:DC_inst|inpoutp:inst1|input[0] {} } { 0.000ns 0.000ns 0.868ns 3.112ns 0.461ns 0.394ns 3.905ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.258ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk selected_reg\[13\] simplecom_ro1:DC_inst\|regOut:inst11\|reg_select\[1\] 29.524 ns register " "Info: tco from clock \"clk\" to destination pin \"selected_reg\[13\]\" through register \"simplecom_ro1:DC_inst\|regOut:inst11\|reg_select\[1\]\" is 29.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.054 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.827 ns) 2.994 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk20000 2 REG LC_X21_Y8_N8 20 " "Info: 2: + IC(0.868 ns) + CELL(0.827 ns) = 2.994 ns; Loc. = LC_X21_Y8_N8; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk20000'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 188 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.827 ns) 6.894 ns simplecom_ro1:DC_inst\|regOut:inst11\|select_node 3 REG LC_X22_Y7_N2 3 " "Info: 3: + IC(3.073 ns) + CELL(0.827 ns) = 6.894 ns; Loc. = LC_X22_Y7_N2; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|select_node'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|regOut:inst11|select_node } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 163 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.531 ns) + CELL(0.629 ns) 11.054 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_select\[1\] 4 REG LC_X20_Y6_N8 42 " "Info: 4: + IC(3.531 ns) + CELL(0.629 ns) = 11.054 ns; Loc. = LC_X20_Y6_N8; Fanout = 42; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_select\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.160 ns" { simplecom_ro1:DC_inst|regOut:inst11|select_node simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1155 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.582 ns ( 32.40 % ) " "Info: Total cell delay = 3.582 ns ( 32.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 67.60 % ) " "Info: Total interconnect delay = 7.472 ns ( 67.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|regOut:inst11|select_node simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk20000 {} simplecom_ro1:DC_inst|regOut:inst11|select_node {} simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] {} } { 0.000ns 0.000ns 0.868ns 3.073ns 3.531ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1155 39 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.272 ns + Longest register pin " "Info: + Longest register to pin delay is 18.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_select\[1\] 1 REG LC_X20_Y6_N8 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y6_N8; Fanout = 42; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_select\[1\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1155 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.522 ns) 4.620 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1917 2 COMB LC_X13_Y12_N3 1 " "Info: 2: + IC(4.098 ns) + CELL(0.522 ns) = 4.620 ns; Loc. = LC_X13_Y12_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1917'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1111 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.101 ns) 6.868 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1918 3 COMB LC_X12_Y5_N6 1 " "Info: 3: + IC(2.147 ns) + CELL(0.101 ns) = 6.868 ns; Loc. = LC_X12_Y5_N6; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1918'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1112 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.522 ns) 8.792 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1921 4 COMB LC_X19_Y5_N6 1 " "Info: 4: + IC(1.402 ns) + CELL(0.522 ns) = 8.792 ns; Loc. = LC_X19_Y5_N6; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1921'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1113 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.522 ns) 11.128 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1922 5 COMB LC_X17_Y12_N2 1 " "Info: 5: + IC(1.814 ns) + CELL(0.522 ns) = 11.128 ns; Loc. = LC_X17_Y12_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1922'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1115 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.101 ns) 13.048 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1956 6 COMB LC_X9_Y8_N9 7 " "Info: 6: + IC(1.819 ns) + CELL(0.101 ns) = 13.048 ns; Loc. = LC_X9_Y8_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[4\]~1956'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1116 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.390 ns) 14.946 ns simplecom_ro1:DC_inst\|regOut:inst11\|Mux40~29 7 COMB LC_X8_Y2_N6 1 " "Info: 7: + IC(1.508 ns) + CELL(0.390 ns) = 14.946 ns; Loc. = LC_X8_Y2_N6; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|Mux40~29'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1119 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(1.865 ns) 18.272 ns selected_reg\[13\] 8 PIN PIN_P6 0 " "Info: 8: + IC(1.461 ns) + CELL(1.865 ns) = 18.272 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'selected_reg\[13\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 selected_reg[13] } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.023 ns ( 22.02 % ) " "Info: Total cell delay = 4.023 ns ( 22.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.249 ns ( 77.98 % ) " "Info: Total interconnect delay = 14.249 ns ( 77.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.272 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 selected_reg[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "18.272 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 {} simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 {} selected_reg[13] {} } { 0.000ns 4.098ns 2.147ns 1.402ns 1.814ns 1.819ns 1.508ns 1.461ns } { 0.000ns 0.522ns 0.101ns 0.522ns 0.522ns 0.101ns 0.390ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { clk simplecom_ro1:DC_inst|scounter:inst8|clk20000 simplecom_ro1:DC_inst|regOut:inst11|select_node simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst8|clk20000 {} simplecom_ro1:DC_inst|regOut:inst11|select_node {} simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] {} } { 0.000ns 0.000ns 0.868ns 3.073ns 3.531ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.272 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 selected_reg[13] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "18.272 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_select[1] {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1917 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1918 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1921 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1922 {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[4]~1956 {} simplecom_ro1:DC_inst|regOut:inst11|Mux40~29 {} selected_reg[13] {} } { 0.000ns 4.098ns 2.147ns 1.402ns 1.814ns 1.819ns 1.508ns 1.461ns } { 0.000ns 0.522ns 0.101ns 0.522ns 0.522ns 0.101ns 0.390ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset_in selected_reg\[5\] 13.705 ns Longest " "Info: Longest tpd from source pin \"reset_in\" to destination pin \"selected_reg\[5\]\" is 13.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns reset_in 1 CLK PIN_U8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_U8; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.258 ns) 3.151 ns simplecom_ro1:DC_inst\|reset:inst\|reset_out 2 COMB LC_X9_Y8_N4 230 " "Info: 2: + IC(1.588 ns) + CELL(0.258 ns) = 3.151 ns; Loc. = LC_X9_Y8_N4; Fanout = 230; COMB Node = 'simplecom_ro1:DC_inst\|reset:inst\|reset_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.522 ns) 6.219 ns simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[3\]~1954 3 COMB LC_X20_Y9_N9 7 " "Info: 3: + IC(2.546 ns) + CELL(0.522 ns) = 6.219 ns; Loc. = LC_X20_Y9_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|reg_node\[3\]~1954'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|regOut:inst11|reg_node[3]~1954 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1135 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.522 ns) 8.938 ns simplecom_ro1:DC_inst\|regOut:inst11\|Mux47~29 4 COMB LC_X10_Y6_N8 1 " "Info: 4: + IC(2.197 ns) + CELL(0.522 ns) = 8.938 ns; Loc. = LC_X10_Y6_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst11\|Mux47~29'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { simplecom_ro1:DC_inst|regOut:inst11|reg_node[3]~1954 simplecom_ro1:DC_inst|regOut:inst11|Mux47~29 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 1150 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(1.879 ns) 13.705 ns selected_reg\[5\] 5 PIN PIN_M17 0 " "Info: 5: + IC(2.888 ns) + CELL(1.879 ns) = 13.705 ns; Loc. = PIN_M17; Fanout = 0; PIN Node = 'selected_reg\[5\]'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { simplecom_ro1:DC_inst|regOut:inst11|Mux47~29 selected_reg[5] } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.486 ns ( 32.73 % ) " "Info: Total cell delay = 4.486 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.219 ns ( 67.27 % ) " "Info: Total interconnect delay = 9.219 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.705 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|regOut:inst11|reg_node[3]~1954 simplecom_ro1:DC_inst|regOut:inst11|Mux47~29 selected_reg[5] } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "13.705 ns" { reset_in {} reset_in~out0 {} simplecom_ro1:DC_inst|reset:inst|reset_out {} simplecom_ro1:DC_inst|regOut:inst11|reg_node[3]~1954 {} simplecom_ro1:DC_inst|regOut:inst11|Mux47~29 {} selected_reg[5] {} } { 0.000ns 0.000ns 1.588ns 2.546ns 2.197ns 2.888ns } { 0.000ns 1.305ns 0.258ns 0.522ns 0.522ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "simplecom_ro1:DC_inst\|reg:inst5\|i reset_in clk 7.182 ns register " "Info: th for register \"simplecom_ro1:DC_inst\|reg:inst5\|i\" (data pin = \"reset_in\", clock pin = \"clk\") is 7.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.520 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J4 86 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 86; CLK Node = 'clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.827 ns) 2.971 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff 2 REG LC_X23_Y7_N5 2 " "Info: 2: + IC(0.845 ns) + CELL(0.827 ns) = 2.971 ns; Loc. = LC_X23_Y7_N5; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|clkOnOff'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 185 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.101 ns) 3.541 ns simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut 3 COMB LC_X23_Y7_N8 1 " "Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.541 ns; Loc. = LC_X23_Y7_N8; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst13\|stepClkOut'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 186 37 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.258 ns) 4.202 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk 4 COMB LC_X23_Y7_N9 7 " "Info: 4: + IC(0.403 ns) + CELL(0.258 ns) = 4.202 ns; Loc. = LC_X23_Y7_N9; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 187 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.769 ns) + CELL(0.827 ns) 8.798 ns simplecom_ro1:DC_inst\|scounter:inst8\|clk2 5 REG LC_X8_Y8_N6 128 " "Info: 5: + IC(3.769 ns) + CELL(0.827 ns) = 8.798 ns; Loc. = LC_X8_Y8_N6; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst8\|clk2'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 287 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.629 ns) 12.520 ns simplecom_ro1:DC_inst\|reg:inst5\|i 6 REG LC_X12_Y6_N6 13 " "Info: 6: + IC(3.093 ns) + CELL(0.629 ns) = 12.520 ns; Loc. = LC_X12_Y6_N6; Fanout = 13; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|i'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.722 ns" { simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 305 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.941 ns ( 31.48 % ) " "Info: Total cell delay = 3.941 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.579 ns ( 68.52 % ) " "Info: Total interconnect delay = 8.579 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 3.093ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 305 20 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.351 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns reset_in 1 CLK PIN_U8 6 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_U8; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.258 ns) 3.151 ns simplecom_ro1:DC_inst\|reset:inst\|reset_out 2 COMB LC_X9_Y8_N4 230 " "Info: 2: + IC(1.588 ns) + CELL(0.258 ns) = 3.151 ns; Loc. = LC_X9_Y8_N4; Fanout = 230; COMB Node = 'simplecom_ro1:DC_inst\|reset:inst\|reset_out'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 276 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.767 ns) 5.351 ns simplecom_ro1:DC_inst\|reg:inst5\|i 3 REG LC_X12_Y6_N6 13 " "Info: 3: + IC(1.433 ns) + CELL(0.767 ns) = 5.351 ns; Loc. = LC_X12_Y6_N6; Fanout = 13; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|i'" {  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/simplecom_ro1.vqm" 305 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.330 ns ( 43.54 % ) " "Info: Total cell delay = 2.330 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 56.46 % ) " "Info: Total interconnect delay = 3.021 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.351 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "5.351 ns" { reset_in {} reset_in~out0 {} simplecom_ro1:DC_inst|reset:inst|reset_out {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 1.588ns 1.433ns } { 0.000ns 1.305ns 0.258ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut simplecom_ro1:DC_inst|scounter:inst8|clk simplecom_ro1:DC_inst|scounter:inst8|clk2 simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst13|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst13|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst8|clk {} simplecom_ro1:DC_inst|scounter:inst8|clk2 {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 0.845ns 0.469ns 0.403ns 3.769ns 3.093ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.258ns 0.827ns 0.629ns } "" } } { "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.351 ns" { reset_in simplecom_ro1:DC_inst|reset:inst|reset_out simplecom_ro1:DC_inst|reg:inst5|i } "NODE_NAME" } } { "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp1/quartus/bin/Technology_Viewer.qrui" "5.351 ns" { reset_in {} reset_in~out0 {} simplecom_ro1:DC_inst|reset:inst|reset_out {} simplecom_ro1:DC_inst|reg:inst5|i {} } { 0.000ns 0.000ns 1.588ns 1.433ns } { 0.000ns 1.305ns 0.258ns 0.767ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 20:44:25 2008 " "Info: Processing ended: Thu Jul 03 20:44:25 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
