INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/UART_RX_CMOD_A735T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX_CMOD_A735T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/UART_TX_CMOD_A735T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX_CMOD_A735T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/aes_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/aes_encryption.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_encryption
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/key_expansion.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
WARNING: [VRFC 10-3824] variable 'sbox_lookup' must explicitly be declared as automatic or static [F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/key_expansion.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/mix_columns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_columns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/shift_rows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/sub_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bytes
WARNING: [VRFC 10-3824] variable 'sbox_lookup' must explicitly be declared as automatic or static [F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/sub_bytes.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/uart_frame_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sources_1/new/uart_frame_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_frame_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/aes_fsm/aes_fsm.srcs/sim_1/new/tb_aes_encryption.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_aes_encryption
