# Clock I/O and CMT buffers

## `HCLK_IOI`

{{tile virtex5 HCLK_IOI}}


## `HCLK_IOI_CENTER`

{{tile virtex5 HCLK_IOI_CENTER}}


## `HCLK_IOI_BOTCEN`

{{tile virtex5 HCLK_IOI_BOTCEN}}


## `HCLK_IOI_TOPCEN`

{{tile virtex5 HCLK_IOI_TOPCEN}}


## `HCLK_IOI_CMT`

{{tile virtex5 HCLK_IOI_CMT}}


## `HCLK_CMT_IOI`

{{tile virtex5 HCLK_CMT_IOI}}


## `HCLK_CMT`

{{tile virtex5 HCLK_CMT}}