###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:38:51 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: VIOLATED Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.082
- Setup                         0.932
+ Phase Shift                   5.000
= Required Time                 5.150
- Arrival Time                  5.847
= Slack Time                   -0.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.697 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |   -0.433 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.079 | 
     | U0_ClkDiv/div_clk_reg_reg | RN ^       | SDFFRQX2M | 9.898 | 0.071 |   5.847 |    5.150 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.697 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |    0.720 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |    0.770 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    1.118 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX24M | 0.094 | 0.097 |   0.518 |    1.215 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v | CLKBUFX40M | 0.040 | 0.119 |   0.638 |    1.334 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.104 |   0.742 |    1.438 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v | CLKBUFX40M | 0.041 | 0.105 |   0.847 |    1.544 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.964 |    1.661 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^ | CLKINVX40M | 0.040 | 0.046 |   1.010 |    1.707 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v | CLKINVX32M | 0.031 | 0.039 |   1.049 |    1.746 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^ | INVX4M     | 0.031 | 0.033 |   1.082 |    1.779 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.031 | 0.000 |   1.082 |    1.779 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.209 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.473 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.985 | 
     | U0_ClkDiv/\counter_reg[0] | RN ^       | SDFFRX4M  | 9.898 | 0.073 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.209 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.186 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.136 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.212 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.476 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.704 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.941 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.198 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.473 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.646 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.694 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.813 | 
     | U0_ClkDiv/\counter_reg[0] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.814 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.210 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.473 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.985 | 
     | U0_ClkDiv/\counter_reg[1] | RN ^       | SDFFRX4M  | 9.898 | 0.073 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.186 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.136 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.212 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.476 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.704 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.941 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.198 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.473 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.646 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.694 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.813 | 
     | U0_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.814 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[7] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.210 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.473 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[7] | RN ^       | SDFFRX4M  | 9.898 | 0.072 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.186 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.212 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.476 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.198 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.473 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.813 | 
     | U0_ClkDiv/\counter_reg[7] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.848
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.210 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.474 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[5] | RN ^       | SDFFRX4M  | 9.898 | 0.072 |   5.848 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.210 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[2] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.847
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.211 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.474 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[2] | RN ^       | SDFFRX4M  | 9.898 | 0.071 |   5.847 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.703 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.645 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.693 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[2] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.812 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[3] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.847
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.211 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.474 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.986 | 
     | U0_ClkDiv/\counter_reg[3] | RN ^       | SDFFRX4M  | 9.898 | 0.071 |   5.847 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.137 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.211 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.475 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.702 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.940 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.472 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.644 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.692 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[3] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.812 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[6] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.847
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.211 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.475 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.987 | 
     | U0_ClkDiv/\counter_reg[6] | RN ^       | SDFFRX4M  | 9.898 | 0.071 |   5.847 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.211 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.187 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.138 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.210 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.474 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.702 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.939 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.197 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.471 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.644 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.692 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.812 | 
     | U0_ClkDiv/\counter_reg[6] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.813 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[4] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.965
+ Phase Shift                   5.000
= Required Time                 6.058
- Arrival Time                  5.845
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.213 | 
     | u_uart_rst_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.476 | 
     | DFT_UART_RST__Exclude_0   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    5.988 | 
     | U0_ClkDiv/\counter_reg[4] | RN ^       | SDFFRX4M  | 9.898 | 0.070 |   5.845 |    6.058 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.213 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.189 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.139 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.209 | 
     | DFT_UART_CLK__L1_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.473 | 
     | DFT_UART_CLK__L2_I3       | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.700 | 
     | DFT_UART_CLK__L3_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.938 | 
     | DFT_UART_CLK__L4_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.195 | 
     | DFT_UART_CLK__L5_I2       | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.470 | 
     | DFT_UART_CLK__L6_I3       | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.642 | 
     | DFT_UART_CLK__L7_I1       | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.691 | 
     | DFT_UART_CLK__L8_I2       | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.810 | 
     | U0_ClkDiv/\counter_reg[4] | CK ^       | SDFFRX4M   | 0.185 | 0.001 |   2.023 |    1.811 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.847
= Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.254 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.518 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.030 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | RN ^       | SDFFRX1M  | 9.898 | 0.071 |   5.847 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.254 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.231 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.103 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.009 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.134 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.346 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.536 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.761 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.959 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.229 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.345 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.608 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.796 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.844
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.257 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.520 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.032 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | RN ^       | SDFFRX1M  | 9.898 | 0.069 |   5.844 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.257 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.233 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.106 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.006 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.132 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.343 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.533 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.759 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.956 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.227 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.342 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.605 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.794 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.844
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.257 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.520 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.032 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | RN ^       | SDFFRX1M  | 9.898 | 0.068 |   5.844 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.257 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.233 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.106 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.006 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.132 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.343 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.533 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.759 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.956 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.227 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.342 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.605 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.794 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.844
= Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.257 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.521 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.033 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | RN ^       | SDFFRX1M  | 9.898 | 0.068 |   5.844 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.257 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.234 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.106 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.006 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.131 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.342 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.532 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.758 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.956 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.226 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.342 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.604 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.793 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.054 |    1.797 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.101
- Arrival Time                  5.842
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.259 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.522 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.034 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | RN ^       | SDFFRX1M  | 9.898 | 0.066 |   5.842 |    6.101 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.259 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.235 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.108 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.004 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.130 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.341 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.531 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.757 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.954 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.225 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.340 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.603 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.792 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.053 |    1.795 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.100
- Arrival Time                  5.841
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.259 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.523 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.035 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | RN ^       | SDFFRX1M  | 9.898 | 0.065 |   5.841 |    6.100 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.259 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.236 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.108 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.004 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.129 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.340 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.530 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.756 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.954 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.224 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.340 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.602 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.791 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^       | SDFFRX1M   | 0.103 | 0.003 |   2.053 |    1.794 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.052
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.099
- Arrival Time                  5.839
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.260 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.524 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.036 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | RN ^       | SDFFRX1M  | 9.898 | 0.063 |   5.839 |    6.099 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.260 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.237 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.109 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.003 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.128 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.339 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.529 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.755 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.953 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.223 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.339 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.601 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.790 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^       | SDFFRX1M   | 0.103 | 0.002 |   2.052 |    1.792 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.052
- Setup                         0.953
+ Phase Shift                   5.000
= Required Time                 6.099
- Arrival Time                  5.837
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.262 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.525 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.037 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | RN ^       | SDFFRX1M  | 9.898 | 0.061 |   5.837 |    6.099 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.262 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.238 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.111 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |    0.001 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.127 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.338 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.528 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.753 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.951 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.221 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.337 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.600 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.789 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^       | SDFFRX1M   | 0.103 | 0.001 |   2.052 |    1.790 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.035
- Setup                         0.959
+ Phase Shift                   5.000
= Required Time                 6.076
- Arrival Time                  5.813
= Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |    0.263 | 
     | u_uart_rst_mux/U1       | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.527 | 
     | DFT_UART_RST__Exclude_0 | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.039 | 
     | U1_ClkDiv/flag_reg      | RN ^       | SDFFRX4M  | 9.898 | 0.037 |   5.813 |    6.076 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.263 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.240 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.190 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.158 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.422 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.650 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.887 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.144 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.419 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.592 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.640 | 
     | DFT_UART_CLK__L8_I3 | A v -> Y ^ | INVX4M     | 0.204 | 0.130 |   2.033 |    1.769 | 
     | U1_ClkDiv/flag_reg  | CK ^       | SDFFRX4M   | 0.204 | 0.002 |   2.035 |    1.771 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/RN (^) checked with  leading edge of 'scan_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.023
- Setup                         0.876
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.848
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |    0.299 | 
     | u_uart_rst_mux/U1       | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.563 | 
     | DFT_UART_RST__Exclude_0 | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.075 | 
     | U0_ClkDiv/flag_reg      | RN ^       | SDFFRQX2M | 9.898 | 0.073 |   5.848 |    6.148 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.299 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.023 |   -0.276 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.067 | 0.050 |   0.073 |   -0.226 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.400 | 0.348 |   0.421 |    0.122 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.243 | 0.264 |   0.685 |    0.386 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.212 | 0.228 |   0.913 |    0.614 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.237 | 0.237 |   1.150 |    0.851 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.267 | 0.257 |   1.408 |    1.109 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.291 | 0.275 |   1.682 |    1.383 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.173 |   1.855 |    1.556 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.034 | 0.048 |   1.903 |    1.604 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.185 | 0.119 |   2.023 |    1.723 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.185 | 0.001 |   2.023 |    1.724 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[7] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[7] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.847
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.301 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.564 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.076 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | RN ^       | SDFFRQX2M | 9.898 | 0.071 |   5.847 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.301 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.277 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.150 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.038 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.088 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.299 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.489 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.715 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.912 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.183 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.298 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.561 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.750 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.753 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[5] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[5] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.847
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.301 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.564 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.076 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | RN ^       | SDFFRQX2M | 9.898 | 0.071 |   5.847 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.301 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.277 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.150 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.038 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.088 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.299 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.489 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.714 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.912 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.182 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.298 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.561 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.750 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.752 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | RN ^       | SDFFRQX2M | 9.898 | 0.063 |   5.838 |    6.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.156 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.044 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.708 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.906 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.176 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.292 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stop_error_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stop_error_reg/RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |           |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                          | scan_rst ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | u_uart_rst_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                  | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | RN ^       | SDFFRQX4M | 9.898 | 0.063 |   5.838 |    6.146 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |            |            |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | scan_clk__L1_I0                          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                          | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.156 | 
     | scan_clk__L3_I0                          | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                          | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                          | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                          | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                          | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.708 | 
     | scan_clk__L8_I0                          | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                          | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.176 | 
     | scan_clk__L10_I0                         | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_stop_check/stop_error_reg | CK ^       | SDFFRQX4M  | 0.103 | 0.001 |   2.051 |    1.744 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |    0.307 | 
     | u_uart_rst_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                      | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | RN ^       | SDFFRQX2M | 9.898 | 0.062 |   5.838 |    6.146 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.156 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.708 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.176 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.744 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[6] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[6] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.840
= Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.571 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.083 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | RN ^       | SDFFRQX2M | 9.898 | 0.064 |   5.840 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.308 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.157 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.081 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.707 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.175 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.743 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.745 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART/u_rx/u_stop_check/stp_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_stop_check/stp_err_reg/RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.838
= Slack Time                    0.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    0.308 | 
     | u_uart_rst_mux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.572 | 
     | DFT_UART_RST__Exclude_0               | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.084 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | RN ^       | SDFFRQX2M | 9.898 | 0.062 |   5.838 |    6.146 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.308 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.284 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.157 | 
     | scan_clk__L3_I0                       | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.045 | 
     | scan_clk__L4_I0                       | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.080 | 
     | scan_clk__L5_I0                       | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.292 | 
     | scan_clk__L6_I0                       | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.482 | 
     | scan_clk__L7_I0                       | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.707 | 
     | scan_clk__L8_I0                       | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.905 | 
     | scan_clk__L9_I1                       | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.175 | 
     | scan_clk__L10_I0                      | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.291 | 
     | u_uart_RX_clk_mux/U1                  | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.554 | 
     | DFT_UART_RX_CLK__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.742 | 
     | U0_UART/u_rx/u_stop_check/stp_err_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.743 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[3] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.839
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.572 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.084 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | RN ^       | SDFFRQX2M | 9.898 | 0.063 |   5.839 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.309 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.285 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.158 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.046 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.080 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.291 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.481 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.706 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.904 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.174 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.290 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.553 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.742 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.839
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.572 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.084 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | RN ^       | SDFFRQX2M | 9.898 | 0.063 |   5.839 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.309 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.285 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.158 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.046 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.080 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.291 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.481 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.706 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.904 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.174 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.290 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.553 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.742 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[4] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[4] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.839
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.572 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.084 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[4] | RN ^       | SDFFRQX2M | 9.898 | 0.063 |   5.839 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.309 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.285 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.158 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.046 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.080 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.291 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.481 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.706 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.904 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.174 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.290 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.553 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.742 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[4] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.744 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.147
- Arrival Time                  5.838
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^ |           | 0.000 |       |   0.000 |    0.309 | 
     | u_uart_rst_mux/U1                          | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.573 | 
     | DFT_UART_RST__Exclude_0                    | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.085 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | RN ^       | SDFFRQX2M | 9.898 | 0.062 |   5.838 |    6.147 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.309 | 
     | scan_clk__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.286 | 
     | scan_clk__L2_I1                            | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.158 | 
     | scan_clk__L3_I0                            | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.046 | 
     | scan_clk__L4_I0                            | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.079 | 
     | scan_clk__L5_I0                            | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.290 | 
     | scan_clk__L6_I0                            | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.480 | 
     | scan_clk__L7_I0                            | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.706 | 
     | scan_clk__L8_I0                            | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.904 | 
     | scan_clk__L9_I1                            | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.174 | 
     | scan_clk__L10_I0                           | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.290 | 
     | u_uart_RX_clk_mux/U1                       | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.552 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.741 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.053 |    1.743 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/par_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_parity_check/par_err_reg/RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.050
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.145
- Arrival Time                  5.834
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^ |           | 0.000 |       |   0.000 |    0.310 | 
     | u_uart_rst_mux/U1                       | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.574 | 
     | DFT_UART_RST__Exclude_0                 | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.086 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | RN ^       | SDFFRQX2M | 9.898 | 0.059 |   5.834 |    6.145 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.310 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.287 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.159 | 
     | scan_clk__L3_I0                         | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.048 | 
     | scan_clk__L4_I0                         | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.078 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.289 | 
     | scan_clk__L6_I0                         | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.479 | 
     | scan_clk__L7_I0                         | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.705 | 
     | scan_clk__L8_I0                         | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.902 | 
     | scan_clk__L9_I1                         | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.173 | 
     | scan_clk__L10_I0                        | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.288 | 
     | u_uart_RX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.551 | 
     | DFT_UART_RX_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.740 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.000 |   2.050 |    1.740 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                            (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.051
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.145
- Arrival Time                  5.831
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_rst ^ |           | 0.000 |       |   0.000 |    0.314 | 
     | u_uart_rst_mux/U1                               | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.578 | 
     | DFT_UART_RST__Exclude_0                         | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.090 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | RN ^       | SDFFRQX2M | 9.898 | 0.056 |   5.831 |    6.145 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.314 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.291 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.163 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.051 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.074 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.286 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.476 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.701 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.899 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.169 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.285 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.548 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.736 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.001 |   2.051 |    1.737 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                            (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.052
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.831
= Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_rst ^ |           | 0.000 |       |   0.000 |    0.316 | 
     | u_uart_rst_mux/U1                               | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.579 | 
     | DFT_UART_RST__Exclude_0                         | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.091 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | RN ^       | SDFFRQX2M | 9.898 | 0.055 |   5.831 |    6.146 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.316 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.292 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.165 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.053 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.073 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.284 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.474 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.699 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.897 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.167 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.283 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.546 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.735 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.052 |    1.736 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                            (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.052
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.146
- Arrival Time                  5.830
= Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_rst ^ |           | 0.000 |       |   0.000 |    0.316 | 
     | u_uart_rst_mux/U1                               | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.580 | 
     | DFT_UART_RST__Exclude_0                         | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.092 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | RN ^       | SDFFRQX2M | 9.898 | 0.055 |   5.830 |    6.146 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.316 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.292 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.165 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.053 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.072 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.284 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.474 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.699 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.897 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.167 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.283 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.546 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.734 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.052 |    1.736 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                            (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.147
- Arrival Time                  5.830
= Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_rst ^ |           | 0.000 |       |   0.000 |    0.317 | 
     | u_uart_rst_mux/U1                               | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.581 | 
     | DFT_UART_RST__Exclude_0                         | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.093 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.830 |    6.147 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.317 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.294 | 
     | scan_clk__L2_I1                                 | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.166 | 
     | scan_clk__L3_I0                                 | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.054 | 
     | scan_clk__L4_I0                                 | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.071 | 
     | scan_clk__L5_I0                                 | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.282 | 
     | scan_clk__L6_I0                                 | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.472 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.698 | 
     | scan_clk__L8_I0                                 | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.896 | 
     | scan_clk__L9_I1                                 | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.166 | 
     | scan_clk__L10_I0                                | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.282 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.544 | 
     | DFT_UART_RX_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.733 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.103 | 0.002 |   2.053 |    1.735 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.830
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_rst ^ |           | 0.000 |       |   0.000 |    0.318 | 
     | u_uart_rst_mux/U1                                | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.581 | 
     | DFT_UART_RST__Exclude_0                          | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.093 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | RN ^       | SDFFRQX2M | 9.898 | 0.055 |   5.830 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.318 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.294 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.167 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.055 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.071 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.282 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.472 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.895 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.281 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.544 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.733 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.736 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.830
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_rst ^ |           | 0.000 |       |   0.000 |    0.318 | 
     | u_uart_rst_mux/U1                                | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.581 | 
     | DFT_UART_RST__Exclude_0                          | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.093 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.830 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.318 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.294 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.167 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.055 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.071 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.282 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.472 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.895 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.281 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.544 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.733 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.735 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.830
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_rst ^ |           | 0.000 |       |   0.000 |    0.318 | 
     | u_uart_rst_mux/U1                                | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.581 | 
     | DFT_UART_RST__Exclude_0                          | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.094 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.830 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.318 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.294 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.167 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.055 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.071 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.282 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.472 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.895 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.281 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.544 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.733 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.735 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.830
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_rst ^ |           | 0.000 |       |   0.000 |    0.318 | 
     | u_uart_rst_mux/U1                                | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.582 | 
     | DFT_UART_RST__Exclude_0                          | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.094 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.830 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.318 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.294 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.167 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.055 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.070 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.282 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.472 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.895 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.281 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.544 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.732 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.736 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.830
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_rst ^ |           | 0.000 |       |   0.000 |    0.318 | 
     | u_uart_rst_mux/U1                                | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.582 | 
     | DFT_UART_RST__Exclude_0                          | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.094 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.830 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.318 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.294 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.167 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.055 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.070 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.282 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.472 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.895 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.281 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.544 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.732 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.736 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART/u_rx/u_data_sampling/\samples_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/\samples_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.829
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |    0.318 | 
     | u_uart_rst_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.582 | 
     | DFT_UART_RST__Exclude_0                      | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.094 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.829 |    6.148 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.318 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.295 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.167 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.056 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.070 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.281 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.471 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.894 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.280 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.543 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.732 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.735 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] /RN (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.829
= Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_rst ^ |           | 0.000 |       |   0.000 |    0.319 | 
     | u_uart_rst_mux/U1                                | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.582 | 
     | DFT_UART_RST__Exclude_0                          | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.094 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | RN ^       | SDFFRQX2M | 9.898 | 0.054 |   5.829 |    6.148 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.319 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.295 | 
     | scan_clk__L2_I1                                  | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.168 | 
     | scan_clk__L3_I0                                  | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.056 | 
     | scan_clk__L4_I0                                  | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.070 | 
     | scan_clk__L5_I0                                  | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.281 | 
     | scan_clk__L6_I0                                  | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.471 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.697 | 
     | scan_clk__L8_I0                                  | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.894 | 
     | scan_clk__L9_I1                                  | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.165 | 
     | scan_clk__L10_I0                                 | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.280 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.543 | 
     | DFT_UART_RX_CLK__L1_I0                           | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.732 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.735 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART/u_rx/u_data_sampling/\samples_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/\samples_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.053
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.827
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |    0.321 | 
     | u_uart_rst_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.585 | 
     | DFT_UART_RST__Exclude_0                      | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.097 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[1] | RN ^       | SDFFRQX2M | 9.898 | 0.051 |   5.827 |    6.148 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.321 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.298 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.170 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.058 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.067 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.279 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.469 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.694 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.892 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.162 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.278 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.541 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.729 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.053 |    1.732 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART/u_rx/u_data_sampling/\samples_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/\samples_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.148
- Arrival Time                  5.824
= Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_rst ^ |           | 0.000 |       |   0.000 |    0.324 | 
     | u_uart_rst_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.587 | 
     | DFT_UART_RST__Exclude_0                      | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.099 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[0] | RN ^       | SDFFRQX2M | 9.898 | 0.049 |   5.824 |    6.148 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.324 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.300 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.173 | 
     | scan_clk__L3_I0                              | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.061 | 
     | scan_clk__L4_I0                              | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.065 | 
     | scan_clk__L5_I0                              | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.276 | 
     | scan_clk__L6_I0                              | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.466 | 
     | scan_clk__L7_I0                              | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.691 | 
     | scan_clk__L8_I0                              | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.889 | 
     | scan_clk__L9_I1                              | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.159 | 
     | scan_clk__L10_I0                             | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.275 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.538 | 
     | DFT_UART_RX_CLK__L1_I0                       | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.727 | 
     | U0_UART/u_rx/u_data_sampling/\samples_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.003 |   2.054 |    1.730 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART/u_tx/u_TX_FSM/\current_state_reg[0] /
CK 
Endpoint:   U0_UART/u_tx/u_TX_FSM/\current_state_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.080
- Setup                         0.950
+ Phase Shift                   5.000
= Required Time                 6.130
- Arrival Time                  5.801
= Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |    0.328 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.592 | 
     | DFT_UART_RST__Exclude_0                     | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.104 | 
     | U0_UART/u_tx/u_TX_FSM/\current_state_reg[0] | RN ^       | SDFFRX1M  | 9.898 | 0.026 |   5.801 |    6.130 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.328 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.305 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.177 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.066 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.060 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.271 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.461 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.687 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.884 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.155 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.270 | 
     | u_uart_TX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.304 | 0.305 |   1.904 |    1.576 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^ | BUFX32M    | 0.114 | 0.171 |   2.075 |    1.747 | 
     | U0_UART/u_tx/u_TX_FSM/\current_state_reg[0] | CK ^       | SDFFRX1M   | 0.114 | 0.005 |   2.080 |    1.751 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/data_valid_reg/CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/data_valid_reg/RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.149
- Arrival Time                  5.816
= Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |    0.332 | 
     | u_uart_rst_mux/U1                    | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.596 | 
     | DFT_UART_RST__Exclude_0              | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.108 | 
     | U0_UART/u_rx/u_RX_FSM/data_valid_reg | RN ^       | SDFFRQX2M | 9.898 | 0.041 |   5.816 |    6.149 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.332 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.309 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.181 | 
     | scan_clk__L3_I0                      | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.069 | 
     | scan_clk__L4_I0                      | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.056 | 
     | scan_clk__L5_I0                      | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.267 | 
     | scan_clk__L6_I0                      | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.457 | 
     | scan_clk__L7_I0                      | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.683 | 
     | scan_clk__L8_I0                      | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.881 | 
     | scan_clk__L9_I1                      | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.151 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.267 | 
     | u_uart_RX_clk_mux/U1                 | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.529 | 
     | DFT_UART_RX_CLK__L1_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.718 | 
     | U0_UART/u_rx/u_RX_FSM/data_valid_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.054 |    1.722 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK 
Endpoint:   U0_UART/u_rx/u_strt_check/strt_glitch_reg/RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.054
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.149
- Arrival Time                  5.812
= Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |    0.336 | 
     | u_uart_rst_mux/U1                         | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.600 | 
     | DFT_UART_RST__Exclude_0                   | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.112 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | RN ^       | SDFFRQX2M | 9.898 | 0.037 |   5.812 |    6.149 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.336 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.313 | 
     | scan_clk__L2_I1                           | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.185 | 
     | scan_clk__L3_I0                           | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.073 | 
     | scan_clk__L4_I0                           | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.052 | 
     | scan_clk__L5_I0                           | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.263 | 
     | scan_clk__L6_I0                           | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.453 | 
     | scan_clk__L7_I0                           | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.679 | 
     | scan_clk__L8_I0                           | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.877 | 
     | scan_clk__L9_I1                           | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.147 | 
     | scan_clk__L10_I0                          | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.263 | 
     | u_uart_RX_clk_mux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.525 | 
     | DFT_UART_RX_CLK__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.714 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.054 |    1.718 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.055
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.149
- Arrival Time                  5.809
= Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |    0.340 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.604 | 
     | DFT_UART_RST__Exclude_0                     | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.116 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | RN ^       | SDFFRQX2M | 9.898 | 0.033 |   5.809 |    6.149 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.340 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.316 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.189 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.077 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.048 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.260 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.450 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.675 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.873 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.143 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.259 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.522 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.711 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.715 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.055
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.149
- Arrival Time                  5.795
= Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |    0.354 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.617 | 
     | DFT_UART_RST__Exclude_0                     | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.129 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | RN ^       | SDFFRQX2M | 9.898 | 0.020 |   5.795 |    6.149 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.354 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.330 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.203 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.091 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.035 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.246 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.436 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.661 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.859 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.129 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.245 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.508 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.697 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.701 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.055
- Setup                         0.906
+ Phase Shift                   5.000
= Required Time                 6.149
- Arrival Time                  5.795
= Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |    0.354 | 
     | u_uart_rst_mux/U1                           | B ^ -> Y ^ | MX2X2M    | 0.279 | 0.264 |   0.264 |    0.618 | 
     | DFT_UART_RST__Exclude_0                     | A ^ -> Y ^ | CLKBUFX1M | 9.898 | 5.512 |   5.776 |    6.130 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | RN ^       | SDFFRQX2M | 9.898 | 0.019 |   5.795 |    6.149 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -0.354 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.023 |   0.024 |   -0.330 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX3M     | 0.062 | 0.127 |   0.151 |   -0.203 | 
     | scan_clk__L3_I0                             | A v -> Y ^ | INVXLM     | 0.156 | 0.112 |   0.263 |   -0.091 | 
     | scan_clk__L4_I0                             | A ^ -> Y v | INVXLM     | 0.142 | 0.126 |   0.388 |    0.034 | 
     | scan_clk__L5_I0                             | A v -> Y ^ | INVXLM     | 0.294 | 0.211 |   0.600 |    0.246 | 
     | scan_clk__L6_I0                             | A ^ -> Y v | INVXLM     | 0.204 | 0.190 |   0.790 |    0.436 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | INVXLM     | 0.287 | 0.226 |   1.015 |    0.661 | 
     | scan_clk__L8_I0                             | A ^ -> Y v | INVXLM     | 0.218 | 0.198 |   1.213 |    0.859 | 
     | scan_clk__L9_I1                             | A v -> Y v | CLKBUFX1M  | 0.250 | 0.270 |   1.483 |    1.129 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | INVX2M     | 0.108 | 0.116 |   1.599 |    1.245 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.228 | 0.263 |   1.862 |    1.508 | 
     | DFT_UART_RX_CLK__L1_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.103 | 0.189 |   2.050 |    1.696 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.103 | 0.004 |   2.055 |    1.701 | 
     +------------------------------------------------------------------------------------------------------------+ 

