 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 hard_fpu_arch_timing.xml	  fir.v	  common	  success	  9683	  37.35	  35	  -1	  -1	 
