 
****************************************
Report : qor
Design : conv
Version: K-2015.06
Date   : Sat Nov 23 09:00:13 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.16
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:         20
  Leaf Cell Count:               3165
  Buf/Inv Cell Count:             127
  Buf Cell Count:                   0
  Inv Cell Count:                 127
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1799
  Sequential Cell Count:         1366
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7649.279931
  Noncombinational Area: 13895.999881
  Buf/Inv Area:            519.840003
  Total Buffer Area:             0.00
  Total Inverter Area:         519.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             21545.279812
  Design Area:           21545.279812


  Design Rules
  -----------------------------------
  Total Number of Nets:          3751
  Nets With Violations:           103
  Max Trans Violations:           103
  Max Cap Violations:              18
  -----------------------------------


  Hostname: docker

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.30
  Mapping Optimization:                7.07
  -----------------------------------------
  Overall Compile Time:               47.34
  Overall Compile Wall Clock Time:   140.95

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
