$date
	Thu Feb 19 06:24:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_acount $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ count [3:0] $end
$var wire 1 # rst $end
$var wire 4 % q [3:0] $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # rst $end
$var reg 1 ' q $end
$upscope $end
$scope module ff2 $end
$var wire 1 ( clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$scope module ff3 $end
$var wire 1 + clk $end
$var wire 1 , d $end
$var wire 1 # rst $end
$var reg 1 - q $end
$upscope $end
$scope module ff4 $end
$var wire 1 . clk $end
$var wire 1 / d $end
$var wire 1 # rst $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
bx %
bx $
1#
1"
bx !
$end
#5
1/
00
1,
0.
0-
1)
0+
0*
1&
0(
b0 !
b0 $
b0 %
0'
0"
#10
1"
0#
#15
0&
1(
b1 !
b1 $
b1 %
1'
0"
#20
1"
#25
0)
1+
1*
1&
0(
b10 !
b10 $
b10 %
0'
0"
#30
1"
#35
0&
1(
b11 !
b11 $
b11 %
1'
0"
#40
1"
#45
0,
1.
1-
1)
0+
0*
1&
0(
b100 !
b100 $
b100 %
0'
0"
#50
1"
#55
0&
1(
b101 !
b101 $
b101 %
1'
0"
#60
1"
#65
0)
1+
1*
1&
0(
b110 !
b110 $
b110 %
0'
0"
#70
1"
#75
0&
1(
b111 !
b111 $
b111 %
1'
0"
#80
1"
#85
0/
10
1,
0.
0-
1)
0+
0*
1&
0(
b1000 !
b1000 $
b1000 %
0'
0"
#90
1"
#95
0&
1(
b1001 !
b1001 $
b1001 %
1'
0"
#100
1"
#105
0)
1+
1*
1&
0(
b1010 !
b1010 $
b1010 %
0'
0"
#110
1"
