

================================================================
== Vivado HLS Report for 'compute_bit_length'
================================================================
* Date:           Tue Aug  3 12:44:33 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.333 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      828|      828| 8.280 us | 8.280 us |  828|  828|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_histogram  |       64|       64|         1|          1|          1|    64|    yes   |
        |- traverse_tree   |      760|      760|         5|          3|          3|   253|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 3, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%child_depth_V = alloca [255 x i6], align 1" [./hls-src/huffman_compute_bit_length.cpp:11->./hls-src/huffman_encoding.cpp:53]   --->   Operation 10 'alloca' 'child_depth_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%internal_length_hist = alloca [64 x i32], align 4" [./hls-src/huffman_compute_bit_length.cpp:12->./hls-src/huffman_encoding.cpp:53]   --->   Operation 11 'alloca' 'internal_length_hist' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str132, i32 0, i32 0, [1 x i8]* @p_str133, [1 x i8]* @p_str134, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%val_assign_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %val_assign_loc)" [./hls-src/huffman_encoding.cpp:53]   --->   Operation 13 'read' 'val_assign_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str138, i32 0, i32 0, [1 x i8]* @p_str139, [1 x i8]* @p_str140, [1 x i8]* @p_str141, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str142, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %val_assign_loc_out, i32 %val_assign_loc_read)" [./hls-src/huffman_encoding.cpp:53]   --->   Operation 15 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [./hls-src/huffman_compute_bit_length.cpp:10->./hls-src/huffman_encoding.cpp:53]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i7 [ %i_5, %init_histogram ], [ 0, %entry ]"   --->   Operation 17 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %i_0_i_i, -64" [./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53]   --->   Operation 18 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i_0_i_i, 1" [./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53]   --->   Operation 20 'add' 'i_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %0, label %init_histogram" [./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str347) nounwind" [./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str347)" [./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53]   --->   Operation 23 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str448) nounwind" [./hls-src/huffman_compute_bit_length.cpp:15->./hls-src/huffman_encoding.cpp:53]   --->   Operation 24 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %i_0_i_i to i64" [./hls-src/huffman_compute_bit_length.cpp:16->./hls-src/huffman_encoding.cpp:53]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%internal_length_hist_1 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln16" [./hls-src/huffman_compute_bit_length.cpp:16->./hls-src/huffman_encoding.cpp:53]   --->   Operation 26 'getelementptr' 'internal_length_hist_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.25ns)   --->   "store i32 0, i32* %internal_length_hist_1, align 4" [./hls-src/huffman_compute_bit_length.cpp:16->./hls-src/huffman_encoding.cpp:53]   --->   Operation 27 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str347, i32 %tmp_i_i)" [./hls-src/huffman_compute_bit_length.cpp:17->./hls-src/huffman_encoding.cpp:53]   --->   Operation 28 'specregionend' 'empty_31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53]   --->   Operation 29 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln19 = add nsw i32 %val_assign_loc_read, -2" [./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53]   --->   Operation 30 'add' 'add_ln19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %add_ln19 to i64" [./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53]   --->   Operation 31 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%child_depth_V_addr = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %sext_ln19" [./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53]   --->   Operation 32 'getelementptr' 'child_depth_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "store i6 1, i6* %child_depth_V_addr, align 1" [./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_3 : Operation 34 [1/1] (2.55ns)   --->   "%i = add nsw i32 %val_assign_loc_read, -3" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i2_0_i_i = phi i32 [ %i, %0 ], [ %i_6, %traverse_tree_end ]"   --->   Operation 36 'phi' 'i2_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i2_0_i_i, i32 31)" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %traverse_tree_begin" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i32 %i2_0_i_i to i64" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 39 'zext' 'zext_ln24' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 40 'getelementptr' 'parent_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%parent_V_load = load i31* %parent_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 41 'load' 'parent_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 42 'getelementptr' 'left_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (3.25ns)   --->   "%left_V_load = load i32* %left_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 43 'load' 'left_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 44 'getelementptr' 'right_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%right_V_load = load i32* %right_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 45 'load' 'right_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>

State 5 <SV = 4> <Delay = 7.49>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%parent_V_load = load i31* %parent_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 46 'load' 'parent_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %parent_V_load to i64" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 47 'zext' 'zext_ln544' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%child_depth_V_addr_1 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 48 'getelementptr' 'child_depth_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (3.25ns)   --->   "%child_depth_V_load = load i6* %child_depth_V_addr_1, align 1" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 49 'load' 'child_depth_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%left_V_load = load i32* %left_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 50 'load' 'left_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %left_V_load, -1" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 51 'icmp' 'icmp_ln883' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%right_V_load = load i32* %right_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 52 'load' 'right_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_5 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln883_1 = icmp eq i32 %right_V_load, -1" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 53 'icmp' 'icmp_ln883_1' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %2, label %.critedge.i.i" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 54 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br i1 %icmp_ln883_1, label %._crit_edge116.i.i, label %._crit_edge118.i.i" [./hls-src/huffman_compute_bit_length.cpp:28->./hls-src/huffman_encoding.cpp:53]   --->   Operation 55 'br' <Predicate = (!tmp & !icmp_ln883)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883_1, label %traverse_tree_end, label %._crit_edge116.i.i" [./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53]   --->   Operation 56 'br' <Predicate = (!tmp & icmp_ln883)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.33>
ST_6 : Operation 57 [1/2] (3.25ns)   --->   "%child_depth_V_load = load i6* %child_depth_V_addr_1, align 1" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 57 'load' 'child_depth_V_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_6 : Operation 58 [1/1] (1.82ns)   --->   "%length_V = add i6 %child_depth_V_load, 1" [./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53]   --->   Operation 58 'add' 'length_V' <Predicate = (!tmp)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%child_depth_V_addr_2 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln24" [./hls-src/huffman_compute_bit_length.cpp:25->./hls-src/huffman_encoding.cpp:53]   --->   Operation 59 'getelementptr' 'child_depth_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "store i6 %length_V, i6* %child_depth_V_addr_2, align 1" [./hls-src/huffman_compute_bit_length.cpp:25->./hls-src/huffman_encoding.cpp:53]   --->   Operation 60 'store' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i6 %length_V to i64" [./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53]   --->   Operation 61 'zext' 'zext_ln544_8' <Predicate = (!tmp & !icmp_ln883_1) | (!tmp & !icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%internal_length_hist_2 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln544_8" [./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53]   --->   Operation 62 'getelementptr' 'internal_length_hist_2' <Predicate = (!tmp & !icmp_ln883_1) | (!tmp & !icmp_ln883)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%count_V = load i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53]   --->   Operation 63 'load' 'count_V' <Predicate = (!tmp & !icmp_ln883_1) | (!tmp & !icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_6 : Operation 64 [1/1] (2.55ns)   --->   "%i_6 = add nsw i32 %i2_0_i_i, -1" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 64 'add' 'i_6' <Predicate = (!tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 65 [1/1] (1.76ns)   --->   "br label %._crit_edge118.i.i"   --->   Operation 65 'br' <Predicate = (!tmp & icmp_ln883 & !icmp_ln883_1) | (!tmp & !icmp_ln883 & icmp_ln883_1)> <Delay = 1.76>
ST_7 : Operation 66 [1/2] (3.25ns)   --->   "%count_V = load i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53]   --->   Operation 66 'load' 'count_V' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str549) nounwind" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_13_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str549)" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 68 'specregionbegin' 'tmp_13_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 253, i32 253, i32 253, [1 x i8]* @p_str448) nounwind" [./hls-src/huffman_compute_bit_length.cpp:23->./hls-src/huffman_encoding.cpp:53]   --->   Operation 69 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str448) nounwind" [./hls-src/huffman_compute_bit_length.cpp:23->./hls-src/huffman_encoding.cpp:53]   --->   Operation 70 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node count_V_1)   --->   "%op2_assign = phi i2 [ 1, %._crit_edge116.i.i ], [ -2, %.critedge.i.i ]"   --->   Operation 71 'phi' 'op2_assign' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node count_V_1)   --->   "%zext_ln544_7 = zext i2 %op2_assign to i32" [./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53]   --->   Operation 72 'zext' 'zext_ln544_7' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.55ns) (out node of the LUT)   --->   "%count_V_1 = add i32 %count_V, %zext_ln544_7" [./hls-src/huffman_compute_bit_length.cpp:36->./hls-src/huffman_encoding.cpp:53]   --->   Operation 73 'add' 'count_V_1' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %count_V_1, i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:37->./hls-src/huffman_encoding.cpp:53]   --->   Operation 74 'store' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%length_histogram_V_a = getelementptr [64 x i32]* %length_histogram_V, i64 0, i64 %zext_ln544_8" [./hls-src/huffman_compute_bit_length.cpp:38->./hls-src/huffman_encoding.cpp:53]   --->   Operation 75 'getelementptr' 'length_histogram_V_a' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (3.25ns)   --->   "store i32 %count_V_1, i32* %length_histogram_V_a, align 4" [./hls-src/huffman_compute_bit_length.cpp:38->./hls-src/huffman_encoding.cpp:53]   --->   Operation 76 'store' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 255> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "br label %traverse_tree_end" [./hls-src/huffman_compute_bit_length.cpp:39->./hls-src/huffman_encoding.cpp:53]   --->   Operation 77 'br' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str549, i32 %tmp_13_i_i)" [./hls-src/huffman_compute_bit_length.cpp:40->./hls-src/huffman_encoding.cpp:53]   --->   Operation 78 'specregionend' 'empty_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53]   --->   Operation 79 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'val_assign_loc' (./hls-src/huffman_encoding.cpp:53) [10]  (3.63 ns)
	fifo write on port 'val_assign_loc_out' (./hls-src/huffman_encoding.cpp:53) [12]  (3.63 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_compute_bit_length.cpp:14->./hls-src/huffman_encoding.cpp:53) [15]  (0 ns)
	'getelementptr' operation ('internal_length_hist_1', ./hls-src/huffman_compute_bit_length.cpp:16->./hls-src/huffman_encoding.cpp:53) [25]  (0 ns)
	'store' operation ('store_ln16', ./hls-src/huffman_compute_bit_length.cpp:16->./hls-src/huffman_encoding.cpp:53) of constant 0 on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12->./hls-src/huffman_encoding.cpp:53 [26]  (3.25 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln19', ./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53) [30]  (2.55 ns)
	'getelementptr' operation ('child_depth_V_addr', ./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53) [32]  (0 ns)
	'store' operation ('store_ln19', ./hls-src/huffman_compute_bit_length.cpp:19->./hls-src/huffman_encoding.cpp:53) of constant 1 on array 'child_depth.V', ./hls-src/huffman_compute_bit_length.cpp:11->./hls-src/huffman_encoding.cpp:53 [33]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_compute_bit_length.cpp:22->./hls-src/huffman_encoding.cpp:53) [37]  (0 ns)
	'getelementptr' operation ('parent_V_addr', ./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53) [46]  (0 ns)
	'load' operation ('parent_V_load', ./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53) on array 'parent_V' [47]  (3.25 ns)

 <State 5>: 7.5ns
The critical path consists of the following:
	'load' operation ('right_V_load', ./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53) on array 'right_V' [58]  (3.25 ns)
	'icmp' operation ('icmp_ln883_1', ./hls-src/huffman_compute_bit_length.cpp:26->./hls-src/huffman_encoding.cpp:53) [59]  (2.47 ns)
	multiplexor before 'phi' operation ('op2') [68]  (1.77 ns)

 <State 6>: 8.33ns
The critical path consists of the following:
	'load' operation ('child_depth_V_load', ./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53) on array 'child_depth.V', ./hls-src/huffman_compute_bit_length.cpp:11->./hls-src/huffman_encoding.cpp:53 [50]  (3.25 ns)
	'add' operation ('length.V', ./hls-src/huffman_compute_bit_length.cpp:24->./hls-src/huffman_encoding.cpp:53) [51]  (1.83 ns)
	'getelementptr' operation ('internal_length_hist_2', ./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53) [71]  (0 ns)
	'load' operation ('count.V', ./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53) on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12->./hls-src/huffman_encoding.cpp:53 [72]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('count.V', ./hls-src/huffman_compute_bit_length.cpp:35->./hls-src/huffman_encoding.cpp:53) on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12->./hls-src/huffman_encoding.cpp:53 [72]  (3.25 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'phi' operation ('op2') [68]  (0 ns)
	'add' operation ('count.V', ./hls-src/huffman_compute_bit_length.cpp:36->./hls-src/huffman_encoding.cpp:53) [73]  (2.55 ns)
	'store' operation ('store_ln37', ./hls-src/huffman_compute_bit_length.cpp:37->./hls-src/huffman_encoding.cpp:53) of variable 'count.V', ./hls-src/huffman_compute_bit_length.cpp:36->./hls-src/huffman_encoding.cpp:53 on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12->./hls-src/huffman_encoding.cpp:53 [74]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
