#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c75df2cad40 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
P_0x5c75df2eaa50 .param/l "BATCH_SIZE" 0 2 6, +C4<00000000000000000000000000000001>;
P_0x5c75df2eaa90 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x5c75df2eaad0 .param/l "IN_CHANNELS" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x5c75df2eab10 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x5c75df2eab50 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x5c75df2eab90 .param/l "KERNEL_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x5c75df2eabd0 .param/l "OUT_CHANNELS" 0 2 10, +C4<00000000000000000000000000000100>;
P_0x5c75df2eac10 .param/l "OUT_HEIGHT" 0 2 14, +C4<0000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5c75df2eac50 .param/l "OUT_WIDTH" 0 2 15, +C4<0000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5c75df2eac90 .param/l "PADDING" 0 2 13, +C4<00000000000000000000000000000001>;
P_0x5c75df2eacd0 .param/l "STRIDE" 0 2 12, +C4<00000000000000000000000000000001>;
v0x5c75df3325f0_0 .var "bias_flat", 127 0;
v0x5c75df3326d0 .array "bias_tensor", 3 0, 31 0;
v0x5c75df332770_0 .var "clk", 0 0;
v0x5c75df332870_0 .var/i "i", 31 0;
v0x5c75df332910 .array "input_tensor", 191 0, 31 0;
v0x5c75df3329d0_0 .var "input_tensor_flat", 6143 0;
v0x5c75df332a90_0 .net "output_tensor_flat", 8191 0, v0x5c75df332030_0;  1 drivers
v0x5c75df332b60_0 .var "rst", 0 0;
v0x5c75df332c30_0 .var "weights_flat", 3455 0;
v0x5c75df332d00 .array "weights_tensor", 107 0, 31 0;
S_0x5c75df302d30 .scope module, "uut" "top" 2 34, 3 1 0, S_0x5c75df2cad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6144 "input_tensor_flat";
    .port_info 3 /INPUT 3456 "weights_flat";
    .port_info 4 /INPUT 128 "bias_flat";
    .port_info 5 /OUTPUT 8192 "output_tensor_flat";
P_0x5c75df302f10 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x5c75df302f50 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
P_0x5c75df302f90 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x5c75df302fd0 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x5c75df303010 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x5c75df303050 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x5c75df303090 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x5c75df3030d0 .param/l "OUT_HEIGHT" 1 3 21, +C4<0000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5c75df303110 .param/l "OUT_WIDTH" 1 3 22, +C4<0000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5c75df303150 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x5c75df303190 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x5c75df3031d0 .param/l "TOTAL_BIASES" 1 3 24, +C4<00000000000000000000000000000100>;
P_0x5c75df303210 .param/l "TOTAL_OUTPUT_WIDTH" 1 3 25, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000000>;
P_0x5c75df303250 .param/l "TOTAL_WEIGHTS" 1 3 23, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100>;
v0x5c75df29bbf0_0 .var/s "acc", 31 0;
v0x5c75df2d4450_0 .var/i "b", 31 0;
v0x5c75df32e900 .array "bias", 3 0, 31 0;
v0x5c75df32e9a0_0 .net "bias_flat", 127 0, v0x5c75df3325f0_0;  1 drivers
v0x5c75df32ea80_0 .net "clk", 0 0, v0x5c75df332770_0;  1 drivers
v0x5c75df32eb90_0 .var/i "in_ch", 31 0;
v0x5c75df32ec70_0 .var/i "in_index", 31 0;
v0x5c75df32ed50_0 .var/i "input_h", 31 0;
v0x5c75df32ee30 .array "input_tensor", 191 0, 31 0;
v0x5c75df32ef80_0 .net "input_tensor_flat", 6143 0, v0x5c75df3329d0_0;  1 drivers
v0x5c75df32f060_0 .var/s "input_val", 31 0;
v0x5c75df32f140_0 .var/i "input_w", 31 0;
v0x5c75df32f220_0 .var/i "k_h", 31 0;
v0x5c75df32f300_0 .var/i "k_w", 31 0;
v0x5c75df32f3e0_0 .var/i "out_ch", 31 0;
v0x5c75df32f4c0_0 .var/i "out_h", 31 0;
v0x5c75df32f5a0_0 .var/i "out_index", 31 0;
v0x5c75df32f680_0 .var/i "out_w", 31 0;
v0x5c75df32f760 .array "output_tensor", 255 0, 31 0;
v0x5c75df332030_0 .var "output_tensor_flat", 8191 0;
v0x5c75df332110_0 .net "rst", 0 0, v0x5c75df332b60_0;  1 drivers
v0x5c75df3321d0_0 .var/i "w_index", 31 0;
v0x5c75df3322b0_0 .var/s "weight_val", 31 0;
v0x5c75df332390 .array "weights", 107 0, 31 0;
v0x5c75df332450_0 .net "weights_flat", 3455 0, v0x5c75df332c30_0;  1 drivers
v0x5c75df32f760_0 .array/port v0x5c75df32f760, 0;
v0x5c75df32f760_1 .array/port v0x5c75df32f760, 1;
v0x5c75df32f760_2 .array/port v0x5c75df32f760, 2;
v0x5c75df32f760_3 .array/port v0x5c75df32f760, 3;
E_0x5c75df2ecb30/0 .event anyedge, v0x5c75df32f760_0, v0x5c75df32f760_1, v0x5c75df32f760_2, v0x5c75df32f760_3;
v0x5c75df32f760_4 .array/port v0x5c75df32f760, 4;
v0x5c75df32f760_5 .array/port v0x5c75df32f760, 5;
v0x5c75df32f760_6 .array/port v0x5c75df32f760, 6;
v0x5c75df32f760_7 .array/port v0x5c75df32f760, 7;
E_0x5c75df2ecb30/1 .event anyedge, v0x5c75df32f760_4, v0x5c75df32f760_5, v0x5c75df32f760_6, v0x5c75df32f760_7;
v0x5c75df32f760_8 .array/port v0x5c75df32f760, 8;
v0x5c75df32f760_9 .array/port v0x5c75df32f760, 9;
v0x5c75df32f760_10 .array/port v0x5c75df32f760, 10;
v0x5c75df32f760_11 .array/port v0x5c75df32f760, 11;
E_0x5c75df2ecb30/2 .event anyedge, v0x5c75df32f760_8, v0x5c75df32f760_9, v0x5c75df32f760_10, v0x5c75df32f760_11;
v0x5c75df32f760_12 .array/port v0x5c75df32f760, 12;
v0x5c75df32f760_13 .array/port v0x5c75df32f760, 13;
v0x5c75df32f760_14 .array/port v0x5c75df32f760, 14;
v0x5c75df32f760_15 .array/port v0x5c75df32f760, 15;
E_0x5c75df2ecb30/3 .event anyedge, v0x5c75df32f760_12, v0x5c75df32f760_13, v0x5c75df32f760_14, v0x5c75df32f760_15;
v0x5c75df32f760_16 .array/port v0x5c75df32f760, 16;
v0x5c75df32f760_17 .array/port v0x5c75df32f760, 17;
v0x5c75df32f760_18 .array/port v0x5c75df32f760, 18;
v0x5c75df32f760_19 .array/port v0x5c75df32f760, 19;
E_0x5c75df2ecb30/4 .event anyedge, v0x5c75df32f760_16, v0x5c75df32f760_17, v0x5c75df32f760_18, v0x5c75df32f760_19;
v0x5c75df32f760_20 .array/port v0x5c75df32f760, 20;
v0x5c75df32f760_21 .array/port v0x5c75df32f760, 21;
v0x5c75df32f760_22 .array/port v0x5c75df32f760, 22;
v0x5c75df32f760_23 .array/port v0x5c75df32f760, 23;
E_0x5c75df2ecb30/5 .event anyedge, v0x5c75df32f760_20, v0x5c75df32f760_21, v0x5c75df32f760_22, v0x5c75df32f760_23;
v0x5c75df32f760_24 .array/port v0x5c75df32f760, 24;
v0x5c75df32f760_25 .array/port v0x5c75df32f760, 25;
v0x5c75df32f760_26 .array/port v0x5c75df32f760, 26;
v0x5c75df32f760_27 .array/port v0x5c75df32f760, 27;
E_0x5c75df2ecb30/6 .event anyedge, v0x5c75df32f760_24, v0x5c75df32f760_25, v0x5c75df32f760_26, v0x5c75df32f760_27;
v0x5c75df32f760_28 .array/port v0x5c75df32f760, 28;
v0x5c75df32f760_29 .array/port v0x5c75df32f760, 29;
v0x5c75df32f760_30 .array/port v0x5c75df32f760, 30;
v0x5c75df32f760_31 .array/port v0x5c75df32f760, 31;
E_0x5c75df2ecb30/7 .event anyedge, v0x5c75df32f760_28, v0x5c75df32f760_29, v0x5c75df32f760_30, v0x5c75df32f760_31;
v0x5c75df32f760_32 .array/port v0x5c75df32f760, 32;
v0x5c75df32f760_33 .array/port v0x5c75df32f760, 33;
v0x5c75df32f760_34 .array/port v0x5c75df32f760, 34;
v0x5c75df32f760_35 .array/port v0x5c75df32f760, 35;
E_0x5c75df2ecb30/8 .event anyedge, v0x5c75df32f760_32, v0x5c75df32f760_33, v0x5c75df32f760_34, v0x5c75df32f760_35;
v0x5c75df32f760_36 .array/port v0x5c75df32f760, 36;
v0x5c75df32f760_37 .array/port v0x5c75df32f760, 37;
v0x5c75df32f760_38 .array/port v0x5c75df32f760, 38;
v0x5c75df32f760_39 .array/port v0x5c75df32f760, 39;
E_0x5c75df2ecb30/9 .event anyedge, v0x5c75df32f760_36, v0x5c75df32f760_37, v0x5c75df32f760_38, v0x5c75df32f760_39;
v0x5c75df32f760_40 .array/port v0x5c75df32f760, 40;
v0x5c75df32f760_41 .array/port v0x5c75df32f760, 41;
v0x5c75df32f760_42 .array/port v0x5c75df32f760, 42;
v0x5c75df32f760_43 .array/port v0x5c75df32f760, 43;
E_0x5c75df2ecb30/10 .event anyedge, v0x5c75df32f760_40, v0x5c75df32f760_41, v0x5c75df32f760_42, v0x5c75df32f760_43;
v0x5c75df32f760_44 .array/port v0x5c75df32f760, 44;
v0x5c75df32f760_45 .array/port v0x5c75df32f760, 45;
v0x5c75df32f760_46 .array/port v0x5c75df32f760, 46;
v0x5c75df32f760_47 .array/port v0x5c75df32f760, 47;
E_0x5c75df2ecb30/11 .event anyedge, v0x5c75df32f760_44, v0x5c75df32f760_45, v0x5c75df32f760_46, v0x5c75df32f760_47;
v0x5c75df32f760_48 .array/port v0x5c75df32f760, 48;
v0x5c75df32f760_49 .array/port v0x5c75df32f760, 49;
v0x5c75df32f760_50 .array/port v0x5c75df32f760, 50;
v0x5c75df32f760_51 .array/port v0x5c75df32f760, 51;
E_0x5c75df2ecb30/12 .event anyedge, v0x5c75df32f760_48, v0x5c75df32f760_49, v0x5c75df32f760_50, v0x5c75df32f760_51;
v0x5c75df32f760_52 .array/port v0x5c75df32f760, 52;
v0x5c75df32f760_53 .array/port v0x5c75df32f760, 53;
v0x5c75df32f760_54 .array/port v0x5c75df32f760, 54;
v0x5c75df32f760_55 .array/port v0x5c75df32f760, 55;
E_0x5c75df2ecb30/13 .event anyedge, v0x5c75df32f760_52, v0x5c75df32f760_53, v0x5c75df32f760_54, v0x5c75df32f760_55;
v0x5c75df32f760_56 .array/port v0x5c75df32f760, 56;
v0x5c75df32f760_57 .array/port v0x5c75df32f760, 57;
v0x5c75df32f760_58 .array/port v0x5c75df32f760, 58;
v0x5c75df32f760_59 .array/port v0x5c75df32f760, 59;
E_0x5c75df2ecb30/14 .event anyedge, v0x5c75df32f760_56, v0x5c75df32f760_57, v0x5c75df32f760_58, v0x5c75df32f760_59;
v0x5c75df32f760_60 .array/port v0x5c75df32f760, 60;
v0x5c75df32f760_61 .array/port v0x5c75df32f760, 61;
v0x5c75df32f760_62 .array/port v0x5c75df32f760, 62;
v0x5c75df32f760_63 .array/port v0x5c75df32f760, 63;
E_0x5c75df2ecb30/15 .event anyedge, v0x5c75df32f760_60, v0x5c75df32f760_61, v0x5c75df32f760_62, v0x5c75df32f760_63;
v0x5c75df32f760_64 .array/port v0x5c75df32f760, 64;
v0x5c75df32f760_65 .array/port v0x5c75df32f760, 65;
v0x5c75df32f760_66 .array/port v0x5c75df32f760, 66;
v0x5c75df32f760_67 .array/port v0x5c75df32f760, 67;
E_0x5c75df2ecb30/16 .event anyedge, v0x5c75df32f760_64, v0x5c75df32f760_65, v0x5c75df32f760_66, v0x5c75df32f760_67;
v0x5c75df32f760_68 .array/port v0x5c75df32f760, 68;
v0x5c75df32f760_69 .array/port v0x5c75df32f760, 69;
v0x5c75df32f760_70 .array/port v0x5c75df32f760, 70;
v0x5c75df32f760_71 .array/port v0x5c75df32f760, 71;
E_0x5c75df2ecb30/17 .event anyedge, v0x5c75df32f760_68, v0x5c75df32f760_69, v0x5c75df32f760_70, v0x5c75df32f760_71;
v0x5c75df32f760_72 .array/port v0x5c75df32f760, 72;
v0x5c75df32f760_73 .array/port v0x5c75df32f760, 73;
v0x5c75df32f760_74 .array/port v0x5c75df32f760, 74;
v0x5c75df32f760_75 .array/port v0x5c75df32f760, 75;
E_0x5c75df2ecb30/18 .event anyedge, v0x5c75df32f760_72, v0x5c75df32f760_73, v0x5c75df32f760_74, v0x5c75df32f760_75;
v0x5c75df32f760_76 .array/port v0x5c75df32f760, 76;
v0x5c75df32f760_77 .array/port v0x5c75df32f760, 77;
v0x5c75df32f760_78 .array/port v0x5c75df32f760, 78;
v0x5c75df32f760_79 .array/port v0x5c75df32f760, 79;
E_0x5c75df2ecb30/19 .event anyedge, v0x5c75df32f760_76, v0x5c75df32f760_77, v0x5c75df32f760_78, v0x5c75df32f760_79;
v0x5c75df32f760_80 .array/port v0x5c75df32f760, 80;
v0x5c75df32f760_81 .array/port v0x5c75df32f760, 81;
v0x5c75df32f760_82 .array/port v0x5c75df32f760, 82;
v0x5c75df32f760_83 .array/port v0x5c75df32f760, 83;
E_0x5c75df2ecb30/20 .event anyedge, v0x5c75df32f760_80, v0x5c75df32f760_81, v0x5c75df32f760_82, v0x5c75df32f760_83;
v0x5c75df32f760_84 .array/port v0x5c75df32f760, 84;
v0x5c75df32f760_85 .array/port v0x5c75df32f760, 85;
v0x5c75df32f760_86 .array/port v0x5c75df32f760, 86;
v0x5c75df32f760_87 .array/port v0x5c75df32f760, 87;
E_0x5c75df2ecb30/21 .event anyedge, v0x5c75df32f760_84, v0x5c75df32f760_85, v0x5c75df32f760_86, v0x5c75df32f760_87;
v0x5c75df32f760_88 .array/port v0x5c75df32f760, 88;
v0x5c75df32f760_89 .array/port v0x5c75df32f760, 89;
v0x5c75df32f760_90 .array/port v0x5c75df32f760, 90;
v0x5c75df32f760_91 .array/port v0x5c75df32f760, 91;
E_0x5c75df2ecb30/22 .event anyedge, v0x5c75df32f760_88, v0x5c75df32f760_89, v0x5c75df32f760_90, v0x5c75df32f760_91;
v0x5c75df32f760_92 .array/port v0x5c75df32f760, 92;
v0x5c75df32f760_93 .array/port v0x5c75df32f760, 93;
v0x5c75df32f760_94 .array/port v0x5c75df32f760, 94;
v0x5c75df32f760_95 .array/port v0x5c75df32f760, 95;
E_0x5c75df2ecb30/23 .event anyedge, v0x5c75df32f760_92, v0x5c75df32f760_93, v0x5c75df32f760_94, v0x5c75df32f760_95;
v0x5c75df32f760_96 .array/port v0x5c75df32f760, 96;
v0x5c75df32f760_97 .array/port v0x5c75df32f760, 97;
v0x5c75df32f760_98 .array/port v0x5c75df32f760, 98;
v0x5c75df32f760_99 .array/port v0x5c75df32f760, 99;
E_0x5c75df2ecb30/24 .event anyedge, v0x5c75df32f760_96, v0x5c75df32f760_97, v0x5c75df32f760_98, v0x5c75df32f760_99;
v0x5c75df32f760_100 .array/port v0x5c75df32f760, 100;
v0x5c75df32f760_101 .array/port v0x5c75df32f760, 101;
v0x5c75df32f760_102 .array/port v0x5c75df32f760, 102;
v0x5c75df32f760_103 .array/port v0x5c75df32f760, 103;
E_0x5c75df2ecb30/25 .event anyedge, v0x5c75df32f760_100, v0x5c75df32f760_101, v0x5c75df32f760_102, v0x5c75df32f760_103;
v0x5c75df32f760_104 .array/port v0x5c75df32f760, 104;
v0x5c75df32f760_105 .array/port v0x5c75df32f760, 105;
v0x5c75df32f760_106 .array/port v0x5c75df32f760, 106;
v0x5c75df32f760_107 .array/port v0x5c75df32f760, 107;
E_0x5c75df2ecb30/26 .event anyedge, v0x5c75df32f760_104, v0x5c75df32f760_105, v0x5c75df32f760_106, v0x5c75df32f760_107;
v0x5c75df32f760_108 .array/port v0x5c75df32f760, 108;
v0x5c75df32f760_109 .array/port v0x5c75df32f760, 109;
v0x5c75df32f760_110 .array/port v0x5c75df32f760, 110;
v0x5c75df32f760_111 .array/port v0x5c75df32f760, 111;
E_0x5c75df2ecb30/27 .event anyedge, v0x5c75df32f760_108, v0x5c75df32f760_109, v0x5c75df32f760_110, v0x5c75df32f760_111;
v0x5c75df32f760_112 .array/port v0x5c75df32f760, 112;
v0x5c75df32f760_113 .array/port v0x5c75df32f760, 113;
v0x5c75df32f760_114 .array/port v0x5c75df32f760, 114;
v0x5c75df32f760_115 .array/port v0x5c75df32f760, 115;
E_0x5c75df2ecb30/28 .event anyedge, v0x5c75df32f760_112, v0x5c75df32f760_113, v0x5c75df32f760_114, v0x5c75df32f760_115;
v0x5c75df32f760_116 .array/port v0x5c75df32f760, 116;
v0x5c75df32f760_117 .array/port v0x5c75df32f760, 117;
v0x5c75df32f760_118 .array/port v0x5c75df32f760, 118;
v0x5c75df32f760_119 .array/port v0x5c75df32f760, 119;
E_0x5c75df2ecb30/29 .event anyedge, v0x5c75df32f760_116, v0x5c75df32f760_117, v0x5c75df32f760_118, v0x5c75df32f760_119;
v0x5c75df32f760_120 .array/port v0x5c75df32f760, 120;
v0x5c75df32f760_121 .array/port v0x5c75df32f760, 121;
v0x5c75df32f760_122 .array/port v0x5c75df32f760, 122;
v0x5c75df32f760_123 .array/port v0x5c75df32f760, 123;
E_0x5c75df2ecb30/30 .event anyedge, v0x5c75df32f760_120, v0x5c75df32f760_121, v0x5c75df32f760_122, v0x5c75df32f760_123;
v0x5c75df32f760_124 .array/port v0x5c75df32f760, 124;
v0x5c75df32f760_125 .array/port v0x5c75df32f760, 125;
v0x5c75df32f760_126 .array/port v0x5c75df32f760, 126;
v0x5c75df32f760_127 .array/port v0x5c75df32f760, 127;
E_0x5c75df2ecb30/31 .event anyedge, v0x5c75df32f760_124, v0x5c75df32f760_125, v0x5c75df32f760_126, v0x5c75df32f760_127;
v0x5c75df32f760_128 .array/port v0x5c75df32f760, 128;
v0x5c75df32f760_129 .array/port v0x5c75df32f760, 129;
v0x5c75df32f760_130 .array/port v0x5c75df32f760, 130;
v0x5c75df32f760_131 .array/port v0x5c75df32f760, 131;
E_0x5c75df2ecb30/32 .event anyedge, v0x5c75df32f760_128, v0x5c75df32f760_129, v0x5c75df32f760_130, v0x5c75df32f760_131;
v0x5c75df32f760_132 .array/port v0x5c75df32f760, 132;
v0x5c75df32f760_133 .array/port v0x5c75df32f760, 133;
v0x5c75df32f760_134 .array/port v0x5c75df32f760, 134;
v0x5c75df32f760_135 .array/port v0x5c75df32f760, 135;
E_0x5c75df2ecb30/33 .event anyedge, v0x5c75df32f760_132, v0x5c75df32f760_133, v0x5c75df32f760_134, v0x5c75df32f760_135;
v0x5c75df32f760_136 .array/port v0x5c75df32f760, 136;
v0x5c75df32f760_137 .array/port v0x5c75df32f760, 137;
v0x5c75df32f760_138 .array/port v0x5c75df32f760, 138;
v0x5c75df32f760_139 .array/port v0x5c75df32f760, 139;
E_0x5c75df2ecb30/34 .event anyedge, v0x5c75df32f760_136, v0x5c75df32f760_137, v0x5c75df32f760_138, v0x5c75df32f760_139;
v0x5c75df32f760_140 .array/port v0x5c75df32f760, 140;
v0x5c75df32f760_141 .array/port v0x5c75df32f760, 141;
v0x5c75df32f760_142 .array/port v0x5c75df32f760, 142;
v0x5c75df32f760_143 .array/port v0x5c75df32f760, 143;
E_0x5c75df2ecb30/35 .event anyedge, v0x5c75df32f760_140, v0x5c75df32f760_141, v0x5c75df32f760_142, v0x5c75df32f760_143;
v0x5c75df32f760_144 .array/port v0x5c75df32f760, 144;
v0x5c75df32f760_145 .array/port v0x5c75df32f760, 145;
v0x5c75df32f760_146 .array/port v0x5c75df32f760, 146;
v0x5c75df32f760_147 .array/port v0x5c75df32f760, 147;
E_0x5c75df2ecb30/36 .event anyedge, v0x5c75df32f760_144, v0x5c75df32f760_145, v0x5c75df32f760_146, v0x5c75df32f760_147;
v0x5c75df32f760_148 .array/port v0x5c75df32f760, 148;
v0x5c75df32f760_149 .array/port v0x5c75df32f760, 149;
v0x5c75df32f760_150 .array/port v0x5c75df32f760, 150;
v0x5c75df32f760_151 .array/port v0x5c75df32f760, 151;
E_0x5c75df2ecb30/37 .event anyedge, v0x5c75df32f760_148, v0x5c75df32f760_149, v0x5c75df32f760_150, v0x5c75df32f760_151;
v0x5c75df32f760_152 .array/port v0x5c75df32f760, 152;
v0x5c75df32f760_153 .array/port v0x5c75df32f760, 153;
v0x5c75df32f760_154 .array/port v0x5c75df32f760, 154;
v0x5c75df32f760_155 .array/port v0x5c75df32f760, 155;
E_0x5c75df2ecb30/38 .event anyedge, v0x5c75df32f760_152, v0x5c75df32f760_153, v0x5c75df32f760_154, v0x5c75df32f760_155;
v0x5c75df32f760_156 .array/port v0x5c75df32f760, 156;
v0x5c75df32f760_157 .array/port v0x5c75df32f760, 157;
v0x5c75df32f760_158 .array/port v0x5c75df32f760, 158;
v0x5c75df32f760_159 .array/port v0x5c75df32f760, 159;
E_0x5c75df2ecb30/39 .event anyedge, v0x5c75df32f760_156, v0x5c75df32f760_157, v0x5c75df32f760_158, v0x5c75df32f760_159;
v0x5c75df32f760_160 .array/port v0x5c75df32f760, 160;
v0x5c75df32f760_161 .array/port v0x5c75df32f760, 161;
v0x5c75df32f760_162 .array/port v0x5c75df32f760, 162;
v0x5c75df32f760_163 .array/port v0x5c75df32f760, 163;
E_0x5c75df2ecb30/40 .event anyedge, v0x5c75df32f760_160, v0x5c75df32f760_161, v0x5c75df32f760_162, v0x5c75df32f760_163;
v0x5c75df32f760_164 .array/port v0x5c75df32f760, 164;
v0x5c75df32f760_165 .array/port v0x5c75df32f760, 165;
v0x5c75df32f760_166 .array/port v0x5c75df32f760, 166;
v0x5c75df32f760_167 .array/port v0x5c75df32f760, 167;
E_0x5c75df2ecb30/41 .event anyedge, v0x5c75df32f760_164, v0x5c75df32f760_165, v0x5c75df32f760_166, v0x5c75df32f760_167;
v0x5c75df32f760_168 .array/port v0x5c75df32f760, 168;
v0x5c75df32f760_169 .array/port v0x5c75df32f760, 169;
v0x5c75df32f760_170 .array/port v0x5c75df32f760, 170;
v0x5c75df32f760_171 .array/port v0x5c75df32f760, 171;
E_0x5c75df2ecb30/42 .event anyedge, v0x5c75df32f760_168, v0x5c75df32f760_169, v0x5c75df32f760_170, v0x5c75df32f760_171;
v0x5c75df32f760_172 .array/port v0x5c75df32f760, 172;
v0x5c75df32f760_173 .array/port v0x5c75df32f760, 173;
v0x5c75df32f760_174 .array/port v0x5c75df32f760, 174;
v0x5c75df32f760_175 .array/port v0x5c75df32f760, 175;
E_0x5c75df2ecb30/43 .event anyedge, v0x5c75df32f760_172, v0x5c75df32f760_173, v0x5c75df32f760_174, v0x5c75df32f760_175;
v0x5c75df32f760_176 .array/port v0x5c75df32f760, 176;
v0x5c75df32f760_177 .array/port v0x5c75df32f760, 177;
v0x5c75df32f760_178 .array/port v0x5c75df32f760, 178;
v0x5c75df32f760_179 .array/port v0x5c75df32f760, 179;
E_0x5c75df2ecb30/44 .event anyedge, v0x5c75df32f760_176, v0x5c75df32f760_177, v0x5c75df32f760_178, v0x5c75df32f760_179;
v0x5c75df32f760_180 .array/port v0x5c75df32f760, 180;
v0x5c75df32f760_181 .array/port v0x5c75df32f760, 181;
v0x5c75df32f760_182 .array/port v0x5c75df32f760, 182;
v0x5c75df32f760_183 .array/port v0x5c75df32f760, 183;
E_0x5c75df2ecb30/45 .event anyedge, v0x5c75df32f760_180, v0x5c75df32f760_181, v0x5c75df32f760_182, v0x5c75df32f760_183;
v0x5c75df32f760_184 .array/port v0x5c75df32f760, 184;
v0x5c75df32f760_185 .array/port v0x5c75df32f760, 185;
v0x5c75df32f760_186 .array/port v0x5c75df32f760, 186;
v0x5c75df32f760_187 .array/port v0x5c75df32f760, 187;
E_0x5c75df2ecb30/46 .event anyedge, v0x5c75df32f760_184, v0x5c75df32f760_185, v0x5c75df32f760_186, v0x5c75df32f760_187;
v0x5c75df32f760_188 .array/port v0x5c75df32f760, 188;
v0x5c75df32f760_189 .array/port v0x5c75df32f760, 189;
v0x5c75df32f760_190 .array/port v0x5c75df32f760, 190;
v0x5c75df32f760_191 .array/port v0x5c75df32f760, 191;
E_0x5c75df2ecb30/47 .event anyedge, v0x5c75df32f760_188, v0x5c75df32f760_189, v0x5c75df32f760_190, v0x5c75df32f760_191;
v0x5c75df32f760_192 .array/port v0x5c75df32f760, 192;
v0x5c75df32f760_193 .array/port v0x5c75df32f760, 193;
v0x5c75df32f760_194 .array/port v0x5c75df32f760, 194;
v0x5c75df32f760_195 .array/port v0x5c75df32f760, 195;
E_0x5c75df2ecb30/48 .event anyedge, v0x5c75df32f760_192, v0x5c75df32f760_193, v0x5c75df32f760_194, v0x5c75df32f760_195;
v0x5c75df32f760_196 .array/port v0x5c75df32f760, 196;
v0x5c75df32f760_197 .array/port v0x5c75df32f760, 197;
v0x5c75df32f760_198 .array/port v0x5c75df32f760, 198;
v0x5c75df32f760_199 .array/port v0x5c75df32f760, 199;
E_0x5c75df2ecb30/49 .event anyedge, v0x5c75df32f760_196, v0x5c75df32f760_197, v0x5c75df32f760_198, v0x5c75df32f760_199;
v0x5c75df32f760_200 .array/port v0x5c75df32f760, 200;
v0x5c75df32f760_201 .array/port v0x5c75df32f760, 201;
v0x5c75df32f760_202 .array/port v0x5c75df32f760, 202;
v0x5c75df32f760_203 .array/port v0x5c75df32f760, 203;
E_0x5c75df2ecb30/50 .event anyedge, v0x5c75df32f760_200, v0x5c75df32f760_201, v0x5c75df32f760_202, v0x5c75df32f760_203;
v0x5c75df32f760_204 .array/port v0x5c75df32f760, 204;
v0x5c75df32f760_205 .array/port v0x5c75df32f760, 205;
v0x5c75df32f760_206 .array/port v0x5c75df32f760, 206;
v0x5c75df32f760_207 .array/port v0x5c75df32f760, 207;
E_0x5c75df2ecb30/51 .event anyedge, v0x5c75df32f760_204, v0x5c75df32f760_205, v0x5c75df32f760_206, v0x5c75df32f760_207;
v0x5c75df32f760_208 .array/port v0x5c75df32f760, 208;
v0x5c75df32f760_209 .array/port v0x5c75df32f760, 209;
v0x5c75df32f760_210 .array/port v0x5c75df32f760, 210;
v0x5c75df32f760_211 .array/port v0x5c75df32f760, 211;
E_0x5c75df2ecb30/52 .event anyedge, v0x5c75df32f760_208, v0x5c75df32f760_209, v0x5c75df32f760_210, v0x5c75df32f760_211;
v0x5c75df32f760_212 .array/port v0x5c75df32f760, 212;
v0x5c75df32f760_213 .array/port v0x5c75df32f760, 213;
v0x5c75df32f760_214 .array/port v0x5c75df32f760, 214;
v0x5c75df32f760_215 .array/port v0x5c75df32f760, 215;
E_0x5c75df2ecb30/53 .event anyedge, v0x5c75df32f760_212, v0x5c75df32f760_213, v0x5c75df32f760_214, v0x5c75df32f760_215;
v0x5c75df32f760_216 .array/port v0x5c75df32f760, 216;
v0x5c75df32f760_217 .array/port v0x5c75df32f760, 217;
v0x5c75df32f760_218 .array/port v0x5c75df32f760, 218;
v0x5c75df32f760_219 .array/port v0x5c75df32f760, 219;
E_0x5c75df2ecb30/54 .event anyedge, v0x5c75df32f760_216, v0x5c75df32f760_217, v0x5c75df32f760_218, v0x5c75df32f760_219;
v0x5c75df32f760_220 .array/port v0x5c75df32f760, 220;
v0x5c75df32f760_221 .array/port v0x5c75df32f760, 221;
v0x5c75df32f760_222 .array/port v0x5c75df32f760, 222;
v0x5c75df32f760_223 .array/port v0x5c75df32f760, 223;
E_0x5c75df2ecb30/55 .event anyedge, v0x5c75df32f760_220, v0x5c75df32f760_221, v0x5c75df32f760_222, v0x5c75df32f760_223;
v0x5c75df32f760_224 .array/port v0x5c75df32f760, 224;
v0x5c75df32f760_225 .array/port v0x5c75df32f760, 225;
v0x5c75df32f760_226 .array/port v0x5c75df32f760, 226;
v0x5c75df32f760_227 .array/port v0x5c75df32f760, 227;
E_0x5c75df2ecb30/56 .event anyedge, v0x5c75df32f760_224, v0x5c75df32f760_225, v0x5c75df32f760_226, v0x5c75df32f760_227;
v0x5c75df32f760_228 .array/port v0x5c75df32f760, 228;
v0x5c75df32f760_229 .array/port v0x5c75df32f760, 229;
v0x5c75df32f760_230 .array/port v0x5c75df32f760, 230;
v0x5c75df32f760_231 .array/port v0x5c75df32f760, 231;
E_0x5c75df2ecb30/57 .event anyedge, v0x5c75df32f760_228, v0x5c75df32f760_229, v0x5c75df32f760_230, v0x5c75df32f760_231;
v0x5c75df32f760_232 .array/port v0x5c75df32f760, 232;
v0x5c75df32f760_233 .array/port v0x5c75df32f760, 233;
v0x5c75df32f760_234 .array/port v0x5c75df32f760, 234;
v0x5c75df32f760_235 .array/port v0x5c75df32f760, 235;
E_0x5c75df2ecb30/58 .event anyedge, v0x5c75df32f760_232, v0x5c75df32f760_233, v0x5c75df32f760_234, v0x5c75df32f760_235;
v0x5c75df32f760_236 .array/port v0x5c75df32f760, 236;
v0x5c75df32f760_237 .array/port v0x5c75df32f760, 237;
v0x5c75df32f760_238 .array/port v0x5c75df32f760, 238;
v0x5c75df32f760_239 .array/port v0x5c75df32f760, 239;
E_0x5c75df2ecb30/59 .event anyedge, v0x5c75df32f760_236, v0x5c75df32f760_237, v0x5c75df32f760_238, v0x5c75df32f760_239;
v0x5c75df32f760_240 .array/port v0x5c75df32f760, 240;
v0x5c75df32f760_241 .array/port v0x5c75df32f760, 241;
v0x5c75df32f760_242 .array/port v0x5c75df32f760, 242;
v0x5c75df32f760_243 .array/port v0x5c75df32f760, 243;
E_0x5c75df2ecb30/60 .event anyedge, v0x5c75df32f760_240, v0x5c75df32f760_241, v0x5c75df32f760_242, v0x5c75df32f760_243;
v0x5c75df32f760_244 .array/port v0x5c75df32f760, 244;
v0x5c75df32f760_245 .array/port v0x5c75df32f760, 245;
v0x5c75df32f760_246 .array/port v0x5c75df32f760, 246;
v0x5c75df32f760_247 .array/port v0x5c75df32f760, 247;
E_0x5c75df2ecb30/61 .event anyedge, v0x5c75df32f760_244, v0x5c75df32f760_245, v0x5c75df32f760_246, v0x5c75df32f760_247;
v0x5c75df32f760_248 .array/port v0x5c75df32f760, 248;
v0x5c75df32f760_249 .array/port v0x5c75df32f760, 249;
v0x5c75df32f760_250 .array/port v0x5c75df32f760, 250;
v0x5c75df32f760_251 .array/port v0x5c75df32f760, 251;
E_0x5c75df2ecb30/62 .event anyedge, v0x5c75df32f760_248, v0x5c75df32f760_249, v0x5c75df32f760_250, v0x5c75df32f760_251;
v0x5c75df32f760_252 .array/port v0x5c75df32f760, 252;
v0x5c75df32f760_253 .array/port v0x5c75df32f760, 253;
v0x5c75df32f760_254 .array/port v0x5c75df32f760, 254;
v0x5c75df32f760_255 .array/port v0x5c75df32f760, 255;
E_0x5c75df2ecb30/63 .event anyedge, v0x5c75df32f760_252, v0x5c75df32f760_253, v0x5c75df32f760_254, v0x5c75df32f760_255;
E_0x5c75df2ecb30 .event/or E_0x5c75df2ecb30/0, E_0x5c75df2ecb30/1, E_0x5c75df2ecb30/2, E_0x5c75df2ecb30/3, E_0x5c75df2ecb30/4, E_0x5c75df2ecb30/5, E_0x5c75df2ecb30/6, E_0x5c75df2ecb30/7, E_0x5c75df2ecb30/8, E_0x5c75df2ecb30/9, E_0x5c75df2ecb30/10, E_0x5c75df2ecb30/11, E_0x5c75df2ecb30/12, E_0x5c75df2ecb30/13, E_0x5c75df2ecb30/14, E_0x5c75df2ecb30/15, E_0x5c75df2ecb30/16, E_0x5c75df2ecb30/17, E_0x5c75df2ecb30/18, E_0x5c75df2ecb30/19, E_0x5c75df2ecb30/20, E_0x5c75df2ecb30/21, E_0x5c75df2ecb30/22, E_0x5c75df2ecb30/23, E_0x5c75df2ecb30/24, E_0x5c75df2ecb30/25, E_0x5c75df2ecb30/26, E_0x5c75df2ecb30/27, E_0x5c75df2ecb30/28, E_0x5c75df2ecb30/29, E_0x5c75df2ecb30/30, E_0x5c75df2ecb30/31, E_0x5c75df2ecb30/32, E_0x5c75df2ecb30/33, E_0x5c75df2ecb30/34, E_0x5c75df2ecb30/35, E_0x5c75df2ecb30/36, E_0x5c75df2ecb30/37, E_0x5c75df2ecb30/38, E_0x5c75df2ecb30/39, E_0x5c75df2ecb30/40, E_0x5c75df2ecb30/41, E_0x5c75df2ecb30/42, E_0x5c75df2ecb30/43, E_0x5c75df2ecb30/44, E_0x5c75df2ecb30/45, E_0x5c75df2ecb30/46, E_0x5c75df2ecb30/47, E_0x5c75df2ecb30/48, E_0x5c75df2ecb30/49, E_0x5c75df2ecb30/50, E_0x5c75df2ecb30/51, E_0x5c75df2ecb30/52, E_0x5c75df2ecb30/53, E_0x5c75df2ecb30/54, E_0x5c75df2ecb30/55, E_0x5c75df2ecb30/56, E_0x5c75df2ecb30/57, E_0x5c75df2ecb30/58, E_0x5c75df2ecb30/59, E_0x5c75df2ecb30/60, E_0x5c75df2ecb30/61, E_0x5c75df2ecb30/62, E_0x5c75df2ecb30/63;
E_0x5c75df2eda30 .event posedge, v0x5c75df332110_0, v0x5c75df32ea80_0;
E_0x5c75df2f0bd0 .event anyedge, v0x5c75df32ef80_0, v0x5c75df332450_0, v0x5c75df32e9a0_0;
S_0x5c75df307990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_0x5c75df302d30;
 .timescale 0 0;
v0x5c75df2dbad0_0 .var/i "i", 31 0;
S_0x5c75df32df30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 49, 3 49 0, S_0x5c75df302d30;
 .timescale 0 0;
v0x5c75df2d42d0_0 .var/i "i", 31 0;
S_0x5c75df32e170 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_0x5c75df302d30;
 .timescale 0 0;
v0x5c75df29ba80_0 .var/i "i", 31 0;
S_0x5c75df32e390 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 58, 3 58 0, S_0x5c75df302d30;
 .timescale 0 0;
v0x5c75df29bed0_0 .var/i "i", 31 0;
S_0x5c75df32e5d0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 104, 3 104 0, S_0x5c75df302d30;
 .timescale 0 0;
v0x5c75df29bd60_0 .var/i "i", 31 0;
    .scope S_0x5c75df302d30;
T_0 ;
    %vpi_call 3 41 "$readmemh", "weights_hex.txt", v0x5c75df332390 {0 0 0};
    %vpi_call 3 42 "$readmemh", "bias_hex.txt", v0x5c75df32e900 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5c75df302d30;
T_1 ;
    %wait E_0x5c75df2f0bd0;
    %fork t_1, S_0x5c75df307990;
    %jmp t_0;
    .scope S_0x5c75df307990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df2dbad0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5c75df2dbad0_0;
    %cmpi/s 192, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x5c75df32ef80_0;
    %load/vec4 v0x5c75df2dbad0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x5c75df2dbad0_0;
    %store/vec4a v0x5c75df32ee30, 4, 0;
    %load/vec4 v0x5c75df2dbad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df2dbad0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x5c75df302d30;
t_0 %join;
    %fork t_3, S_0x5c75df32df30;
    %jmp t_2;
    .scope S_0x5c75df32df30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df2d42d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5c75df2d42d0_0;
    %cmpi/s 108, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5c75df332450_0;
    %load/vec4 v0x5c75df2d42d0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x5c75df2d42d0_0;
    %store/vec4a v0x5c75df332390, 4, 0;
    %load/vec4 v0x5c75df2d42d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df2d42d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5c75df302d30;
t_2 %join;
    %fork t_5, S_0x5c75df32e170;
    %jmp t_4;
    .scope S_0x5c75df32e170;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df29ba80_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5c75df29ba80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x5c75df32e9a0_0;
    %load/vec4 v0x5c75df29ba80_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/getv/s 4, v0x5c75df29ba80_0;
    %store/vec4a v0x5c75df32e900, 4, 0;
    %load/vec4 v0x5c75df29ba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df29ba80_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x5c75df302d30;
t_4 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c75df302d30;
T_2 ;
    %wait E_0x5c75df2eda30;
    %load/vec4 v0x5c75df332110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_7, S_0x5c75df32e390;
    %jmp t_6;
    .scope S_0x5c75df32e390;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df29bed0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5c75df29bed0_0;
    %pad/s 67;
    %cmpi/s 256, 0, 67;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5c75df29bed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c75df32f760, 0, 4;
    %load/vec4 v0x5c75df29bed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df29bed0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x5c75df302d30;
t_6 %join;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df2d4450_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x5c75df2d4450_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32f3e0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5c75df32f3e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32f4c0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x5c75df32f4c0_0;
    %pad/s 67;
    %cmpi/s 8, 0, 67;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32f680_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x5c75df32f680_0;
    %pad/s 67;
    %cmpi/s 8, 0, 67;
    %jmp/0xz T_2.11, 5;
    %ix/getv/s 4, v0x5c75df32f3e0_0;
    %load/vec4a v0x5c75df32e900, 4;
    %store/vec4 v0x5c75df29bbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32eb90_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x5c75df32eb90_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32f220_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x5c75df32f220_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32f300_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x5c75df32f300_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.17, 5;
    %load/vec4 v0x5c75df32f4c0_0;
    %muli 1, 0, 32;
    %load/vec4 v0x5c75df32f220_0;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x5c75df32ed50_0, 0, 32;
    %load/vec4 v0x5c75df32f680_0;
    %muli 1, 0, 32;
    %load/vec4 v0x5c75df32f300_0;
    %add;
    %subi 1, 0, 32;
    %store/vec4 v0x5c75df32f140_0, 0, 32;
    %load/vec4 v0x5c75df32ed50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.22, 5;
    %load/vec4 v0x5c75df32ed50_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.21, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c75df32f140_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.20, 9;
    %load/vec4 v0x5c75df32f140_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x5c75df2d4450_0;
    %muli 3, 0, 32;
    %muli 8, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5c75df32eb90_0;
    %muli 8, 0, 32;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x5c75df32ed50_0;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x5c75df32f140_0;
    %add;
    %store/vec4 v0x5c75df32ec70_0, 0, 32;
    %ix/getv/s 4, v0x5c75df32ec70_0;
    %load/vec4a v0x5c75df32ee30, 4;
    %store/vec4 v0x5c75df32f060_0, 0, 32;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df32f060_0, 0, 32;
T_2.19 ;
    %load/vec4 v0x5c75df32f3e0_0;
    %muli 3, 0, 32;
    %muli 3, 0, 32;
    %muli 3, 0, 32;
    %load/vec4 v0x5c75df32eb90_0;
    %muli 3, 0, 32;
    %muli 3, 0, 32;
    %add;
    %load/vec4 v0x5c75df32f220_0;
    %muli 3, 0, 32;
    %add;
    %load/vec4 v0x5c75df32f300_0;
    %add;
    %store/vec4 v0x5c75df3321d0_0, 0, 32;
    %ix/getv/s 4, v0x5c75df3321d0_0;
    %load/vec4a v0x5c75df332390, 4;
    %store/vec4 v0x5c75df3322b0_0, 0, 32;
    %load/vec4 v0x5c75df29bbf0_0;
    %load/vec4 v0x5c75df32f060_0;
    %load/vec4 v0x5c75df3322b0_0;
    %mul;
    %add;
    %store/vec4 v0x5c75df29bbf0_0, 0, 32;
    %load/vec4 v0x5c75df32f300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df32f300_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %load/vec4 v0x5c75df32f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df32f220_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %load/vec4 v0x5c75df32eb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df32eb90_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v0x5c75df2d4450_0;
    %pad/s 67;
    %muli 4, 0, 67;
    %muli 8, 0, 67;
    %muli 8, 0, 67;
    %load/vec4 v0x5c75df32f3e0_0;
    %pad/s 67;
    %muli 8, 0, 67;
    %muli 8, 0, 67;
    %add;
    %load/vec4 v0x5c75df32f4c0_0;
    %pad/s 67;
    %muli 8, 0, 67;
    %add;
    %load/vec4 v0x5c75df32f680_0;
    %pad/s 67;
    %add;
    %pad/s 32;
    %store/vec4 v0x5c75df32f5a0_0, 0, 32;
    %load/vec4 v0x5c75df29bbf0_0;
    %ix/getv/s 3, v0x5c75df32f5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c75df32f760, 0, 4;
    %load/vec4 v0x5c75df32f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df32f680_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v0x5c75df32f4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df32f4c0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v0x5c75df32f3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df32f3e0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v0x5c75df2d4450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df2d4450_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c75df302d30;
T_3 ;
    %wait E_0x5c75df2ecb30;
    %fork t_9, S_0x5c75df32e5d0;
    %jmp t_8;
    .scope S_0x5c75df32e5d0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df29bd60_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5c75df29bd60_0;
    %pad/s 67;
    %cmpi/s 256, 0, 67;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x5c75df29bd60_0;
    %load/vec4a v0x5c75df32f760, 4;
    %load/vec4 v0x5c75df29bd60_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5c75df332030_0, 4, 32;
    %load/vec4 v0x5c75df29bd60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df29bd60_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x5c75df302d30;
t_8 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c75df2cad40;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x5c75df332770_0;
    %inv;
    %store/vec4 v0x5c75df332770_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c75df2cad40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c75df332770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c75df332b60_0, 0, 1;
    %pushi/vec4 0, 0, 6144;
    %store/vec4 v0x5c75df3329d0_0, 0, 6144;
    %pushi/vec4 0, 0, 3456;
    %store/vec4 v0x5c75df332c30_0, 0, 3456;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x5c75df3325f0_0, 0, 128;
    %vpi_call 2 61 "$readmemh", "input_hex.txt", v0x5c75df332910 {0 0 0};
    %vpi_call 2 62 "$readmemh", "weights_hex.txt", v0x5c75df332d00 {0 0 0};
    %vpi_call 2 63 "$readmemh", "bias_hex.txt", v0x5c75df3326d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5c75df332870_0;
    %cmpi/s 192, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x5c75df332870_0;
    %load/vec4a v0x5c75df332910, 4;
    %load/vec4 v0x5c75df332870_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5c75df3329d0_0, 4, 32;
    %load/vec4 v0x5c75df332870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5c75df332870_0;
    %cmpi/s 108, 0, 32;
    %jmp/0xz T_5.3, 5;
    %ix/getv/s 4, v0x5c75df332870_0;
    %load/vec4a v0x5c75df332d00, 4;
    %load/vec4 v0x5c75df332870_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5c75df332c30_0, 4, 32;
    %load/vec4 v0x5c75df332870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x5c75df332870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.5, 5;
    %ix/getv/s 4, v0x5c75df332870_0;
    %load/vec4a v0x5c75df3326d0, 4;
    %load/vec4 v0x5c75df332870_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5c75df3325f0_0, 4, 32;
    %load/vec4 v0x5c75df332870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c75df332b60_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x5c75df332870_0;
    %pad/s 67;
    %cmpi/s 256, 0, 67;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x5c75df332a90_0;
    %load/vec4 v0x5c75df332870_0;
    %muli 32, 0, 32;
    %part/s 32;
    %vpi_call 2 85 "$display", "Output[%0d] = %h", v0x5c75df332870_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x5c75df332870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c75df332870_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
