// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
// Date        : Tue Nov 17 11:03:25 2015
// Host        : TELOPSX running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               d:/Telops/fir-00251-Output/IP/axi_sdi_fb_datamover/axi_sdi_fb_datamover_funcsim.v
// Design      : axi_sdi_fb_datamover
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k70tfbg676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_datamover,Vivado 2013.4" *) (* CHECK_LICENSE_TYPE = "axi_sdi_fb_datamover,axi_datamover,{}" *) 
(* core_generation_info = "axi_sdi_fb_datamover,axi_datamover,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_datamover,x_ipVersion=5.1,x_ipCoreRevision=1,x_ipLanguage=VHDL,C_INCLUDE_MM2S=1,C_M_AXI_MM2S_ARID=0,C_M_AXI_MM2S_ID_WIDTH=4,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=32,C_M_AXIS_MM2S_TDATA_WIDTH=16,C_INCLUDE_MM2S_STSFIFO=1,C_MM2S_STSCMD_FIFO_DEPTH=4,C_MM2S_STSCMD_IS_ASYNC=1,C_INCLUDE_MM2S_DRE=1,C_MM2S_BURST_SIZE=64,C_MM2S_BTT_USED=23,C_MM2S_ADDR_PIPE_DEPTH=3,C_INCLUDE_S2MM=1,C_M_AXI_S2MM_AWID=0,C_M_AXI_S2MM_ID_WIDTH=4,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_INCLUDE_S2MM_STSFIFO=1,C_S2MM_STSCMD_FIFO_DEPTH=4,C_S2MM_STSCMD_IS_ASYNC=1,C_INCLUDE_S2MM_DRE=1,C_S2MM_BURST_SIZE=64,C_S2MM_BTT_USED=23,C_S2MM_SUPPORT_INDET_BTT=0,C_S2MM_ADDR_PIPE_DEPTH=4,C_FAMILY=kintex7,C_MM2S_INCLUDE_SF=1,C_S2MM_INCLUDE_SF=1,C_ENABLE_CACHE_USER=0,C_ENABLE_MM2S_TKEEP=1,C_ENABLE_S2MM_TKEEP=1,C_ENABLE_SKID_BUF=11111,C_ENABLE_S2MM_ADV_SIG=0,C_ENABLE_MM2S_ADV_SIG=0}" *) 
(* NotValidForBitStream *)
module axi_sdi_fb_datamover
   (m_axi_mm2s_aclk,
    m_axi_mm2s_aresetn,
    mm2s_err,
    m_axis_mm2s_cmdsts_aclk,
    m_axis_mm2s_cmdsts_aresetn,
    s_axis_mm2s_cmd_tvalid,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tdata,
    m_axis_mm2s_sts_tvalid,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_sts_tdata,
    m_axis_mm2s_sts_tkeep,
    m_axis_mm2s_sts_tlast,
    m_axi_mm2s_arid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axi_s2mm_aclk,
    m_axi_s2mm_aresetn,
    s2mm_err,
    m_axis_s2mm_cmdsts_awclk,
    m_axis_s2mm_cmdsts_aresetn,
    s_axis_s2mm_cmd_tvalid,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tdata,
    m_axis_s2mm_sts_tvalid,
    m_axis_s2mm_sts_tready,
    m_axis_s2mm_sts_tdata,
    m_axis_s2mm_sts_tkeep,
    m_axis_s2mm_sts_tlast,
    m_axi_s2mm_awid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready);
  input m_axi_mm2s_aclk;
  input m_axi_mm2s_aresetn;
  output mm2s_err;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axis_mm2s_cmdsts_aresetn;
  input s_axis_mm2s_cmd_tvalid;
  output s_axis_mm2s_cmd_tready;
  input [71:0]s_axis_mm2s_cmd_tdata;
  output m_axis_mm2s_sts_tvalid;
  input m_axis_mm2s_sts_tready;
  output [7:0]m_axis_mm2s_sts_tdata;
  output [0:0]m_axis_mm2s_sts_tkeep;
  output m_axis_mm2s_sts_tlast;
  output [3:0]m_axi_mm2s_arid;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output [15:0]m_axis_mm2s_tdata;
  output [1:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axi_s2mm_aclk;
  input m_axi_s2mm_aresetn;
  output s2mm_err;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axis_s2mm_cmdsts_aresetn;
  input s_axis_s2mm_cmd_tvalid;
  output s_axis_s2mm_cmd_tready;
  input [71:0]s_axis_s2mm_cmd_tdata;
  output m_axis_s2mm_sts_tvalid;
  input m_axis_s2mm_sts_tready;
  output [7:0]m_axis_s2mm_sts_tdata;
  output [0:0]m_axis_s2mm_sts_tkeep;
  output m_axis_s2mm_sts_tlast;
  output [3:0]m_axi_s2mm_awid;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;

  wire \<const0> ;
  wire \<const1> ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire m_axi_mm2s_aresetn;
  wire [3:0]m_axi_mm2s_arid;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire [3:0]m_axi_mm2s_aruser;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [3:0]m_axi_s2mm_awid;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire [3:0]m_axi_s2mm_awuser;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [0:0]m_axis_mm2s_sts_tkeep;
  wire m_axis_mm2s_sts_tlast;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [15:0]m_axis_mm2s_tdata;
  wire [1:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [0:0]m_axis_s2mm_sts_tkeep;
  wire m_axis_s2mm_sts_tlast;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire mm2s_err;
  wire s2mm_err;
  wire [71:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [71:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_mm2s_addr_req_posted_UNCONNECTED;
  wire NLW_U0_mm2s_halt_cmplt_UNCONNECTED;
  wire NLW_U0_mm2s_rd_xfer_cmplt_UNCONNECTED;
  wire NLW_U0_s2mm_addr_req_posted_UNCONNECTED;
  wire NLW_U0_s2mm_halt_cmplt_UNCONNECTED;
  wire NLW_U0_s2mm_ld_nxt_len_UNCONNECTED;
  wire NLW_U0_s2mm_wr_xfer_cmplt_UNCONNECTED;
  wire [31:0]NLW_U0_mm2s_dbg_data_UNCONNECTED;
  wire [31:0]NLW_U0_s2mm_dbg_data_UNCONNECTED;
  wire [7:0]NLW_U0_s2mm_wr_len_UNCONNECTED;

GND GND
       (.G(\<const0> ));
(* C_ENABLE_CACHE_USER = "0" *) 
   (* C_ENABLE_MM2S_ADV_SIG = "0" *) 
   (* C_ENABLE_MM2S_TKEEP = "1" *) 
   (* C_ENABLE_S2MM_ADV_SIG = "0" *) 
   (* C_ENABLE_S2MM_TKEEP = "1" *) 
   (* C_ENABLE_SKID_BUF = "11111" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_INCLUDE_MM2S = "1" *) 
   (* C_INCLUDE_MM2S_DRE = "1" *) 
   (* C_INCLUDE_MM2S_STSFIFO = "1" *) 
   (* C_INCLUDE_S2MM = "1" *) 
   (* C_INCLUDE_S2MM_DRE = "1" *) 
   (* C_INCLUDE_S2MM_STSFIFO = "1" *) 
   (* C_MICRO_DMA = "0" *) 
   (* C_MM2S_ADDR_PIPE_DEPTH = "3" *) 
   (* C_MM2S_BTT_USED = "23" *) 
   (* C_MM2S_BURST_SIZE = "64" *) 
   (* C_MM2S_INCLUDE_SF = "1" *) 
   (* C_MM2S_STSCMD_FIFO_DEPTH = "4" *) 
   (* C_MM2S_STSCMD_IS_ASYNC = "1" *) 
   (* C_M_AXIS_MM2S_TDATA_WIDTH = "16" *) 
   (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_ARID = "0" *) 
   (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
   (* C_M_AXI_MM2S_ID_WIDTH = "4" *) 
   (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_AWID = "0" *) 
   (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
   (* C_M_AXI_S2MM_ID_WIDTH = "4" *) 
   (* C_S2MM_ADDR_PIPE_DEPTH = "4" *) 
   (* C_S2MM_BTT_USED = "23" *) 
   (* C_S2MM_BURST_SIZE = "64" *) 
   (* C_S2MM_INCLUDE_SF = "1" *) 
   (* C_S2MM_STSCMD_FIFO_DEPTH = "4" *) 
   (* C_S2MM_STSCMD_IS_ASYNC = "1" *) 
   (* C_S2MM_SUPPORT_INDET_BTT = "0" *) 
   (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   axi_sdi_fb_datamoveraxi_datamover__parameterized0 U0
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_aresetn(m_axi_mm2s_aresetn),
        .m_axi_mm2s_arid(m_axi_mm2s_arid),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(m_axi_mm2s_aruser),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_aresetn(m_axi_s2mm_aresetn),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awid(m_axi_s2mm_awid),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(m_axi_s2mm_awuser),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_cmdsts_aresetn(m_axis_mm2s_cmdsts_aresetn),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tkeep(m_axis_mm2s_sts_tkeep),
        .m_axis_mm2s_sts_tlast(m_axis_mm2s_sts_tlast),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_cmdsts_aresetn(m_axis_s2mm_cmdsts_aresetn),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tkeep(m_axis_s2mm_sts_tkeep),
        .m_axis_s2mm_sts_tlast(m_axis_s2mm_sts_tlast),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .mm2s_addr_req_posted(NLW_U0_mm2s_addr_req_posted_UNCONNECTED),
        .mm2s_allow_addr_req(\<const1> ),
        .mm2s_dbg_data(NLW_U0_mm2s_dbg_data_UNCONNECTED[31:0]),
        .mm2s_dbg_sel({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .mm2s_err(mm2s_err),
        .mm2s_halt(\<const0> ),
        .mm2s_halt_cmplt(NLW_U0_mm2s_halt_cmplt_UNCONNECTED),
        .mm2s_rd_xfer_cmplt(NLW_U0_mm2s_rd_xfer_cmplt_UNCONNECTED),
        .s2mm_addr_req_posted(NLW_U0_s2mm_addr_req_posted_UNCONNECTED),
        .s2mm_allow_addr_req(\<const1> ),
        .s2mm_dbg_data(NLW_U0_s2mm_dbg_data_UNCONNECTED[31:0]),
        .s2mm_dbg_sel({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .s2mm_err(s2mm_err),
        .s2mm_halt(\<const0> ),
        .s2mm_halt_cmplt(NLW_U0_s2mm_halt_cmplt_UNCONNECTED),
        .s2mm_ld_nxt_len(NLW_U0_s2mm_ld_nxt_len_UNCONNECTED),
        .s2mm_wr_len(NLW_U0_s2mm_wr_len_UNCONNECTED[7:0]),
        .s2mm_wr_xfer_cmplt(NLW_U0_s2mm_wr_xfer_cmplt_UNCONNECTED),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_sdi_fb_datamoverasync_fifo_fg
   (O1,
    sig_afifo_empty,
    O2,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    hold_ff_q,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_v11_0 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.D(D),
        .Din(Din),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module axi_sdi_fb_datamoverasync_fifo_fg_42
   (O1,
    O2,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg);
  output [40:0]O1;
  output O2;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;

  wire I1;
  wire [40:0]O1;
  wire O2;
  wire [21:0]O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_v11_0_43 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.I1(I1),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module axi_sdi_fb_datamoverasync_fifo_fg__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_1,
    I1,
    sig_wsc2stat_status_valid,
    I2,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_1;
  input I1;
  input sig_wsc2stat_status_valid;
  input I2;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O6;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized0 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module axi_sdi_fb_datamoverasync_fifo_fg__parameterized0_68
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    O2,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    I1,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output O2;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input I1;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire p_0_out;
  wire sig_fifo_ainit_0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized0_69 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) (* C_INCLUDE_MM2S = "1" *) (* C_M_AXI_MM2S_ARID = "0" *) 
(* C_M_AXI_MM2S_ID_WIDTH = "4" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "16" *) (* C_INCLUDE_MM2S_STSFIFO = "1" *) (* C_MM2S_STSCMD_FIFO_DEPTH = "4" *) 
(* C_MM2S_STSCMD_IS_ASYNC = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_MM2S_BURST_SIZE = "64" *) 
(* C_MM2S_BTT_USED = "23" *) (* C_MM2S_ADDR_PIPE_DEPTH = "3" *) (* C_MM2S_INCLUDE_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_M_AXI_S2MM_AWID = "0" *) (* C_M_AXI_S2MM_ID_WIDTH = "4" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_INCLUDE_S2MM_STSFIFO = "1" *) (* C_S2MM_STSCMD_FIFO_DEPTH = "4" *) (* C_S2MM_STSCMD_IS_ASYNC = "1" *) 
(* C_INCLUDE_S2MM_DRE = "1" *) (* C_S2MM_BURST_SIZE = "64" *) (* C_S2MM_BTT_USED = "23" *) 
(* C_S2MM_SUPPORT_INDET_BTT = "0" *) (* C_S2MM_ADDR_PIPE_DEPTH = "4" *) (* C_S2MM_INCLUDE_SF = "1" *) 
(* C_ENABLE_CACHE_USER = "0" *) (* C_ENABLE_SKID_BUF = "11111" *) (* C_ENABLE_MM2S_TKEEP = "1" *) 
(* C_ENABLE_S2MM_TKEEP = "1" *) (* C_ENABLE_S2MM_ADV_SIG = "0" *) (* C_ENABLE_MM2S_ADV_SIG = "0" *) 
(* C_MICRO_DMA = "0" *) (* C_FAMILY = "kintex7" *) (* downgradeipidentifiedwarnings = "yes" *) 
module axi_sdi_fb_datamoveraxi_datamover__parameterized0
   (m_axi_mm2s_aclk,
    m_axi_mm2s_aresetn,
    mm2s_halt,
    mm2s_halt_cmplt,
    mm2s_err,
    m_axis_mm2s_cmdsts_aclk,
    m_axis_mm2s_cmdsts_aresetn,
    s_axis_mm2s_cmd_tvalid,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tdata,
    m_axis_mm2s_sts_tvalid,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_sts_tdata,
    m_axis_mm2s_sts_tkeep,
    m_axis_mm2s_sts_tlast,
    mm2s_allow_addr_req,
    mm2s_addr_req_posted,
    mm2s_rd_xfer_cmplt,
    m_axi_mm2s_arid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    mm2s_dbg_sel,
    mm2s_dbg_data,
    m_axi_s2mm_aclk,
    m_axi_s2mm_aresetn,
    s2mm_halt,
    s2mm_halt_cmplt,
    s2mm_err,
    m_axis_s2mm_cmdsts_awclk,
    m_axis_s2mm_cmdsts_aresetn,
    s_axis_s2mm_cmd_tvalid,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tdata,
    m_axis_s2mm_sts_tvalid,
    m_axis_s2mm_sts_tready,
    m_axis_s2mm_sts_tdata,
    m_axis_s2mm_sts_tkeep,
    m_axis_s2mm_sts_tlast,
    s2mm_allow_addr_req,
    s2mm_addr_req_posted,
    s2mm_wr_xfer_cmplt,
    s2mm_ld_nxt_len,
    s2mm_wr_len,
    m_axi_s2mm_awid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s2mm_dbg_sel,
    s2mm_dbg_data);
  input m_axi_mm2s_aclk;
  input m_axi_mm2s_aresetn;
  input mm2s_halt;
  output mm2s_halt_cmplt;
  output mm2s_err;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axis_mm2s_cmdsts_aresetn;
  input s_axis_mm2s_cmd_tvalid;
  output s_axis_mm2s_cmd_tready;
  input [71:0]s_axis_mm2s_cmd_tdata;
  output m_axis_mm2s_sts_tvalid;
  input m_axis_mm2s_sts_tready;
  output [7:0]m_axis_mm2s_sts_tdata;
  output [0:0]m_axis_mm2s_sts_tkeep;
  output m_axis_mm2s_sts_tlast;
  input mm2s_allow_addr_req;
  output mm2s_addr_req_posted;
  output mm2s_rd_xfer_cmplt;
  output [3:0]m_axi_mm2s_arid;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output [15:0]m_axis_mm2s_tdata;
  output [1:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input [3:0]mm2s_dbg_sel;
  output [31:0]mm2s_dbg_data;
  input m_axi_s2mm_aclk;
  input m_axi_s2mm_aresetn;
  input s2mm_halt;
  output s2mm_halt_cmplt;
  output s2mm_err;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axis_s2mm_cmdsts_aresetn;
  input s_axis_s2mm_cmd_tvalid;
  output s_axis_s2mm_cmd_tready;
  input [71:0]s_axis_s2mm_cmd_tdata;
  output m_axis_s2mm_sts_tvalid;
  input m_axis_s2mm_sts_tready;
  output [7:0]m_axis_s2mm_sts_tdata;
  output [0:0]m_axis_s2mm_sts_tkeep;
  output m_axis_s2mm_sts_tlast;
  input s2mm_allow_addr_req;
  output s2mm_addr_req_posted;
  output s2mm_wr_xfer_cmplt;
  output s2mm_ld_nxt_len;
  output [7:0]s2mm_wr_len;
  output [3:0]m_axi_s2mm_awid;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input [3:0]s2mm_dbg_sel;
  output [31:0]s2mm_dbg_data;

  wire \<const0> ;
  wire \<const1> ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire m_axi_mm2s_aresetn;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [15:0]m_axis_mm2s_tdata;
  wire [1:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire mm2s_addr_req_posted;
  wire mm2s_allow_addr_req;
  wire [22:0]\^mm2s_dbg_data ;
  wire [3:0]mm2s_dbg_sel;
  wire mm2s_err;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_rd_xfer_cmplt;
  wire s2mm_addr_req_posted;
  wire s2mm_allow_addr_req;
  wire [31:0]\^s2mm_dbg_data ;
  wire [3:0]s2mm_dbg_sel;
  wire s2mm_err;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ld_nxt_len;
  wire [5:0]\^s2mm_wr_len ;
  wire s2mm_wr_xfer_cmplt;
  wire [71:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [71:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;

  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arid[3] = \<const0> ;
  assign m_axi_mm2s_arid[2] = \<const0> ;
  assign m_axi_mm2s_arid[1] = \<const0> ;
  assign m_axi_mm2s_arid[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awid[3] = \<const0> ;
  assign m_axi_s2mm_awid[2] = \<const0> ;
  assign m_axi_s2mm_awid[1] = \<const0> ;
  assign m_axi_s2mm_awid[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axis_mm2s_sts_tkeep[0] = \<const1> ;
  assign m_axis_mm2s_sts_tlast = \<const1> ;
  assign m_axis_s2mm_sts_tkeep[0] = \<const1> ;
  assign m_axis_s2mm_sts_tlast = \<const1> ;
  assign mm2s_dbg_data[31] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[30] = \<const0> ;
  assign mm2s_dbg_data[29] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[28] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[27] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[26] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[25] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[24] = \<const0> ;
  assign mm2s_dbg_data[23] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[22:0] = \^mm2s_dbg_data [22:0];
  assign s2mm_dbg_data[31:30] = \^s2mm_dbg_data [31:30];
  assign s2mm_dbg_data[29] = \<const0> ;
  assign s2mm_dbg_data[28] = \<const0> ;
  assign s2mm_dbg_data[27:0] = \^s2mm_dbg_data [27:0];
  assign s2mm_wr_len[7] = \<const0> ;
  assign s2mm_wr_len[6] = \<const0> ;
  assign s2mm_wr_len[5:0] = \^s2mm_wr_len [5:0];
axi_sdi_fb_datamoveraxi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.O1(mm2s_addr_req_posted),
        .O2(mm2s_rd_xfer_cmplt),
        .O3(mm2s_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_aresetn(m_axi_mm2s_aresetn),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_cmdsts_aresetn(m_axis_mm2s_cmdsts_aresetn),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .mm2s_dbg_data(\^mm2s_dbg_data [21:0]),
        .mm2s_dbg_sel(mm2s_dbg_sel[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata[67:0]),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid));
axi_sdi_fb_datamoveraxi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.O1(s2mm_addr_req_posted),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_aresetn(m_axi_s2mm_aresetn),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_cmdsts_aresetn(m_axis_s2mm_cmdsts_aresetn),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .s2mm_dbg_data({\^s2mm_dbg_data [31:30],\^s2mm_dbg_data [27:20],\^s2mm_dbg_data [18:0]}),
        .s2mm_dbg_sel(s2mm_dbg_sel[0]),
        .s2mm_err(s2mm_err),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ld_nxt_len(s2mm_ld_nxt_len),
        .s2mm_wr_len(\^s2mm_wr_len ),
        .s2mm_wr_xfer_cmplt(s2mm_wr_xfer_cmplt),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata[67:0]),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \mm2s_dbg_data[31]_INST_0 
       (.I0(mm2s_dbg_sel[0]),
        .O(\^mm2s_dbg_data [22]));
LUT1 #(
    .INIT(2'h1)) 
     \s2mm_dbg_data[19]_INST_0 
       (.I0(s2mm_dbg_sel[0]),
        .O(\^s2mm_dbg_data [19]));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_addr_cntl
   (O1,
    sig_addr2data_addr_posted,
    sig_init_reg2,
    O2,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arvalid,
    sig_clr_cmd2addr_valid,
    sig_inhibit_rdy_n,
    sig_addr_reg_empty,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_reset_reg,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    sig_sf_allow_addr_req,
    mm2s_allow_addr_req,
    m_axi_mm2s_arready,
    Din);
  output O1;
  output sig_addr2data_addr_posted;
  output sig_init_reg2;
  output O2;
  output sig_addr2rsc_calc_error;
  output m_axi_mm2s_arvalid;
  output sig_clr_cmd2addr_valid;
  output sig_inhibit_rdy_n;
  output sig_addr_reg_empty;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_reset_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input sig_sf_allow_addr_req;
  input mm2s_allow_addr_req;
  input m_axi_mm2s_arready;
  input [39:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire O1;
  wire O2;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire mm2s_allow_addr_req;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire \n_52_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_5_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire [50:4]p_1_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_clr_cmd2addr_valid;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.Din(Din),
        .Dout({p_1_out[50],p_1_out[48:4]}),
        .E(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .I1(sig_addr_reg_empty),
        .O1(sig_inhibit_rdy_n),
        .O2(O2),
        .O3(\n_5_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O4(\n_52_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .sig_clr_cmd2addr_valid(sig_clr_cmd2addr_valid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi_2),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F070)) 
     sig_addr_reg_empty_i_1
       (.I0(mm2s_allow_addr_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_data2addr_stop_req),
        .I4(sig_rd_empty),
        .I5(sig_next_addr_reg0),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr_reg_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CAFA)) 
     sig_addr_reg_full_i_1
       (.I0(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .I1(sig_addr2rsc_calc_error),
        .I2(sig_addr_reg_full),
        .I3(m_axi_mm2s_arready),
        .I4(sig_stream_rst),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(\n_5_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
LUT4 #(
    .INIT(16'hAAEA)) 
     \sig_next_addr_reg[31]_i_1 
       (.I0(sig_stream_rst),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_addr2rsc_calc_error),
        .O(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[48]),
        .Q(m_axi_mm2s_arburst[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[40]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[41]),
        .Q(m_axi_mm2s_arlen[5]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[42]),
        .Q(m_axi_mm2s_arlen[6]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[43]),
        .Q(m_axi_mm2s_arlen[7]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(sig_next_addr_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_53_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[46]),
        .Q(m_axi_mm2s_arsize[2]),
        .R(sig_next_addr_reg0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_52_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi_2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_52_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_sdi_fb_datamoveraxi_datamover_addr_cntl__parameterized0
   (sig_rd_empty,
    sig_wr_fifo,
    O1,
    sig_addr2data_addr_posted,
    sig_inhibit_rdy_n,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awvalid,
    sig_addr_reg_empty,
    E,
    I3,
    sig_init_done,
    sig_addr_reg_full,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    SR,
    sig_push_addr_reg1_out,
    I2,
    S0,
    sig_ok_to_post_wr_addr,
    s2mm_allow_addr_req,
    sig_halt_reg,
    sig_data2all_tlast_error,
    p_22_out,
    p_0_in,
    sig_dre2ibtt_tvalid,
    Din,
    I4,
    I5,
    p_2_out,
    p_1_out,
    m_axi_s2mm_awready,
    I6);
  output sig_rd_empty;
  output sig_wr_fifo;
  output O1;
  output sig_addr2data_addr_posted;
  output sig_inhibit_rdy_n;
  output sig_addr2wsc_calc_error;
  output m_axi_s2mm_awvalid;
  output sig_addr_reg_empty;
  output [0:0]E;
  output I3;
  output sig_init_done;
  output sig_addr_reg_full;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input [0:0]SR;
  input sig_push_addr_reg1_out;
  input I2;
  input S0;
  input sig_ok_to_post_wr_addr;
  input s2mm_allow_addr_req;
  input sig_halt_reg;
  input sig_data2all_tlast_error;
  input p_22_out;
  input p_0_in;
  input sig_dre2ibtt_tvalid;
  input [2:0]Din;
  input [36:0]I4;
  input I5;
  input p_2_out;
  input p_1_out;
  input m_axi_s2mm_awready;
  input I6;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Din;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [36:0]I4;
  wire I5;
  wire I6;
  wire O1;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_out;
  wire [50:4]p_1_out_1;
  wire p_22_out;
  wire p_2_out;
  wire s2mm_allow_addr_req;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_data2all_tlast_error;
  wire sig_dre2ibtt_tvalid;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_ok_to_post_wr_addr;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized8 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.Din({Din[2],I4,Din[1:0]}),
        .Dout({p_1_out_1[50],p_1_out_1[48:4]}),
        .I1(I1),
        .I5(I5),
        .O1(sig_wr_fifo),
        .S0(S0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in_0(p_0_in_0),
        .p_1_out(p_1_out),
        .p_22_out(p_22_out),
        .p_2_out(p_2_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi_2),
        .O(O1));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
LUT6 #(
    .INIT(64'h44F44444FFFFFFFF)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_addr_reg_empty),
        .I2(m_axi_s2mm_awready),
        .I3(sig_addr2wsc_calc_error),
        .I4(sig_addr_reg_full),
        .I5(I6),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr_reg_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hF3AA0000)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_reg_full),
        .I4(I6),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_0_in_0),
        .Q(m_axi_s2mm_awvalid),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[47]),
        .Q(m_axi_s2mm_awburst[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[48]),
        .Q(m_axi_s2mm_awburst[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[41]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[42]),
        .Q(m_axi_s2mm_awlen[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[43]),
        .Q(m_axi_s2mm_awlen[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[45]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out_1[46]),
        .Q(m_axi_s2mm_awsize[2]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_posted_to_axi_2),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_posted_to_axi),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hEF)) 
     \sig_uncom_wrcnt[3]_i_5 
       (.I0(sig_posted_to_axi_2),
        .I1(p_0_in),
        .I2(sig_dre2ibtt_tvalid),
        .O(I3));
LUT3 #(
    .INIT(8'hBA)) 
     \sig_uncom_wrcnt[9]_i_1 
       (.I0(sig_posted_to_axi_2),
        .I1(p_0_in),
        .I2(sig_dre2ibtt_tvalid),
        .O(E));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_afifo_autord
   (O1,
    sig_afifo_empty,
    O2,
    hold_ff_q,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_fifo_ainit,
    I2,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output hold_ff_q;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_fifo_ainit;
  input I2;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [21:0]D;
  wire [0:0]Din;
  wire I2;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoverasync_fifo_fg I_ASYNC_FIFOGEN_FIFO
       (.D(D),
        .Din(Din),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module axi_sdi_fb_datamoveraxi_datamover_afifo_autord_41
   (O1,
    O2,
    O3,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    I1,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg);
  output [40:0]O1;
  output O2;
  output O3;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input I1;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [40:0]O1;
  wire O2;
  wire O3;
  wire [21:0]O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoverasync_fifo_fg_42 I_ASYNC_FIFOGEN_FIFO
       (.I1(O3),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O3),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module axi_sdi_fb_datamoveraxi_datamover_afifo_autord__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O3,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_1,
    I4,
    I1,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O3;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_1;
  input I4;
  input I1;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O6;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoverasync_fifo_fg__parameterized0 I_ASYNC_FIFOGEN_FIFO
       (.I1(I1),
        .I2(O3),
        .O1(O1),
        .O2(O2),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(O3),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module axi_sdi_fb_datamoveraxi_datamover_afifo_autord__parameterized0_67
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    I1,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input I1;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire O1;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire n_11_I_ASYNC_FIFOGEN_FIFO;
  wire p_0_out;
  wire sig_fifo_ainit_0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoverasync_fifo_fg__parameterized0_68 I_ASYNC_FIFOGEN_FIFO
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(I1),
        .O1(O1),
        .O2(n_11_I_ASYNC_FIFOGEN_FIFO),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(n_11_I_ASYNC_FIFOGEN_FIFO),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_cmd_status
   (O1,
    m_axis_s2mm_sts_tdata,
    sig_afifo_empty,
    O2,
    sig_init_reg,
    O3,
    O4,
    sig_inhibit_rdy_n,
    hold_ff_q,
    hold_ff_q_0,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O6,
    m_axis_s2mm_sts_tvalid,
    O7,
    sig_init_done,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_wsc2stat_status,
    ram_valid_i,
    sig_cmd_stat_rst_user,
    sig_stream_rst,
    I1,
    sig_fifo_ainit,
    I2,
    I3,
    sig_fifo_ainit_1,
    I4,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    I5,
    Din,
    sig_mmap_reset_reg,
    p_0_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    I6,
    p_2_out,
    p_1_out);
  output [38:0]O1;
  output [7:0]m_axis_s2mm_sts_tdata;
  output sig_afifo_empty;
  output O2;
  output sig_init_reg;
  output O3;
  output O4;
  output sig_inhibit_rdy_n;
  output hold_ff_q;
  output hold_ff_q_0;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [2:0]s2mm_dbg_data;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output O7;
  output sig_init_done;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input [7:0]sig_wsc2stat_status;
  input ram_valid_i;
  input sig_cmd_stat_rst_user;
  input sig_stream_rst;
  input I1;
  input sig_fifo_ainit;
  input I2;
  input I3;
  input sig_fifo_ainit_1;
  input I4;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;
  input p_0_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input I6;
  input p_2_out;
  input p_1_out;

  wire [21:0]D;
  wire [0:0]Din;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [38:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire hold_ff_q;
  wire hold_ff_q_0;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire ram_valid_i;
  wire [2:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_1;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.I1(I1),
        .I4(I4),
        .I6(I6),
        .O1(O3),
        .O2(O4),
        .O3(sig_inhibit_rdy_n),
        .O4(hold_ff_q_0),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .s2mm_dbg_data(s2mm_dbg_data[2:1]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_init_done(sig_init_done),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamoveraxi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .Din(Din),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I2(I2),
        .I3(I3),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .p_0_out(p_0_out),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data[0]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_sdi_fb_datamoveraxi_datamover_cmd_status_26
   (O1,
    m_axis_mm2s_sts_tdata,
    O2,
    sig_init_reg,
    O3,
    hold_ff_q,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    m_axis_mm2s_sts_tvalid,
    SR,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_rsc2stat_status,
    sig_cmd_stat_rst_user,
    sig_fifo_ainit,
    I1,
    I2,
    sig_fifo_ainit_0,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    mm2s_dbg_sel,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg,
    sig_init_reg2);
  output [40:0]O1;
  output [7:0]m_axis_mm2s_sts_tdata;
  output O2;
  output sig_init_reg;
  output O3;
  output hold_ff_q;
  output [21:0]O4;
  output [2:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output sig_inhibit_rdy_n;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [7:0]sig_rsc2stat_status;
  input sig_cmd_stat_rst_user;
  input sig_fifo_ainit;
  input I1;
  input I2;
  input sig_fifo_ainit_0;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input [0:0]mm2s_dbg_sel;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire I2;
  wire [40:0]O1;
  wire O2;
  wire O3;
  wire [21:0]O4;
  wire O5;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [2:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire p_0_out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;

axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized0_39 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O1(O3),
        .O2(sig_inhibit_rdy_n),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data[2:1]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_fifo_40 I_CMD_FIFO
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(hold_ff_q),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data[0]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_fifo
   (O1,
    sig_afifo_empty,
    O2,
    sig_init_reg,
    hold_ff_q,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_cmd_stat_rst_user,
    sig_fifo_ainit,
    I2,
    I3,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    I5,
    Din,
    sig_mmap_reset_reg,
    p_0_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg );
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output sig_init_reg;
  output hold_ff_q;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_cmd_stat_rst_user;
  input sig_fifo_ainit;
  input I2;
  input I3;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;
  input p_0_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;

  wire \<const0> ;
  wire \<const1> ;
  wire [21:0]D;
  wire [0:0]Din;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I2;
  wire I3;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_0_out;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_afifo_autord \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.D(D),
        .Din(Din),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hE000)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I3(p_0_out),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00008000)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(p_0_out),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_init_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(sig_cmd_stat_rst_user),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo_40
   (O1,
    O2,
    sig_init_reg,
    O3,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_cmd_stat_rst_user,
    sig_fifo_ainit,
    I1,
    I2,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out);
  output [40:0]O1;
  output O2;
  output sig_init_reg;
  output O3;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_cmd_stat_rst_user;
  input sig_fifo_ainit;
  input I1;
  input I2;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire I2;
  wire [40:0]O1;
  wire O2;
  wire O3;
  wire [21:0]O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_0_out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_afifo_autord_41 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hE000)) 
     sig_inhibit_rdy_n_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(p_0_out),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h08000000)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_init_done),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(p_0_out),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_init_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(sig_cmd_stat_rst_user),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O3,
    O4,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    sig_init_done,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_stream_rst,
    I1,
    sig_fifo_ainit_1,
    I4,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel,
    I6,
    p_2_out,
    p_1_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O3;
  output O4;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  output sig_init_done;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_stream_rst;
  input I1;
  input sig_fifo_ainit_1;
  input I4;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;
  input I6;
  input p_2_out;
  input p_1_out;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I4;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O6;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire n_0_sig_init_done_i_1;
  wire p_1_out;
  wire p_2_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_afifo_autord__parameterized0 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.I1(O3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O4),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O3),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I6),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized0_39
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    O2,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel,
    sig_init_reg2,
    sig_reset_reg);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output O2;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;
  input sig_init_reg2;
  input sig_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_0_out;
  wire sig_fifo_ainit_0;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_afifo_autord__parameterized0_67 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(O2),
        .O1(O1),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_inhibit_rdy_n_i_1
       (.I0(O2),
        .I1(sig_init_done),
        .I2(sig_stream_rst),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized1
   (sig_rd_empty,
    sig_init_reg2,
    O2,
    sig_clr_cmd2addr_valid,
    O1,
    O3,
    Dout,
    O4,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_reset_reg,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    I1,
    sig_sf_allow_addr_req,
    mm2s_allow_addr_req,
    Din);
  output sig_rd_empty;
  output sig_init_reg2;
  output O2;
  output sig_clr_cmd2addr_valid;
  output O1;
  output O3;
  output [45:0]Dout;
  output O4;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_reset_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input I1;
  input sig_sf_allow_addr_req;
  input mm2s_allow_addr_req;
  input [39:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_clr_cmd2addr_valid;
  wire sig_data2addr_stop_req;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(O1),
        .I2(I1),
        .O1(sig_rd_empty),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .sig_clr_cmd2addr_valid(sig_clr_cmd2addr_valid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_inhibit_rdy_n_i_1
       (.I0(O1),
        .I1(sig_init_done),
        .I2(sig_stream_rst),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized2
   (O1,
    sig_clr_cmd2data_valid,
    O2,
    sig_push_dqual_reg19_out,
    SR,
    sig_good_mmap_dbeat17_out,
    D,
    O3,
    O4,
    E,
    Dout,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    Q,
    I1,
    I2,
    I3,
    sig_next_sequential_reg,
    I4,
    sig_dqual_reg_empty,
    m_axi_mm2s_rvalid,
    I5,
    sig_data_fifo_wr_cnt,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    I6,
    sig_inhibit_rdy_n_0,
    sig_first_dbeat1,
    sig_last_dbeat,
    I7,
    I8,
    Din,
    sig_init_reg2,
    sig_reset_reg);
  output O1;
  output sig_clr_cmd2data_valid;
  output O2;
  output sig_push_dqual_reg19_out;
  output [0:0]SR;
  output sig_good_mmap_dbeat17_out;
  output [7:0]D;
  output O3;
  output O4;
  output [0:0]E;
  output [15:0]Dout;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input [7:0]Q;
  input I1;
  input I2;
  input I3;
  input sig_next_sequential_reg;
  input I4;
  input sig_dqual_reg_empty;
  input m_axi_mm2s_rvalid;
  input I5;
  input [0:0]sig_data_fifo_wr_cnt;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input I6;
  input sig_inhibit_rdy_n_0;
  input sig_first_dbeat1;
  input sig_last_dbeat;
  input I7;
  input I8;
  input [21:0]Din;
  input sig_init_reg2;
  input sig_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [21:0]Din;
  wire [15:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid;
  wire sig_data2rsc_valid;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1;
  wire sig_good_mmap_dbeat17_out;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_last_dbeat;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg19_out;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(O2),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O2(sig_push_dqual_reg19_out),
        .O3(sig_good_mmap_dbeat17_out),
        .O4(O3),
        .O5(O4),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1(sig_first_dbeat1),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_inhibit_rdy_n_i_1
       (.I0(O2),
        .I1(sig_init_done),
        .I2(sig_stream_rst),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized3
   (sig_rd_empty,
    O1,
    sig_clr_cmd2dre_valid,
    O2,
    O3,
    O4,
    O5,
    Dout,
    S,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mstr2sf_cmd_valid,
    lsig_cmd_cmplt_dbeat7_out,
    I1,
    p_7_out,
    sig_good_sout_strm_dbeat12_out,
    I2,
    p_6_out,
    p_5_out,
    Din,
    sig_init_reg2,
    sig_reset_reg);
  output sig_rd_empty;
  output O1;
  output sig_clr_cmd2dre_valid;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]Dout;
  input S;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mstr2sf_cmd_valid;
  input lsig_cmd_cmplt_dbeat7_out;
  input I1;
  input p_7_out;
  input sig_good_sout_strm_dbeat12_out;
  input I2;
  input p_6_out;
  input p_5_out;
  input [3:0]Din;
  input sig_init_reg2;
  input sig_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Din;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire lsig_cmd_cmplt_dbeat7_out;
  wire m_axi_mm2s_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire sig_clr_cmd2dre_valid;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Din(Din),
        .Dout(Dout),
        .I1(O2),
        .I2(I1),
        .I3(I2),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .S(S),
        .lsig_cmd_cmplt_dbeat7_out(lsig_cmd_cmplt_dbeat7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .sig_clr_cmd2dre_valid(sig_clr_cmd2dre_valid),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_inhibit_rdy_n_i_1
       (.I0(O2),
        .I1(sig_init_done),
        .I2(sig_stream_rst),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized4
   (sig_rd_empty,
    sig_init_reg,
    sig_init_reg2,
    sig_inhibit_rdy_n,
    E,
    D,
    m_axi_s2mm_bready,
    O1,
    O2,
    O3,
    sig_init_done,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    sig_addr2data_addr_posted,
    Q,
    sig_halt_reg,
    m_axi_s2mm_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    I2,
    I3,
    m_axi_s2mm_bresp,
    I6,
    p_2_out,
    p_1_out);
  output sig_rd_empty;
  output sig_init_reg;
  output sig_init_reg2;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output O1;
  output [0:0]O2;
  output O3;
  output sig_init_done;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_addr2data_addr_posted;
  input [3:0]Q;
  input sig_halt_reg;
  input m_axi_s2mm_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input I2;
  input I3;
  input [1:0]m_axi_s2mm_bresp;
  input I6;
  input p_2_out;
  input p_1_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I6;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire n_0_sig_init_done_i_1;
  wire p_1_out;
  wire p_2_out;
  wire sig_addr2data_addr_posted;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Dout(Dout),
        .E(E),
        .I2(I2),
        .I3(I3),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O2),
        .O4(O3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I6),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized5
   (sig_rd_empty,
    sig_inhibit_rdy_n_0,
    O1,
    Dout,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    O2,
    p_0_in,
    D,
    O3,
    sig_init_done_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I2,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I5,
    Q,
    I1,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    I4,
    I6,
    Din,
    sig_init_reg2,
    sig_init_reg,
    I7,
    p_2_out,
    p_1_out);
  output sig_rd_empty;
  output sig_inhibit_rdy_n_0;
  output O1;
  output [5:0]Dout;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  output O2;
  output p_0_in;
  output [2:0]D;
  output O3;
  output sig_init_done_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I2;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I5;
  input [3:0]Q;
  input I1;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input I3;
  input [0:0]I4;
  input I6;
  input [0:6]Din;
  input sig_init_reg2;
  input sig_init_reg;
  input I7;
  input p_2_out;
  input p_1_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [0:6]Din;
  wire [5:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_init_done_i_1;
  wire p_0_in;
  wire p_1_out;
  wire p_2_out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done_1;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(sig_push_coelsc_reg),
        .O4(O2),
        .O5(O3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_inhibit_rdy_n_0),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I7),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_init_done_1),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done_1),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized6
   (sig_rd_empty,
    O1,
    sig_reset_reg,
    sig_inhibit_rdy_n,
    O2,
    D,
    sig_sm_ld_dre_cmd_ns,
    Dout,
    sig_init_done,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    p_9_out,
    sig_sm_ld_dre_cmd,
    Q,
    I2,
    Din,
    I6,
    p_2_out,
    p_1_out);
  output sig_rd_empty;
  output O1;
  output sig_reset_reg;
  output sig_inhibit_rdy_n;
  output O2;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output [25:0]Dout;
  output sig_init_done;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input p_9_out;
  input sig_sm_ld_dre_cmd;
  input [2:0]Q;
  input I2;
  input [27:0]Din;
  input I6;
  input p_2_out;
  input p_1_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [27:0]Din;
  wire [25:0]Dout;
  wire I1;
  wire I2;
  wire I6;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_init_done_i_1;
  wire p_1_out;
  wire p_2_out;
  wire p_9_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I2(I2),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_9_out(p_9_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(I6),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized7
   (sig_wr_fifo,
    CO,
    p_0_out,
    sig_set_tlast_error,
    out,
    O1,
    sig_data_reg_out_en,
    sig_eop_sent,
    sig_flush_db1031_out,
    E,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    I5,
    sig_tlast_error_reg,
    sig_strm_tlast,
    I1,
    p_1_in2_in,
    sig_flush_db1,
    sig_flush_db2,
    I4,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_strm_tvalid,
    sig_curr_eof_reg,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_ld_cmd,
    sig_fifo_mssai,
    sig_curr_strt_offset,
    Q,
    sig_mssa_index,
    I2,
    I3,
    I6,
    ld_btt_cntr_reg1,
    I7,
    I8,
    p_2_out,
    p_1_out,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    D,
    I16);
  output sig_wr_fifo;
  output [0:0]CO;
  output p_0_out;
  output sig_set_tlast_error;
  output [5:0]out;
  output O1;
  output sig_data_reg_out_en;
  output sig_eop_sent;
  output sig_flush_db1031_out;
  output [0:0]E;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input I5;
  input sig_tlast_error_reg;
  input sig_strm_tlast;
  input I1;
  input p_1_in2_in;
  input sig_flush_db1;
  input sig_flush_db2;
  input I4;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_strm_tvalid;
  input sig_curr_eof_reg;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_ld_cmd;
  input [1:0]sig_fifo_mssai;
  input [1:0]sig_curr_strt_offset;
  input [22:0]Q;
  input [1:0]sig_mssa_index;
  input I2;
  input I3;
  input I6;
  input ld_btt_cntr_reg1;
  input I7;
  input I8;
  input p_2_out;
  input p_1_out;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input [2:0]D;
  input I16;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [22:0]Q;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__5;
  wire n_0_sig_init_done_i_1;
  wire [5:0]out;
  wire p_0_out;
  wire p_1_in2_in;
  wire p_1_out;
  wire p_2_out;
  wire sig_btt_eq_0;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg0;
  wire sig_err_underflow_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_ld_cmd;
  wire [1:0]sig_mssa_index;
  wire sig_set_tlast_error;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .in(CO),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .p_1_in2_in(p_1_in2_in),
        .sel(sig_wr_fifo),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_data_reg_out_en(sig_data_reg_out_en),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1031_out(sig_flush_db1031_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_mssa_index(sig_mssa_index),
        .sig_set_tlast_error(sig_set_tlast_error),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_tlast_error_reg(sig_tlast_error_reg));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0004000400040000)) 
     sig_inhibit_rdy_n_i_1__5
       (.I0(I7),
        .I1(I8),
        .I2(p_2_out),
        .I3(p_1_out),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__5),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I9),
        .I3(I7),
        .I4(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized8
   (sig_rd_empty,
    O1,
    sig_inhibit_rdy_n,
    p_0_in_0,
    Dout,
    sig_init_done,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    S0,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    s2mm_allow_addr_req,
    sig_halt_reg,
    sig_data2all_tlast_error,
    p_22_out,
    Din,
    I5,
    p_2_out,
    p_1_out);
  output sig_rd_empty;
  output O1;
  output sig_inhibit_rdy_n;
  output p_0_in_0;
  output [45:0]Dout;
  output sig_init_done;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input S0;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input s2mm_allow_addr_req;
  input sig_halt_reg;
  input sig_data2all_tlast_error;
  input p_22_out;
  input [39:0]Din;
  input I5;
  input p_2_out;
  input p_1_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire [45:0]Dout;
  wire I1;
  wire I5;
  wire O1;
  wire S0;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_init_done_i_1;
  wire p_0_in_0;
  wire p_1_out;
  wire p_22_out;
  wire p_2_out;
  wire s2mm_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_ok_to_post_wr_addr;
  wire sig_rd_empty;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Din(Din),
        .Dout(Dout),
        .O1(O1),
        .S0(S0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in_0(p_0_in_0),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I5),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized9
   (Clken,
    O1,
    E,
    O2,
    O3,
    D,
    Dout,
    O4,
    s2mm_dbg_data,
    sig_s2mm_ld_nxt_len0,
    O5,
    O6,
    O7,
    SR,
    O8,
    O9,
    sig_init_done,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    I2,
    sig_next_sequential_reg,
    I3,
    sig_dqual_reg_empty,
    Q,
    I4,
    I5,
    sig_skid2data_wready,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    I6,
    sig_wsc2stat_status_valid,
    I7,
    sig_wdc_status_going_full,
    s2mm_dbg_sel,
    p_11_out,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_addr2data_addr_posted,
    I8,
    I10,
    I9,
    I11,
    p_1_out,
    p_2_out,
    I12,
    Din);
  output Clken;
  output O1;
  output [0:0]E;
  output [0:0]O2;
  output O3;
  output [7:0]D;
  output [14:0]Dout;
  output O4;
  output [0:0]s2mm_dbg_data;
  output sig_s2mm_ld_nxt_len0;
  output O5;
  output O6;
  output O7;
  output [0:0]SR;
  output O8;
  output O9;
  output sig_init_done;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input I2;
  input sig_next_sequential_reg;
  input I3;
  input sig_dqual_reg_empty;
  input [7:0]Q;
  input I4;
  input I5;
  input sig_skid2data_wready;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input I6;
  input sig_wsc2stat_status_valid;
  input I7;
  input sig_wdc_status_going_full;
  input [0:0]s2mm_dbg_sel;
  input p_11_out;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_addr2data_addr_posted;
  input I8;
  input I10;
  input I9;
  input I11;
  input p_1_out;
  input p_2_out;
  input I12;
  input [20:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire Clken;
  wire [7:0]D;
  wire [20:0]Din;
  wire [14:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_init_done_i_1;
  wire p_11_out;
  wire p_1_out;
  wire p_2_out;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoversrl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(O1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(Clken),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len0(sig_s2mm_ld_nxt_len0),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(I12),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(\<const0> ));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_mm2s_dre
   (sig_shift_case_reg,
    sig_dre2skid_wvalid,
    sig_flush_db1,
    sig_dre2skid_wlast,
    O1,
    sig_input_accept36_out,
    sig_good_sout_strm_dbeat12_out,
    sig_slast_with_stop,
    D,
    Q,
    O2,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    p_3_out,
    p_1_out,
    sig_skid2dre_wready,
    sig_stop_request,
    sig_sstrb_stop_mask,
    p_0_out,
    I2,
    DOBDO,
    I3,
    sig_sf2sout_tdata,
    I4,
    sig_tlast_enables);
  output sig_shift_case_reg;
  output sig_dre2skid_wvalid;
  output sig_flush_db1;
  output sig_dre2skid_wlast;
  output O1;
  output sig_input_accept36_out;
  output sig_good_sout_strm_dbeat12_out;
  output sig_slast_with_stop;
  output [1:0]D;
  output [8:0]Q;
  output [8:0]O2;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input p_3_out;
  input [1:0]p_1_out;
  input sig_skid2dre_wready;
  input sig_stop_request;
  input [1:0]sig_sstrb_stop_mask;
  input p_0_out;
  input I2;
  input [0:0]DOBDO;
  input I3;
  input [15:0]sig_sf2sout_tdata;
  input I4;
  input [0:0]sig_tlast_enables;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [0:0]DOBDO;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [8:0]O2;
  wire [8:0]Q;
  wire m_axi_mm2s_aclk;
  wire \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ;
  wire \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ;
  wire \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire n_0_sig_dre_tvalid_i_i_1;
  wire n_0_sig_flush_db1_i_1;
  wire n_0_sig_flush_db2_i_1;
  wire n_0_sig_tlast_out_i_1;
  wire p_0_in16_in;
  wire p_0_in20_in;
  wire p_0_in9_in;
  wire p_0_out;
  wire p_0_out_0;
  wire p_13_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_1_out_1;
  wire p_21_out;
  wire p_2_out;
  wire p_3_out;
  wire sig_advance_pipe_data35_out;
  wire sig_dre2skid_wlast;
  wire sig_dre2skid_wvalid;
  wire sig_enable_input_rdy;
  wire [7:0]\sig_final_mux_bus[0] ;
  wire [7:0]\sig_final_mux_bus[1] ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db10;
  wire sig_flush_db2;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_input_accept36_out;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_shift_case_reg;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [1:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;

LUT3 #(
    .INIT(8'hBA)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(sig_stream_rst),
        .I1(p_0_in20_in),
        .I2(sig_advance_pipe_data35_out),
        .O(p_2_out));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(p_0_in20_in),
        .I1(sig_advance_pipe_data35_out),
        .O(p_21_out));
LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(sig_dre2skid_wvalid),
        .I1(sig_skid2dre_wready),
        .I2(sig_enable_input_rdy),
        .I3(sig_flush_db1),
        .I4(sig_flush_db2),
        .I5(p_3_out),
        .O(sig_advance_pipe_data35_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [0]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [1]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [2]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [3]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [4]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [5]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [6]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [7]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(p_0_in20_in),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [8]),
        .R(p_2_out));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_21_out),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [9]),
        .R(p_2_out));
LUT5 #(
    .INIT(32'hDCDCDDDC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 ),
        .I1(sig_stream_rst),
        .I2(sig_flush_db1),
        .I3(p_3_out),
        .I4(p_1_out[0]),
        .O(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
LUT6 #(
    .INIT(64'hFFDCDCDCDDDCDDDC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 ),
        .I1(sig_stream_rst),
        .I2(sig_flush_db1),
        .I3(p_3_out),
        .I4(O1),
        .I5(p_1_out[0]),
        .O(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 
       (.I0(sig_dre2skid_wvalid),
        .I1(sig_skid2dre_wready),
        .O(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h000000D0)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6 
       (.I0(sig_dre2skid_wvalid),
        .I1(sig_skid2dre_wready),
        .I2(sig_enable_input_rdy),
        .I3(sig_flush_db2),
        .I4(sig_flush_db1),
        .O(O1));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [0]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [1]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [2]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [3]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [4]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [5]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [6]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(sig_sf2sout_tdata[7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [7]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(p_1_out[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 ),
        .D(I3),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [9]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
LUT6 #(
    .INIT(64'hFFDDDCDCDCDDDCDC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 ),
        .I1(sig_stream_rst),
        .I2(sig_flush_db1),
        .I3(p_1_out[1]),
        .I4(p_3_out),
        .I5(O1),
        .O(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[8]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[9]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[10]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[11]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[12]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[13]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[14]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_sf2sout_tdata[15]),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] ),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(p_1_out[1]),
        .Q(p_0_in20_in),
        .R(I4));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 ),
        .D(sig_tlast_enables),
        .Q(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .R(I4));
LUT6 #(
    .INIT(64'h0200000002000200)) 
     \GEN_MUXFARM_16.sig_shift_case_reg_i_3 
       (.I0(p_3_out),
        .I1(sig_flush_db1),
        .I2(sig_flush_db2),
        .I3(sig_enable_input_rdy),
        .I4(sig_skid2dre_wready),
        .I5(sig_dre2skid_wvalid),
        .O(sig_input_accept36_out));
FDRE \GEN_MUXFARM_16.sig_shift_case_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_shift_case_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [0]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [0]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [1]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [1]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [2]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [2]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [3]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [3]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [4]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [4]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [5]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [5]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [6]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [6]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [7]),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[0] [7]));
LUT6 #(
    .INIT(64'hBBAFAAAAAAAAAAAA)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [8]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .I3(sig_shift_case_reg),
        .I4(sig_skid2dre_wready),
        .I5(sig_dre2skid_wvalid),
        .O(p_1_out_1));
LUT4 #(
    .INIT(16'hE400)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_shift_case_reg),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [8]),
        .I3(sig_advance_pipe_data35_out),
        .O(p_17_out));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .I2(sig_shift_case_reg),
        .O(p_0_in16_in));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [0]),
        .Q(Q[0]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [1]),
        .Q(Q[1]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [2]),
        .Q(Q[2]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [3]),
        .Q(Q[3]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [4]),
        .Q(Q[4]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [5]),
        .Q(Q[5]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [6]),
        .Q(Q[6]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(\sig_final_mux_bus[0] [7]),
        .Q(Q[7]),
        .R(p_1_out_1));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_17_out),
        .D(p_0_in16_in),
        .Q(Q[8]),
        .R(p_1_out_1));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [0]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [0]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [1]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [1]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [2]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [2]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [3]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [3]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [4]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [4]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [5]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [5]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [6]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [6]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [7]),
        .I1(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] ),
        .I2(sig_shift_case_reg),
        .O(\sig_final_mux_bus[1] [7]));
LUT6 #(
    .INIT(64'hBBAFAAAAAAAAAAAA)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(sig_stream_rst),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .I2(p_0_in20_in),
        .I3(sig_shift_case_reg),
        .I4(sig_skid2dre_wready),
        .I5(sig_dre2skid_wvalid),
        .O(p_0_out_0));
LUT4 #(
    .INIT(16'hE400)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_shift_case_reg),
        .I1(p_0_in20_in),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .I3(sig_advance_pipe_data35_out),
        .O(p_13_out));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [8]),
        .I1(p_0_in20_in),
        .I2(sig_shift_case_reg),
        .O(p_0_in9_in));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [0]),
        .Q(O2[0]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [1]),
        .Q(O2[1]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [2]),
        .Q(O2[2]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [3]),
        .Q(O2[3]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [4]),
        .Q(O2[4]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [5]),
        .Q(O2[5]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [6]),
        .Q(O2[6]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(\sig_final_mux_bus[1] [7]),
        .Q(O2[7]),
        .R(p_0_out_0));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_13_out),
        .D(p_0_in9_in),
        .Q(O2[8]),
        .R(p_0_out_0));
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'h0200000002000200)) 
     \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_2 
       (.I0(p_3_out),
        .I1(sig_flush_db1),
        .I2(sig_flush_db2),
        .I3(sig_enable_input_rdy),
        .I4(sig_skid2dre_wready),
        .I5(sig_dre2skid_wvalid),
        .O(sig_good_sout_strm_dbeat12_out));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h00000000EEEE00F0)) 
     sig_dre_tvalid_i_i_1
       (.I0(sig_final_mux_has_tlast),
        .I1(p_0_in9_in),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_skid2dre_wready),
        .I4(sig_advance_pipe_data35_out),
        .I5(sig_stream_rst),
        .O(n_0_sig_dre_tvalid_i_i_1));
LUT4 #(
    .INIT(16'hFFB8)) 
     sig_dre_tvalid_i_i_2
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0] [9]),
        .I1(sig_shift_case_reg),
        .I2(\n_0_GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0] [9]),
        .O(sig_final_mux_has_tlast));
FDRE #(
    .INIT(1'b0)) 
     sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dre_tvalid_i_i_1),
        .Q(sig_dre2skid_wvalid),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(sig_enable_input_rdy),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h00000000EEE2E2E2)) 
     sig_flush_db1_i_1
       (.I0(sig_flush_db1),
        .I1(sig_input_accept36_out),
        .I2(p_0_out),
        .I3(I2),
        .I4(DOBDO),
        .I5(sig_flush_db10),
        .O(n_0_sig_flush_db1_i_1));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT4 #(
    .INIT(16'hFBAA)) 
     sig_flush_db1_i_4
       (.I0(sig_stream_rst),
        .I1(sig_dre2skid_wvalid),
        .I2(sig_skid2dre_wready),
        .I3(sig_flush_db2),
        .O(sig_flush_db10));
FDRE #(
    .INIT(1'b0)) 
     sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_flush_db1_i_1),
        .Q(sig_flush_db1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h00002C22)) 
     sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_flush_db2),
        .I2(sig_skid2dre_wready),
        .I3(sig_dre2skid_wvalid),
        .I4(sig_stream_rst),
        .O(n_0_sig_flush_db2_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_flush_db2_i_1),
        .Q(sig_flush_db2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     sig_last_skid_reg_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_stop_request),
        .O(sig_slast_with_stop));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1 
       (.I0(Q[8]),
        .I1(sig_sstrb_stop_mask[0]),
        .O(D[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1 
       (.I0(O2[8]),
        .I1(sig_sstrb_stop_mask[1]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h00000000CCCC0AAA)) 
     sig_tlast_out_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_final_mux_has_tlast),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_skid2dre_wready),
        .I4(sig_advance_pipe_data35_out),
        .I5(sig_stream_rst),
        .O(n_0_sig_tlast_out_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_tlast_out_i_1),
        .Q(sig_dre2skid_wlast),
        .R(\<const0> ));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_mm2s_full_wrap
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_tvalid,
    m_axi_mm2s_arvalid,
    O2,
    m_axis_mm2s_tlast,
    O3,
    mm2s_dbg_data,
    m_axis_mm2s_sts_tvalid,
    m_axi_mm2s_rready,
    s_axis_mm2s_cmd_tready,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    m_axi_mm2s_rdata,
    m_axi_mm2s_aresetn,
    m_axis_mm2s_cmdsts_aresetn,
    mm2s_dbg_sel,
    m_axis_mm2s_sts_tready,
    mm2s_allow_addr_req,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    s_axis_mm2s_cmd_tvalid,
    mm2s_halt);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_tvalid;
  output m_axi_mm2s_arvalid;
  output O2;
  output m_axis_mm2s_tlast;
  output O3;
  output [21:0]mm2s_dbg_data;
  output m_axis_mm2s_sts_tvalid;
  output m_axi_mm2s_rready;
  output s_axis_mm2s_cmd_tready;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [15:0]m_axis_mm2s_tdata;
  output [1:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [31:0]m_axi_mm2s_rdata;
  input m_axi_mm2s_aresetn;
  input m_axis_mm2s_cmdsts_aresetn;
  input [0:0]mm2s_dbg_sel;
  input m_axis_mm2s_sts_tready;
  input mm2s_allow_addr_req;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input s_axis_mm2s_cmd_tvalid;
  input mm2s_halt;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \I_CMD_FIFO/sig_fifo_ainit ;
  wire \I_CMD_FIFO/sig_init_reg ;
  wire O1;
  wire O2;
  wire O3;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire m_axi_mm2s_aresetn;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [15:0]m_axis_mm2s_tdata;
  wire [1:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_allow_addr_req;
  wire [21:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire n_0_I_RD_DATA_CNTL;
  wire n_11_I_RESET;
  wire \n_27_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_28_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_29_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_2_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire \n_30_GEN_INCLUDE_MM2S_SF.I_RD_SF ;
  wire n_30_I_RD_DATA_CNTL;
  wire n_31_I_RD_DATA_CNTL;
  wire n_32_I_RD_DATA_CNTL;
  wire n_3_I_ADDR_CNTL;
  wire n_49_I_CMD_STATUS;
  wire \n_4_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 ;
  wire n_51_I_CMD_STATUS;
  wire n_53_I_CMD_STATUS;
  wire n_54_I_CMD_STATUS;
  wire n_55_I_CMD_STATUS;
  wire n_56_I_CMD_STATUS;
  wire n_57_I_CMD_STATUS;
  wire n_58_I_CMD_STATUS;
  wire n_59_I_CMD_STATUS;
  wire n_60_I_CMD_STATUS;
  wire n_61_I_CMD_STATUS;
  wire n_62_I_CMD_STATUS;
  wire n_63_I_CMD_STATUS;
  wire n_64_I_CMD_STATUS;
  wire n_65_I_CMD_STATUS;
  wire n_66_I_CMD_STATUS;
  wire n_67_I_CMD_STATUS;
  wire n_68_I_CMD_STATUS;
  wire n_69_I_CMD_STATUS;
  wire n_70_I_CMD_STATUS;
  wire n_71_I_CMD_STATUS;
  wire n_72_I_CMD_STATUS;
  wire n_73_I_CMD_STATUS;
  wire n_74_I_CMD_STATUS;
  wire n_79_I_MSTR_PCC;
  wire n_80_I_MSTR_PCC;
  wire n_81_I_MSTR_PCC;
  wire n_82_I_MSTR_PCC;
  wire n_83_I_CMD_STATUS;
  wire n_87_I_MSTR_PCC;
  wire n_8_I_RD_DATA_CNTL;
  wire p_0_out;
  wire p_0_out_0;
  wire [1:0]p_1_out;
  wire p_3_out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [15:0]s_data;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire [22:1]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2addr_valid;
  wire sig_clr_cmd2data_valid;
  wire sig_clr_cmd2dre_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [67:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_data2sf_cmd_cmplt;
  wire [38:38]sig_data_fifo_data_out;
  wire [9:9]sig_data_fifo_wr_cnt;
  wire sig_data_reg_out0;
  wire sig_dre2skid_wlast;
  wire [1:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_input_accept36_out;
  wire sig_input_burst_type_reg;
  wire sig_input_reg_empty;
  wire [31:2]sig_mstr2addr_addr;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [5:0]sig_mstr2data_len;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_dre_dest_align;
  wire sig_mstr2sf_dre_src_align;
  wire sig_mstr2sf_drr;
  wire sig_mstr2sf_strt_offset;
  wire [3:0]sig_mstr2sf_tag;
  wire sig_mvalid_stop;
  wire sig_push_input_reg12_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rdc2dre_flush;
  wire sig_rdc2sf_wlast;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_s_h_halt_reg;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_sf_allow_addr_req;
  wire sig_shift_case_reg;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire sig_sm_halt_reg;
  wire [1:0]sig_sstrb_stop_mask;
  wire [1:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire sig_stream_rst;
  wire [1:1]sig_tlast_enables;

axi_sdi_fb_datamoveraxi_datamover_skid_buf \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(sig_sstrb_with_stop),
        .I1(n_32_I_RD_DATA_CNTL),
        .O2({sig_dre2skid_wstrb[1],s_data[15:8]}),
        .Q({sig_dre2skid_wstrb[0],s_data[7:0]}),
        .SR(sig_data_reg_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_reset_reg(sig_reset_reg),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D(sig_sstrb_with_stop),
        .DOBDO(sig_data_fifo_data_out),
        .I1(\n_27_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I2(\n_30_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I3(\n_29_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I4(\n_28_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O1(\n_4_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 ),
        .O2({sig_dre2skid_wstrb[1],s_data[15:8]}),
        .Q({sig_dre2skid_wstrb[0],s_data[7:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_input_accept36_out(sig_input_accept36_out),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_shift_case_reg(sig_shift_case_reg),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
axi_sdi_fb_datamoveraxi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.DIBDI({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .DOBDO(sig_data_fifo_data_out),
        .Din({sig_mstr2sf_strt_offset,sig_mstr2sf_drr,sig_mstr2sf_dre_dest_align,sig_mstr2sf_dre_src_align}),
        .I1(n_31_I_RD_DATA_CNTL),
        .I2(O2),
        .I3(O1),
        .I4(\n_4_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 ),
        .O1(\n_2_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O2(\n_27_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O3(\n_28_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O4(\n_29_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .O5(\n_30_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .sig_clr_cmd2dre_valid(sig_clr_cmd2dre_valid),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wstrb(sig_dre2skid_wstrb),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_accept36_out(sig_input_accept36_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_shift_case_reg(sig_shift_case_reg),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
axi_sdi_fb_datamoveraxi_datamover_addr_cntl I_ADDR_CNTL
       (.Din({O3,sig_input_burst_type_reg,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2sf_dre_src_align}),
        .O1(O1),
        .O2(n_3_I_ADDR_CNTL),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_cmd2addr_valid(sig_clr_cmd2addr_valid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_cmd_status_26 I_CMD_STATUS
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(n_87_I_MSTR_PCC),
        .I2(n_11_I_RESET),
        .O1({sig_cmd2mstr_command[67:30],sig_cmd2mstr_command[24:23],sig_cmd2mstr_command[0]}),
        .O2(n_49_I_CMD_STATUS),
        .O3(n_51_I_CMD_STATUS),
        .O4({n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS,n_63_I_CMD_STATUS,n_64_I_CMD_STATUS,n_65_I_CMD_STATUS,n_66_I_CMD_STATUS,n_67_I_CMD_STATUS,n_68_I_CMD_STATUS,n_69_I_CMD_STATUS,n_70_I_CMD_STATUS,n_71_I_CMD_STATUS,n_72_I_CMD_STATUS,n_73_I_CMD_STATUS,n_74_I_CMD_STATUS}),
        .O5(n_83_I_CMD_STATUS),
        .SR(sig_rd_sts_tag_reg0),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data({mm2s_dbg_data[20],mm2s_dbg_data[6],mm2s_dbg_data[4]}),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out_0),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\I_CMD_FIFO/sig_init_reg ),
        .sig_init_reg2(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_pcc I_MSTR_PCC
       (.D({n_53_I_CMD_STATUS,n_54_I_CMD_STATUS,n_55_I_CMD_STATUS,n_56_I_CMD_STATUS,n_57_I_CMD_STATUS,n_58_I_CMD_STATUS,n_59_I_CMD_STATUS,n_60_I_CMD_STATUS,n_61_I_CMD_STATUS,n_62_I_CMD_STATUS,n_63_I_CMD_STATUS,n_64_I_CMD_STATUS,n_65_I_CMD_STATUS,n_66_I_CMD_STATUS,n_67_I_CMD_STATUS,n_68_I_CMD_STATUS,n_69_I_CMD_STATUS,n_70_I_CMD_STATUS,n_71_I_CMD_STATUS,n_72_I_CMD_STATUS,n_73_I_CMD_STATUS,n_74_I_CMD_STATUS}),
        .Din({O3,sig_input_burst_type_reg,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_mstr2sf_dre_src_align}),
        .I1(n_49_I_CMD_STATUS),
        .I2(n_83_I_CMD_STATUS),
        .I3(\n_2_GEN_INCLUDE_MM2S_SF.I_RD_SF ),
        .I4(n_0_I_RD_DATA_CNTL),
        .I5(n_3_I_ADDR_CNTL),
        .O1({sig_cmd2mstr_command[67:30],sig_cmd2mstr_command[24:23],sig_cmd2mstr_command[0]}),
        .O2({sig_mstr2sf_drr,sig_mstr2sf_dre_dest_align}),
        .O3({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,n_79_I_MSTR_PCC,n_80_I_MSTR_PCC,n_81_I_MSTR_PCC,n_82_I_MSTR_PCC,sig_mstr2sf_tag}),
        .O4(n_87_I_MSTR_PCC),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data[5]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_clr_cmd2addr_valid(sig_clr_cmd2addr_valid),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_clr_cmd2dre_valid(sig_clr_cmd2dre_valid),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.DIBDI({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .Din({O3,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,n_79_I_MSTR_PCC,n_80_I_MSTR_PCC,n_81_I_MSTR_PCC,n_82_I_MSTR_PCC,sig_mstr2data_len,sig_mstr2sf_tag}),
        .E(sig_push_rd_sts_reg),
        .I1(n_51_I_CMD_STATUS),
        .O1(n_0_I_RD_DATA_CNTL),
        .O2(O2),
        .O3(n_8_I_RD_DATA_CNTL),
        .O4(n_30_I_RD_DATA_CNTL),
        .O5(n_31_I_RD_DATA_CNTL),
        .O6(n_32_I_RD_DATA_CNTL),
        .Q(sig_coelsc_tag_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_dbg_data(mm2s_dbg_data[11:8]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status[5:4]),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.E(sig_push_rd_sts_reg),
        .I1(n_8_I_RD_DATA_CNTL),
        .Q(sig_coelsc_tag_reg),
        .SR(sig_rd_sts_tag_reg0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data({mm2s_dbg_data[21],mm2s_dbg_data[19:12],mm2s_dbg_data[7]}),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_data2rsc_calc_err(sig_data2rsc_calc_err),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
axi_sdi_fb_datamoveraxi_datamover_reset_25 I_RESET
       (.I1(n_30_I_RD_DATA_CNTL),
        .O1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O2(n_11_I_RESET),
        .SR(sig_data_reg_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_aresetn(m_axi_mm2s_aresetn),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_cmdsts_aresetn(m_axis_mm2s_cmdsts_aresetn),
        .mm2s_dbg_data(mm2s_dbg_data[3:0]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .p_0_out(p_0_out_0),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_init_reg(\I_CMD_FIFO/sig_init_reg ),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_mssai_skid_buf
   (p_1_in2_in,
    dre2skid_wready,
    sig_strm_tvalid,
    sig_mvalid_stop,
    sig_strm_tlast,
    E,
    sig_mssa_index,
    O4,
    I2,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_slast_with_stop,
    sig_reset_reg,
    sig_strb_reg_out0,
    sig_data_reg_out_en,
    skid2dre_wvalid,
    p_0_in2_in,
    out,
    I8,
    Q,
    I7,
    I11);
  output p_1_in2_in;
  output dre2skid_wready;
  output sig_strm_tvalid;
  output sig_mvalid_stop;
  output sig_strm_tlast;
  output [0:0]E;
  output [1:0]sig_mssa_index;
  output [31:0]O4;
  input I2;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_slast_with_stop;
  input sig_reset_reg;
  input sig_strb_reg_out0;
  input sig_data_reg_out_en;
  input skid2dre_wvalid;
  input p_0_in2_in;
  input [0:0]out;
  input I8;
  input [3:0]Q;
  input I7;
  input [31:0]I11;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [31:0]I11;
  wire I2;
  wire I7;
  wire I8;
  wire [31:0]O4;
  wire [3:0]Q;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_last_reg_out_i_1__2;
  wire n_0_sig_m_valid_dup_i_1__1;
  wire \n_0_sig_mssa_index_reg_out[0]_i_1 ;
  wire \n_0_sig_mssa_index_reg_out[1]_i_1 ;
  wire n_0_sig_s_ready_dup_i_1__2;
  wire [0:0]out;
  wire p_0_in2_in;
  wire p_1_in2_in;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire [1:0]sig_mssa_index;
  wire [1:0]sig_mssa_index_out;
  wire sig_mvalid_stop;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup2;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup3;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup4;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_strb_reg_out0;
  wire [3:1]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire skid2dre_wvalid;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_m_valid_dup),
        .O(p_1_in2_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(dre2skid_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(sig_strm_tvalid));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(I11[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(I11[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(I11[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(I11[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(I11[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(I11[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(I11[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(I11[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(I11[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(I11[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(I11[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(I11[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(I11[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(I11[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(I11[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(I11[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(I11[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(I11[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(I11[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(I11[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(I11[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(I11[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(I11[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(I11[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_2 
       (.I0(sig_s_ready_out),
        .I1(p_0_in2_in),
        .O(E));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[31]_i_2__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(I11[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(I11[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(I11[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(I11[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(I11[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(I11[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(I11[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(I11[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(O4[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[0]),
        .Q(sig_data_skid_reg[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[10]),
        .Q(sig_data_skid_reg[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[11]),
        .Q(sig_data_skid_reg[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[12]),
        .Q(sig_data_skid_reg[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[13]),
        .Q(sig_data_skid_reg[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[14]),
        .Q(sig_data_skid_reg[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[15]),
        .Q(sig_data_skid_reg[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[16]),
        .Q(sig_data_skid_reg[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[17]),
        .Q(sig_data_skid_reg[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[18]),
        .Q(sig_data_skid_reg[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[19]),
        .Q(sig_data_skid_reg[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[1]),
        .Q(sig_data_skid_reg[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[20]),
        .Q(sig_data_skid_reg[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[21]),
        .Q(sig_data_skid_reg[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[22]),
        .Q(sig_data_skid_reg[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[23]),
        .Q(sig_data_skid_reg[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[24]),
        .Q(sig_data_skid_reg[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[25]),
        .Q(sig_data_skid_reg[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[26]),
        .Q(sig_data_skid_reg[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[27]),
        .Q(sig_data_skid_reg[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[28]),
        .Q(sig_data_skid_reg[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[29]),
        .Q(sig_data_skid_reg[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[2]),
        .Q(sig_data_skid_reg[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[30]),
        .Q(sig_data_skid_reg[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[31]),
        .Q(sig_data_skid_reg[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[3]),
        .Q(sig_data_skid_reg[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[4]),
        .Q(sig_data_skid_reg[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[5]),
        .Q(sig_data_skid_reg[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[6]),
        .Q(sig_data_skid_reg[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[7]),
        .Q(sig_data_skid_reg[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[8]),
        .Q(sig_data_skid_reg[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I11[9]),
        .Q(sig_data_skid_reg[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
     sig_last_reg_out_i_1__2
       (.I0(sig_strm_tlast),
        .I1(sig_data_reg_out_en),
        .I2(sig_last_skid_reg),
        .I3(sig_s_ready_dup4),
        .I4(sig_slast_with_stop),
        .I5(sig_strb_reg_out0),
        .O(n_0_sig_last_reg_out_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_last_reg_out_i_1__2),
        .Q(sig_strm_tlast),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h1111111101011101)) 
     sig_m_valid_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_strb_reg_out0),
        .I2(sig_data_reg_out_en),
        .I3(sig_m_valid_dup),
        .I4(sig_s_ready_dup),
        .I5(skid2dre_wvalid),
        .O(n_0_sig_m_valid_dup_i_1__1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__1),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__1),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000E200)) 
     \sig_mssa_index_reg_out[0]_i_1 
       (.I0(sig_mssa_index[0]),
        .I1(sig_data_reg_out_en),
        .I2(sig_mssa_index_out[0]),
        .I3(I7),
        .I4(sig_mvalid_stop),
        .O(\n_0_sig_mssa_index_reg_out[0]_i_1 ));
LUT6 #(
    .INIT(64'h848484B4B4B484B4)) 
     \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_mux_out[2]),
        .I1(sig_strb_skid_mux_out[1]),
        .I2(sig_strb_skid_mux_out[3]),
        .I3(sig_strb_skid_reg[0]),
        .I4(sig_s_ready_dup3),
        .I5(Q[0]),
        .O(sig_mssa_index_out[0]));
LUT5 #(
    .INIT(32'h0000E200)) 
     \sig_mssa_index_reg_out[1]_i_1 
       (.I0(sig_mssa_index[1]),
        .I1(sig_data_reg_out_en),
        .I2(sig_mssa_index_out[1]),
        .I3(I7),
        .I4(sig_mvalid_stop),
        .O(\n_0_sig_mssa_index_reg_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hABFB0151ABFB0000)) 
     \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_mux_out[1]),
        .I1(sig_strb_skid_reg[0]),
        .I2(sig_s_ready_dup3),
        .I3(Q[0]),
        .I4(sig_strb_skid_mux_out[2]),
        .I5(sig_strb_skid_mux_out[3]),
        .O(sig_mssa_index_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_mssa_index_reg_out[1]_i_3 
       (.I0(Q[1]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_mssa_index_reg_out[1]_i_4 
       (.I0(Q[2]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_mssa_index_reg_out[1]_i_5 
       (.I0(Q[3]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_mssa_index_reg_out[0]_i_1 ),
        .Q(sig_mssa_index[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_mssa_index_reg_out[1]_i_1 ),
        .Q(sig_mssa_index[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_mvalid_stop),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hBFAABFAABFAAFFFF)) 
     sig_s_ready_dup_i_1__2
       (.I0(sig_reset_reg),
        .I1(sig_m_valid_dup),
        .I2(skid2dre_wvalid),
        .I3(sig_s_ready_dup),
        .I4(out),
        .I5(I8),
        .O(n_0_sig_s_ready_dup_i_1__2));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__2),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_pcc
   (sig_reset_reg,
    sig_sm_halt_reg,
    Din,
    sig_push_input_reg12_out,
    O2,
    sig_calc_error_pushed,
    sig_btt_cntr_im00,
    sig_input_reg_empty,
    sig_mstr2sf_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_cmd_valid,
    O3,
    O4,
    mm2s_dbg_data,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    O1,
    I1,
    hold_ff_q,
    sig_clr_cmd2addr_valid,
    sig_clr_cmd2data_valid,
    sig_clr_cmd2dre_valid,
    I2,
    sig_cmd2mstr_cmd_valid,
    mm2s_dbg_sel,
    I3,
    sig_inhibit_rdy_n,
    I4,
    sig_inhibit_rdy_n_0,
    I5,
    sig_inhibit_rdy_n_1,
    D);
  output sig_reset_reg;
  output sig_sm_halt_reg;
  output [39:0]Din;
  output sig_push_input_reg12_out;
  output [1:0]O2;
  output sig_calc_error_pushed;
  output [21:0]sig_btt_cntr_im00;
  output sig_input_reg_empty;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output [14:0]O3;
  output O4;
  output [0:0]mm2s_dbg_data;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [40:0]O1;
  input I1;
  input hold_ff_q;
  input sig_clr_cmd2addr_valid;
  input sig_clr_cmd2data_valid;
  input sig_clr_cmd2dre_valid;
  input I2;
  input sig_cmd2mstr_cmd_valid;
  input [0:0]mm2s_dbg_sel;
  input I3;
  input sig_inhibit_rdy_n;
  input I4;
  input sig_inhibit_rdy_n_0;
  input I5;
  input sig_inhibit_rdy_n_1;
  input [21:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [21:0]D;
  wire [39:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [40:0]O1;
  wire [1:0]O2;
  wire [14:0]O3;
  wire O4;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_addr_aligned_ireg1_i_2;
  wire n_0_sig_addr_aligned_ireg1_reg;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_6 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_7 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[6] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7] ;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_2__0;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_3;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_4;
  wire n_0_sig_brst_cnt_eq_one_ireg1_reg;
  wire \n_0_sig_btt_cntr_im0[0]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[10] ;
  wire \n_0_sig_btt_cntr_im0_reg[11] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[12] ;
  wire \n_0_sig_btt_cntr_im0_reg[13] ;
  wire \n_0_sig_btt_cntr_im0_reg[14] ;
  wire \n_0_sig_btt_cntr_im0_reg[15] ;
  wire \n_0_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[16] ;
  wire \n_0_sig_btt_cntr_im0_reg[17] ;
  wire \n_0_sig_btt_cntr_im0_reg[18] ;
  wire \n_0_sig_btt_cntr_im0_reg[19] ;
  wire \n_0_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[20] ;
  wire \n_0_sig_btt_cntr_im0_reg[21] ;
  wire \n_0_sig_btt_cntr_im0_reg[22] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[6] ;
  wire \n_0_sig_btt_cntr_im0_reg[7] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[8] ;
  wire \n_0_sig_btt_cntr_im0_reg[9] ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_11;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_12;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_2;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[0] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[1] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[2] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[4] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[5] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[6] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[7] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[8] ;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_calc_error_reg_i_1;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_input_reg_empty_i_1;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_2;
  wire n_0_sig_no_btt_residue_ireg1_reg;
  wire n_0_sig_parent_done_i_1;
  wire \n_0_sig_pcc_sm_state[0]_i_2 ;
  wire \n_0_sig_pcc_sm_state[1]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[0] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[10] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[12] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[13] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[14] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[1] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[2] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[4] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[5] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[6] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[8] ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[9] ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0 ;
  wire \n_0_sig_xfer_end_strb_ireg3[1]_i_1 ;
  wire \n_0_sig_xfer_end_strb_ireg3[3]_i_1 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_2;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_3;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_4;
  wire n_0_sig_xfer_len_eq_0_ireg3_reg;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_0_sig_xfer_strt_strb_ireg3[1]_i_1 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[2]_i_1 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[3]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_4;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_4;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_4;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire p_1_in;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [8:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2addr_valid;
  wire sig_clr_cmd2data_valid;
  wire sig_clr_cmd2dre_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [1:0]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [7:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire [2:0]sig_pcc_sm_state;
  wire [2:0]sig_pcc_sm_state_ns;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:0]sig_strbgen_bytes_ireg2;
  wire sig_stream_rst;
  wire [2:2]sig_xfer_end_strb_im2;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [0:0]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[8]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(O3[7]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(O3[6]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(O3[5]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(O3[4]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I1(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .O(Din[37]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .I1(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ),
        .O(Din[36]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(Din[35]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(Din[34]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(Din[33]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(Din[32]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_lsh_kh[31]),
        .I2(Din[38]),
        .O(Din[31]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_lsh_kh[30]),
        .I2(Din[38]),
        .O(Din[30]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_lsh_kh[29]),
        .I2(Din[38]),
        .O(Din[29]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_addr_cntr_lsh_kh[28]),
        .I2(Din[38]),
        .O(Din[28]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_lsh_kh[27]),
        .I2(Din[38]),
        .O(Din[27]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_addr_cntr_lsh_kh[26]),
        .I2(Din[38]),
        .O(Din[26]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_lsh_kh[25]),
        .I2(Din[38]),
        .O(Din[25]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_lsh_kh[24]),
        .I2(Din[38]),
        .O(Din[24]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_addr_cntr_lsh_kh[23]),
        .I2(Din[38]),
        .O(Din[23]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_addr_cntr_lsh_kh[22]),
        .I2(Din[38]),
        .O(Din[22]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_addr_cntr_lsh_kh[21]),
        .I2(Din[38]),
        .O(Din[21]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_lsh_kh[20]),
        .I2(Din[38]),
        .O(Din[20]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_lsh_kh[19]),
        .I2(Din[38]),
        .O(Din[19]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_lsh_kh[18]),
        .I2(Din[38]),
        .O(Din[18]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_addr_cntr_lsh_kh[17]),
        .I2(Din[38]),
        .O(Din[17]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_addr_cntr_lsh_kh[16]),
        .I2(Din[38]),
        .O(Din[16]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(p_1_in),
        .I1(sig_addr_cntr_lsh_kh[15]),
        .I2(Din[38]),
        .O(Din[15]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(Din[39]),
        .O(O3[14]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_input_drr_reg),
        .I1(sig_first_xfer_im0),
        .O(O2[1]));
LUT6 #(
    .INIT(64'h8F808F808F808080)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 
       (.I0(n_0_sig_addr_aligned_ireg1_reg),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I2(n_0_sig_no_btt_residue_ireg1_reg),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_last_xfer_valid_im1));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_addr_cntr_lsh_kh[14]),
        .I2(Din[38]),
        .O(Din[14]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_addr_cntr_lsh_kh[13]),
        .I2(Din[38]),
        .O(Din[13]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_addr_cntr_lsh_kh[12]),
        .I2(Din[38]),
        .O(Din[12]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(sig_addr_cntr_lsh_kh[11]),
        .I2(Din[38]),
        .O(Din[11]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(sig_addr_cntr_lsh_kh[10]),
        .I2(Din[38]),
        .O(Din[10]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(sig_addr_cntr_lsh_kh[9]),
        .I2(Din[38]),
        .O(Din[9]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_addr_cntr_lsh_kh[8]),
        .I2(Din[38]),
        .O(Din[8]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_addr_cntr_lsh_kh[7]),
        .I2(Din[38]),
        .O(Din[7]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_addr_cntr_lsh_kh[6]),
        .I2(Din[38]),
        .O(Din[6]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_lsh_kh[5]),
        .I2(Din[38]),
        .O(Din[5]));
LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(n_0_sig_no_btt_residue_ireg1_reg),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I5(n_0_sig_addr_aligned_ireg1_reg),
        .O(O3[13]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_lsh_kh[4]),
        .I2(Din[38]),
        .O(Din[4]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_lsh_kh[3]),
        .I2(Din[38]),
        .O(Din[3]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_lsh_kh[2]),
        .I2(Din[38]),
        .O(Din[2]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_lsh_kh[1]),
        .I2(Din[38]),
        .O(Din[1]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_lsh_kh[0]),
        .I2(Din[38]),
        .O(Din[0]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(sig_mstr2sf_eof),
        .O(O3[12]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[11]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[10]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_last_xfer_valid_im1),
        .O(O3[9]));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h0000FB00)) 
     hold_ff_q_i_1__0
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_stream_rst),
        .O(O4));
LUT4 #(
    .INIT(16'h0020)) 
     \mm2s_dbg_data[5]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_calc_error_pushed),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(mm2s_dbg_data));
LUT6 #(
    .INIT(64'h001000FF00100000)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(n_0_sig_addr_aligned_ireg1_i_2),
        .I3(sig_reset_reg),
        .I4(sig_sm_ld_calc1_reg),
        .I5(n_0_sig_addr_aligned_ireg1_reg),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_addr_aligned_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[6]),
        .I3(sig_mbaa_addr_cntr_slice_im0[7]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(n_0_sig_addr_aligned_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_aligned_ireg1_i_1),
        .Q(n_0_sig_addr_aligned_ireg1_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAAEA)) 
     \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg12_out),
        .I1(p_1_in),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFABFFFF)) 
     \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(sig_sm_halt_reg),
        .I1(I1),
        .I2(hold_ff_q),
        .I3(Din[39]),
        .I4(sig_input_reg_empty),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(O1[24]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(O1[23]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(O1[22]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_6 ));
LUT3 #(
    .INIT(8'hD1)) 
     \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_push_input_reg12_out),
        .I2(O1[21]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_7 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(O1[36]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(O1[35]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(O1[34]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(O1[33]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(O1[28]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(O1[27]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(O1[26]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(O1[25]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(O1[32]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(O1[31]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(O1[30]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(O1[29]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_5 ));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_1_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_2_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_3_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_im0_msh[0]_i_3 }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .S({\n_0_sig_addr_cntr_im0_msh[0]_i_4 ,\n_0_sig_addr_cntr_im0_msh[0]_i_5 ,\n_0_sig_addr_cntr_im0_msh[0]_i_6 ,\n_0_sig_addr_cntr_im0_msh[0]_i_7 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[12]_i_2 ,\n_0_sig_addr_cntr_im0_msh[12]_i_3 ,\n_0_sig_addr_cntr_im0_msh[12]_i_4 ,\n_0_sig_addr_cntr_im0_msh[12]_i_5 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_1_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[4]_i_2 ,\n_0_sig_addr_cntr_im0_msh[4]_i_3 ,\n_0_sig_addr_cntr_im0_msh[4]_i_4 ,\n_0_sig_addr_cntr_im0_msh[4]_i_5 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_1_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[8]_i_2 ,\n_0_sig_addr_cntr_im0_msh[8]_i_3 ,\n_0_sig_addr_cntr_im0_msh[8]_i_4 ,\n_0_sig_addr_cntr_im0_msh[8]_i_5 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(O1[5]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(O1[15]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(O1[16]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(O1[17]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(O1[18]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(O1[19]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_push_input_reg12_out),
        .I1(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(O1[20]),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(O1[6]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(O1[7]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(O1[8]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(O1[9]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(O1[10]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(O1[11]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(O1[12]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(O1[13]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(O1[14]),
        .I1(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .I2(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[7]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[5]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[15]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[16]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[17]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[18]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[19]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[20]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[21]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[22]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[23]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[24]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[6]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[25]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[26]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[27]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[28]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[29]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[30]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[31]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[32]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[33]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[34]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[7]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[35]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[36]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[8]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[9]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[10]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[11]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[12]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[13]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[14]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h8778)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h077FF880)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[3] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'hAA808000)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_2 ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'hF8080000)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_2 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[5] ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ));
LUT6 #(
    .INIT(64'h757F7F7F8A808080)) 
     \sig_adjusted_addr_incr_ireg2[6]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[6]_i_1 ));
LUT4 #(
    .INIT(16'h7F80)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_1 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_1 ));
LUT6 #(
    .INIT(64'hF808000000000000)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[6]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_1 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h808080FF80808000)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(n_0_sig_brst_cnt_eq_one_ireg1_i_2__0),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_i_3),
        .I2(n_0_sig_brst_cnt_eq_one_ireg1_i_4),
        .I3(sig_reset_reg),
        .I4(sig_sm_ld_calc1_reg),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT4 #(
    .INIT(16'h0001)) 
     sig_brst_cnt_eq_one_ireg1_i_2__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[16] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     sig_brst_cnt_eq_one_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I3(sig_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[10] ),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_one_ireg1_i_4
       (.I0(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[19] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[12] ),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .Q(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h01000000)) 
     sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_2),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0),
        .O(sig_brst_cnt_eq_zero_im0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
LUT4 #(
    .INIT(16'hAA3C)) 
     \sig_btt_cntr_im0[0]_i_1 
       (.I0(O1[0]),
        .I1(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I2(sig_addr_cntr_incr_ireg2[0]),
        .I3(sig_push_input_reg12_out),
        .O(\n_0_sig_btt_cntr_im0[0]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[15] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[14] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[13] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[12] ),
        .O(\n_0_sig_btt_cntr_im0[15]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[18] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[17] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[16] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_6 ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_btt_cntr_im0[22]_i_1 
       (.I0(sig_push_input_reg12_out),
        .I1(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_btt_cntr_im0[22]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(\n_0_sig_btt_cntr_im0[0]_i_1 ),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[9]),
        .Q(\n_0_sig_btt_cntr_im0_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[10]),
        .Q(\n_0_sig_btt_cntr_im0_reg[11] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[11] ,\n_0_sig_btt_cntr_im0_reg[10] ,\n_0_sig_btt_cntr_im0_reg[9] ,\n_0_sig_btt_cntr_im0_reg[8] }),
        .O(sig_btt_cntr_im00[10:7]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3 ,\n_0_sig_btt_cntr_im0[11]_i_4 ,\n_0_sig_btt_cntr_im0[11]_i_5 ,\n_0_sig_btt_cntr_im0[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[11]),
        .Q(\n_0_sig_btt_cntr_im0_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[12]),
        .Q(\n_0_sig_btt_cntr_im0_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[13]),
        .Q(\n_0_sig_btt_cntr_im0_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[14]),
        .Q(\n_0_sig_btt_cntr_im0_reg[15] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[15]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[15]_i_2 ,\n_1_sig_btt_cntr_im0_reg[15]_i_2 ,\n_2_sig_btt_cntr_im0_reg[15]_i_2 ,\n_3_sig_btt_cntr_im0_reg[15]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[15] ,\n_0_sig_btt_cntr_im0_reg[14] ,\n_0_sig_btt_cntr_im0_reg[13] ,\n_0_sig_btt_cntr_im0_reg[12] }),
        .O(sig_btt_cntr_im00[14:11]),
        .S({\n_0_sig_btt_cntr_im0[15]_i_3 ,\n_0_sig_btt_cntr_im0[15]_i_4 ,\n_0_sig_btt_cntr_im0[15]_i_5 ,\n_0_sig_btt_cntr_im0[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[15]),
        .Q(\n_0_sig_btt_cntr_im0_reg[16] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[16]),
        .Q(\n_0_sig_btt_cntr_im0_reg[17] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[17]),
        .Q(\n_0_sig_btt_cntr_im0_reg[18] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[18]),
        .Q(\n_0_sig_btt_cntr_im0_reg[19] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[19]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[15]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[19]_i_2 ,\n_1_sig_btt_cntr_im0_reg[19]_i_2 ,\n_2_sig_btt_cntr_im0_reg[19]_i_2 ,\n_3_sig_btt_cntr_im0_reg[19]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[19] ,\n_0_sig_btt_cntr_im0_reg[18] ,\n_0_sig_btt_cntr_im0_reg[17] ,\n_0_sig_btt_cntr_im0_reg[16] }),
        .O(sig_btt_cntr_im00[18:15]),
        .S({\n_0_sig_btt_cntr_im0[19]_i_3 ,\n_0_sig_btt_cntr_im0[19]_i_4 ,\n_0_sig_btt_cntr_im0[19]_i_5 ,\n_0_sig_btt_cntr_im0[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[0]),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[19]),
        .Q(\n_0_sig_btt_cntr_im0_reg[20] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[20]),
        .Q(\n_0_sig_btt_cntr_im0_reg[21] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[21]),
        .Q(\n_0_sig_btt_cntr_im0_reg[22] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[22]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[19]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_im0_reg[22]_i_3 ,\n_3_sig_btt_cntr_im0_reg[22]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_sig_btt_cntr_im0_reg[21] ,\n_0_sig_btt_cntr_im0_reg[20] }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED [3],sig_btt_cntr_im00[21:19]}),
        .S({\<const0> ,\n_0_sig_btt_cntr_im0[22]_i_4 ,\n_0_sig_btt_cntr_im0[22]_i_5 ,\n_0_sig_btt_cntr_im0[22]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[1]),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[2]),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(\<const1> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O({sig_btt_cntr_im00[2:0],\NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3 ,\n_0_sig_btt_cntr_im0[3]_i_4 ,\n_0_sig_btt_cntr_im0[3]_i_5 ,\n_0_sig_btt_cntr_im0[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[3]),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[4]),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[5]),
        .Q(\n_0_sig_btt_cntr_im0_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[6]),
        .Q(\n_0_sig_btt_cntr_im0_reg[7] ),
        .R(sig_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[7] ,\n_0_sig_btt_cntr_im0_reg[6] ,\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[6:3]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3 ,\n_0_sig_btt_cntr_im0[7]_i_4 ,\n_0_sig_btt_cntr_im0[7]_i_5 ,\n_0_sig_btt_cntr_im0[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[7]),
        .Q(\n_0_sig_btt_cntr_im0_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(D[8]),
        .Q(\n_0_sig_btt_cntr_im0_reg[9] ),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_2),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0),
        .I5(sig_btt_eq_b2mbaa_im01),
        .O(sig_btt_eq_b2mbaa_im0));
LUT5 #(
    .INIT(32'h10868600)) 
     sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[7]),
        .I4(\n_0_sig_btt_cntr_im0_reg[7] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ),
        .I5(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4));
LUT6 #(
    .INIT(64'h0210084020048001)) 
     sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_2
       (.CI(\<const0> ),
        .CO({NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED[3],sig_btt_eq_b2mbaa_im01,n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\<const0> ,n_0_sig_btt_eq_b2mbaa_ireg1_i_3,n_0_sig_btt_eq_b2mbaa_ireg1_i_4,n_0_sig_btt_eq_b2mbaa_ireg1_i_5}));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ),
        .I3(\n_0_sig_btt_cntr_im0_reg[5] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10));
LUT6 #(
    .INIT(64'h0001666866680001)) 
     sig_btt_lt_b2mbaa_ireg1_i_11
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\n_0_sig_btt_cntr_im0_reg[3] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_11));
LUT4 #(
    .INIT(16'h1881)) 
     sig_btt_lt_b2mbaa_ireg1_i_12
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_12));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_2),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0),
        .I5(sig_btt_lt_b2mbaa_im01),
        .O(sig_btt_lt_b2mbaa_im0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_lt_b2mbaa_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[8] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[9] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_lt_b2mbaa_ireg1_i_3__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[16] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[19] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0));
LUT5 #(
    .INIT(32'h17033F17)) 
     sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5));
LUT4 #(
    .INIT(16'h2F02)) 
     sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6));
LUT6 #(
    .INIT(64'h0101011337373770)) 
     sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7));
LUT4 #(
    .INIT(16'h1370)) 
     sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8));
LUT5 #(
    .INIT(32'h48122048)) 
     sig_btt_lt_b2mbaa_ireg1_i_9__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_4
       (.CI(\<const0> ),
        .CO({sig_btt_lt_b2mbaa_im01,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_4,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_4,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_4}),
        .CYINIT(\<const0> ),
        .DI({n_0_sig_btt_lt_b2mbaa_ireg1_i_5,n_0_sig_btt_lt_b2mbaa_ireg1_i_6,n_0_sig_btt_lt_b2mbaa_ireg1_i_7,n_0_sig_btt_lt_b2mbaa_ireg1_i_8}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_4_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_10,n_0_sig_btt_lt_b2mbaa_ireg1_i_11,n_0_sig_btt_lt_b2mbaa_ireg1_i_12}));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'h1E)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'h01FE)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h0001FFFE)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h4B)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \sig_bytes_to_mbaa_ireg1[8]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_bytes_to_mbaa_ireg1[8]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1__0 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'h0000EAAA)) 
     sig_calc_error_pushed_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(Din[39]),
        .I4(sig_reset_reg),
        .O(n_0_sig_calc_error_pushed_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_calc_error_pushed_i_1),
        .Q(sig_calc_error_pushed),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'hBAB8)) 
     sig_calc_error_reg_i_1
       (.I0(I2),
        .I1(sig_reset_reg),
        .I2(Din[39]),
        .I3(sig_push_input_reg12_out),
        .O(n_0_sig_calc_error_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_calc_error_reg_i_1),
        .Q(Din[39]),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CFAA)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(I5),
        .I2(sig_inhibit_rdy_n_1),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_reset_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CFAA)) 
     sig_cmd2data_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(I4),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000F0FF8888)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(I3),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_reset_reg),
        .O(n_0_sig_cmd2dre_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_cmd2dre_valid_i_2
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_mstr2sf_cmd_valid),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(sig_finish_addr_offset_im1[0]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h8778)) 
     \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
LUT6 #(
    .INIT(64'hCF004500CFCF4544)) 
     sig_first_xfer_im0_i_2
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(sig_clr_cmd2addr_valid),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_clr_cmd2data_valid),
        .I4(sig_clr_cmd2dre_valid),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_pop_xfer_reg0_out));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[1]),
        .Q(Din[38]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[4]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_dsa_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[2]),
        .Q(O2[0]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[3]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_pop_input_reg),
        .I3(sig_reset_reg),
        .I4(sig_calc_error_pushed),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hFE)) 
     \sig_input_tag_reg[3]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_reset_reg),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
LUT5 #(
    .INIT(32'h00002220)) 
     \sig_input_tag_reg[3]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(Din[39]),
        .I2(hold_ff_q),
        .I3(I1),
        .I4(sig_sm_halt_reg),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[37]),
        .Q(O3[0]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[38]),
        .Q(O3[1]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[39]),
        .Q(O3[2]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg12_out),
        .D(O1[40]),
        .Q(O3[3]),
        .R(sig_input_cache_type_reg0));
LUT6 #(
    .INIT(64'h0000000000FF1010)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000000ABAA)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(n_0_sig_no_btt_residue_ireg1_i_2),
        .I4(sig_no_btt_residue_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I3(sig_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[6] ),
        .O(n_0_sig_no_btt_residue_ireg1_i_2));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_no_btt_residue_ireg1_i_3
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_calc1_reg),
        .O(sig_no_btt_residue_ireg1));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_no_btt_residue_ireg1_i_1),
        .Q(n_0_sig_no_btt_residue_ireg1_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_reset_reg),
        .O(n_0_sig_parent_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_parent_done_i_1),
        .Q(sig_parent_done),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hEEAAABFFFFAAABFF)) 
     \sig_pcc_sm_state[0]_i_1 
       (.I0(\n_0_sig_pcc_sm_state[0]_i_2 ),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_push_input_reg12_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_pop_xfer_reg0_out),
        .O(sig_pcc_sm_state_ns[0]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'h5455)) 
     \sig_pcc_sm_state[0]_i_2 
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_calc_error_pushed),
        .I2(sig_parent_done),
        .I3(sig_pcc_sm_state[1]),
        .O(\n_0_sig_pcc_sm_state[0]_i_2 ));
LUT6 #(
    .INIT(64'hEFBAEEBAEBBAEABA)) 
     \sig_pcc_sm_state[1]_i_1 
       (.I0(\n_0_sig_pcc_sm_state[1]_i_2 ),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_push_input_reg12_out),
        .I5(sig_pop_xfer_reg0_out),
        .O(sig_pcc_sm_state_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h8088)) 
     \sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_calc_error_pushed),
        .I3(sig_parent_done),
        .O(\n_0_sig_pcc_sm_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'hEAF0)) 
     \sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_calc_error_pushed),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .O(sig_pcc_sm_state_ns[2]));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_pcc_sm_state_ns[0]),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_pcc_sm_state_ns[1]),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_pcc_sm_state_ns[2]),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_reset_reg));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[0] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[10] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[11] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[12] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[13] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[14] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[1] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[2] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[3] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[4] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[5] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[6] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[7] ),
        .R(sig_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[7:4]),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[8] ),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\n_0_sig_predict_addr_lsh_ireg3_reg[9] ),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'hA181)) 
     sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
LUT6 #(
    .INIT(64'h0008000800083008)) 
     sig_sm_ld_calc1_reg_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'h40)) 
     sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
LUT5 #(
    .INIT(32'h00000ACA)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(sig_sm_ld_calc2_reg),
        .I3(sig_addr_incr_ge_bpdb_im1),
        .I4(sig_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT5 #(
    .INIT(32'h00000ACA)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I2(sig_sm_ld_calc2_reg),
        .I3(sig_addr_incr_ge_bpdb_im1),
        .I4(sig_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
LUT5 #(
    .INIT(32'h0000FAD8)) 
     \sig_strbgen_bytes_ireg2[2]_i_1__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_strbgen_bytes_ireg2[2]),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I4(sig_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_strbgen_bytes_ireg2[2]_i_2__0 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2[2]_i_3__0 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .O(sig_addr_incr_ge_bpdb_im1));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'hFFEF00EF)) 
     \sig_strbgen_bytes_ireg2[2]_i_3__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\n_0_sig_btt_cntr_im0_reg[7] ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_3__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1__0 ),
        .Q(sig_strbgen_bytes_ireg2[2]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_xfer_end_strb_im2));
LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\<const1> ),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[1]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_end_strb_im2),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[3]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
LUT6 #(
    .INIT(64'h0440FFFF04400000)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_i_2),
        .I2(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .I4(n_0_sig_xfer_len_eq_0_ireg3_i_3),
        .I5(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
LUT6 #(
    .INIT(64'h0000000000000014)) 
     sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_i_4),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I4(sig_reset_reg),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_2));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_xfer_len_eq_0_ireg3_i_3
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_calc3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_3));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_xfer_len_eq_0_ireg3_i_4
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .Q(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'hFF3A)) 
     sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_reset_reg),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h00FA7FF8)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[0]),
        .I2(sig_strbgen_bytes_ireg2[2]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h7E7A78F8)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[1]),
        .I2(sig_strbgen_bytes_ireg2[2]),
        .I3(sig_strbgen_bytes_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[1]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[2]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[3]_i_1 ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module axi_sdi_fb_datamoveraxi_datamover_pcc__parameterized0
   (sig_mmap_reset_reg,
    sig_sm_halt_reg,
    p_27_out,
    sig_push_input_reg12_out,
    Din,
    sig_calc_error_pushed,
    sig_btt_cntr_im00,
    ram_valid_i,
    sig_input_reg_empty,
    O1,
    p_9_out,
    p_22_out,
    p_11_out,
    O2,
    s2mm_dbg_data,
    O3,
    O4,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd2mstr_command,
    I1,
    I2,
    hold_ff_q,
    sig_afifo_empty,
    D,
    sig_wr_fifo,
    sig_wr_fifo_0,
    I3,
    s2mm_dbg_sel,
    I4,
    I5,
    I6,
    sig_inhibit_rdy_n,
    sig_wr_fifo_1);
  output sig_mmap_reset_reg;
  output sig_sm_halt_reg;
  output [0:0]p_27_out;
  output sig_push_input_reg12_out;
  output [27:0]Din;
  output sig_calc_error_pushed;
  output [21:0]sig_btt_cntr_im00;
  output ram_valid_i;
  output sig_input_reg_empty;
  output O1;
  output p_9_out;
  output p_22_out;
  output p_11_out;
  output [18:0]O2;
  output [7:0]s2mm_dbg_data;
  output [29:0]O3;
  output O4;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [38:0]sig_cmd2mstr_command;
  input I1;
  input I2;
  input hold_ff_q;
  input sig_afifo_empty;
  input [21:0]D;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input I3;
  input [0:0]s2mm_dbg_sel;
  input I4;
  input I5;
  input I6;
  input sig_inhibit_rdy_n;
  input sig_wr_fifo_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [21:0]D;
  wire [27:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire [18:0]O2;
  wire [29:0]O3;
  wire O4;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_addr_aligned_ireg1_i_1__0;
  wire n_0_sig_addr_aligned_ireg1_reg;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_6__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_7__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[10] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[11] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[8] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[9] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[4]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[6] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7] ;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1__0;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_2;
  wire n_0_sig_brst_cnt_eq_one_ireg1_reg;
  wire \n_0_sig_btt_cntr_im0[11]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_13;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_14;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_2__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_3;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9;
  wire \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[0] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[1] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[2] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[4] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[5] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[6] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[7] ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[8] ;
  wire n_0_sig_calc_error_pushed_i_1__0;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0 ;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_first_xfer_im0_i_2__0;
  wire n_0_sig_input_reg_empty_i_1;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1__0;
  wire n_0_sig_no_btt_residue_ireg1_i_2__0;
  wire n_0_sig_no_btt_residue_ireg1_reg;
  wire n_0_sig_parent_done_i_1__0;
  wire \n_0_sig_pcc_sm_state[0]_i_2__0 ;
  wire \n_0_sig_pcc_sm_state[1]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_0_sig_s2mm_wr_len[5]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_2 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_3 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_4 ;
  wire \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0 ;
  wire \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0 ;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1__0;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_2__0;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_3__0;
  wire n_0_sig_xfer_len_eq_0_ireg3_reg;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_0_sig_xfer_strt_strb_ireg3[1]_i_1__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[2]_i_1__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[3]_i_1__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[22]_i_3__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[22]_i_3__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire p_11_out;
  wire p_1_in;
  wire [0:0]p_1_in__0;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_9_out;
  wire ram_valid_i;
  wire [7:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [8:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_afifo_empty;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire [38:0]sig_cmd2mstr_command;
  wire [1:1]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [7:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire [2:0]sig_pcc_sm_state;
  wire [2:0]sig_pcc_sm_state_ns;
  wire [15:0]sig_predict_addr_lsh_im2__0;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:0]sig_strbgen_bytes_ireg2;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire sig_wr_fifo_1;
  wire [2:2]sig_xfer_end_strb_im2;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [0:0]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(O2[12]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(O2[11]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(O2[10]));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(Din[27]),
        .I1(sig_last_xfer_valid_im1),
        .O(Din[26]));
LUT6 #(
    .INIT(64'h88888888F0F0F000)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 
       (.I0(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .I1(n_0_sig_addr_aligned_ireg1_reg),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(sig_last_xfer_valid_im1));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(O3[29]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(O3[28]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(O3[27]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(O3[26]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(O3[25]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(O3[24]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(O3[23]));
LUT6 #(
    .INIT(64'h0155ABFFABFFABFF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(n_0_sig_no_btt_residue_ireg1_reg),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(n_0_sig_addr_aligned_ireg1_reg),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(O2[18]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(O3[22]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(O3[21]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(O3[20]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(O3[19]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(O3[18]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(O3[17]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(O3[16]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(O3[15]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(O3[14]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(p_1_in),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(O3[13]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(O3[12]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(O3[11]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(O3[10]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(O3[9]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(O3[8]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(O3[7]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(O3[6]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(O3[5]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(O3[4]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(O3[3]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(O3[2]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(O3[1]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(O3[0]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(Din[1]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(Din[0]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_last_xfer_valid_im1),
        .O(O2[17]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_last_xfer_valid_im1),
        .O(O2[16]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_last_xfer_valid_im1),
        .O(O2[15]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'hBF80BFBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_last_xfer_valid_im1),
        .O(O2[14]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(O2[13]));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h00000000040404FF)) 
     \gv.ram_valid_d1_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(I2),
        .I4(hold_ff_q),
        .I5(sig_afifo_empty),
        .O(ram_valid_i));
LUT5 #(
    .INIT(32'h0000FB00)) 
     hold_ff_q_i_1__4
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(I4),
        .I4(I5),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT4 #(
    .INIT(16'hE1FF)) 
     \s2mm_dbg_data[22]_INST_0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(s2mm_dbg_sel),
        .O(s2mm_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'hFE01FFFF)) 
     \s2mm_dbg_data[23]_INST_0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I4(s2mm_dbg_sel),
        .O(s2mm_dbg_data[2]));
LUT6 #(
    .INIT(64'hFFFE000100000000)) 
     \s2mm_dbg_data[24]_INST_0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I5(s2mm_dbg_sel),
        .O(s2mm_dbg_data[3]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[25]_INST_0 
       (.I0(O2[7]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[4]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[26]_INST_0 
       (.I0(O2[8]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[5]));
LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[27]_INST_0 
       (.I0(O2[9]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[6]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[30]_INST_0 
       (.I0(p_11_out),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[7]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     \s2mm_dbg_data[5]_INST_0 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(s2mm_dbg_sel),
        .O(s2mm_dbg_data[0]));
LUT6 #(
    .INIT(64'h000001010000FF00)) 
     sig_addr_aligned_ireg1_i_1__0
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .I3(n_0_sig_addr_aligned_ireg1_reg),
        .I4(sig_mmap_reset_reg),
        .I5(sig_sm_ld_calc1_reg),
        .O(n_0_sig_addr_aligned_ireg1_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_aligned_ireg1_i_1__0),
        .Q(n_0_sig_addr_aligned_ireg1_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAABA)) 
     \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_push_input_reg12_out),
        .I1(n_0_sig_first_xfer_im0_i_2__0),
        .I2(p_1_in),
        .I3(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFABFFFF)) 
     \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(Din[27]),
        .I1(hold_ff_q),
        .I2(I2),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(sig_cmd2mstr_command[22]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_4__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(sig_cmd2mstr_command[21]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_5__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(sig_cmd2mstr_command[20]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_6__0 ));
LUT3 #(
    .INIT(8'hD1)) 
     \sig_addr_cntr_im0_msh[0]_i_7__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_cmd2mstr_command[19]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_7__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(sig_cmd2mstr_command[34]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(sig_cmd2mstr_command[33]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_3__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(sig_cmd2mstr_command[32]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_4__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(sig_cmd2mstr_command[31]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_5__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(sig_cmd2mstr_command[26]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(sig_cmd2mstr_command[25]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_3__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(sig_cmd2mstr_command[24]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_4__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(sig_cmd2mstr_command[23]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_5__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(sig_cmd2mstr_command[30]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(sig_cmd2mstr_command[29]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_3__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(sig_cmd2mstr_command[28]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_4__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(sig_cmd2mstr_command[27]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_5__0 ));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_im0_msh[0]_i_3__0 }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[0]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_5__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_6__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_7__0 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_5__0 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_5__0 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_5__0 }));
(* counter = "20" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'hF808)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[2]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'hF808)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[3]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'hF808)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[4]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(Din[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ));
LUT4 #(
    .INIT(16'hF088)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(sig_first_xfer_im0),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I2(Din[6]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(Din[7]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(Din[8]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ));
LUT4 #(
    .INIT(16'hB888)) 
     \sig_addr_cntr_incr_ireg2[7]_i_1__0 
       (.I0(Din[9]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .O(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \sig_addr_cntr_incr_ireg2[8]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .I2(sig_first_xfer_im0),
        .O(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(sig_cmd2mstr_command[3]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[0]),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(sig_cmd2mstr_command[13]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[10]),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(sig_cmd2mstr_command[14]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[11]),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(sig_cmd2mstr_command[15]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[12]),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(sig_cmd2mstr_command[16]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[13]),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(sig_cmd2mstr_command[17]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[14]),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ));
LUT6 #(
    .INIT(64'h00540000FFFFFFFF)) 
     \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(Din[27]),
        .I1(hold_ff_q),
        .I2(I2),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(n_0_sig_first_xfer_im0_i_2__0),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(sig_cmd2mstr_command[18]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(sig_cmd2mstr_command[4]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[1]),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(sig_cmd2mstr_command[5]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[2]),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(sig_cmd2mstr_command[6]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[3]),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(sig_cmd2mstr_command[7]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[4]),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(sig_cmd2mstr_command[8]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[5]),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(sig_cmd2mstr_command[9]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[6]),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(sig_cmd2mstr_command[10]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[7]),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(sig_cmd2mstr_command[11]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[8]),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(sig_cmd2mstr_command[12]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_predict_addr_lsh_ireg3__0[9]),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ),
        .Q(p_1_in),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[3]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[13]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[14]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[15]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[16]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[17]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[18]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[19]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[20]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[21]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[22]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[4]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[23]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[24]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[25]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[26]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[27]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[28]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[29]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[30]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[31]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[32]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[5]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[33]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[34]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[6]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[7]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[8]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[9]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[10]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[11]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[12]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(Din[2]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h656A6A6A9A959595)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(Din[3]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'h07F7FFFF)) 
     \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'hF80807F7)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[4]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h002AAA2AAABFFFBF)) 
     \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(Din[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[5]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_2__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h2777D888D888D888)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(Din[6]),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_2__0 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'h0000F808)) 
     \sig_adjusted_addr_incr_ireg2[4]_i_2__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[4]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[7]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0020202200000000)) 
     \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .I1(\n_0_sig_strbgen_bytes_ireg2[2]_i_3 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\n_0_sig_strbgen_bytes_ireg2[1]_i_2 ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h07F7F808)) 
     \sig_adjusted_addr_incr_ireg2[6]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[8]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_1__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[9]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'hF8080000)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_2__0 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(Din[7]),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_2 ),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[6]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_1__0 ),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'h222F2220)) 
     sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_2__0),
        .I1(n_0_sig_brst_cnt_eq_one_ireg1_i_2),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1__0));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     sig_brst_cnt_eq_one_ireg1_i_2
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .I1(sig_mmap_reset_reg),
        .I2(Din[10]),
        .I3(Din[14]),
        .I4(Din[21]),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_brst_cnt_eq_one_ireg1_i_1__0),
        .Q(n_0_sig_brst_cnt_eq_one_ireg1_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000002)) 
     sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_2__0),
        .I1(Din[10]),
        .I2(Din[21]),
        .I3(Din[14]),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .O(sig_brst_cnt_eq_zero_im0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_btt_cntr_im0[0]_i_1__0 
       (.I0(sig_cmd2mstr_command[0]),
        .I1(sig_push_input_reg12_out),
        .I2(Din[2]),
        .I3(sig_addr_cntr_incr_ireg2[0]),
        .O(p_1_in__0));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_3__0 
       (.I0(Din[13]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_4__0 
       (.I0(Din[12]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[11]_i_5__0 
       (.I0(Din[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6__0 
       (.I0(Din[10]),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_3__0 
       (.I0(Din[17]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_4__0 
       (.I0(Din[16]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_5__0 
       (.I0(Din[15]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[15]_i_6__0 
       (.I0(Din[14]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_6__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_3__0 
       (.I0(Din[21]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_4__0 
       (.I0(Din[20]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_5__0 
       (.I0(Din[19]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_6__0 
       (.I0(Din[18]),
        .O(\n_0_sig_btt_cntr_im0[19]_i_6__0 ));
LUT6 #(
    .INIT(64'h00540000FFFFFFFF)) 
     \sig_btt_cntr_im0[22]_i_1__0 
       (.I0(Din[27]),
        .I1(hold_ff_q),
        .I2(I2),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(n_0_sig_first_xfer_im0_i_2__0),
        .O(\n_0_sig_btt_cntr_im0[22]_i_1__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_4__0 
       (.I0(Din[24]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_5__0 
       (.I0(Din[23]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_6__0 
       (.I0(Din[22]),
        .O(\n_0_sig_btt_cntr_im0[22]_i_6__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3__0 
       (.I0(Din[5]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4__0 
       (.I0(Din[4]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5__0 
       (.I0(Din[3]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6__0 
       (.I0(Din[2]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3__0 
       (.I0(Din[9]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4__0 
       (.I0(Din[8]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5__0 
       (.I0(Din[7]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6__0 
       (.I0(Din[6]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0),
        .Q(Din[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[9]),
        .Q(Din[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[10]),
        .Q(Din[13]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI(Din[13:10]),
        .O(sig_btt_cntr_im00[10:7]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3__0 ,\n_0_sig_btt_cntr_im0[11]_i_4__0 ,\n_0_sig_btt_cntr_im0[11]_i_5__0 ,\n_0_sig_btt_cntr_im0[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[11]),
        .Q(Din[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[12]),
        .Q(Din[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[13]),
        .Q(Din[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[14]),
        .Q(Din[17]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[15]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[15]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[15]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[15]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[15]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI(Din[17:14]),
        .O(sig_btt_cntr_im00[14:11]),
        .S({\n_0_sig_btt_cntr_im0[15]_i_3__0 ,\n_0_sig_btt_cntr_im0[15]_i_4__0 ,\n_0_sig_btt_cntr_im0[15]_i_5__0 ,\n_0_sig_btt_cntr_im0[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[15]),
        .Q(Din[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[16]),
        .Q(Din[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[17]),
        .Q(Din[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[18]),
        .Q(Din[21]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[19]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[15]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[19]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[19]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[19]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[19]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI(Din[21:18]),
        .O(sig_btt_cntr_im00[18:15]),
        .S({\n_0_sig_btt_cntr_im0[19]_i_3__0 ,\n_0_sig_btt_cntr_im0[19]_i_4__0 ,\n_0_sig_btt_cntr_im0[19]_i_5__0 ,\n_0_sig_btt_cntr_im0[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[0]),
        .Q(Din[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[19]),
        .Q(Din[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[20]),
        .Q(Din[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[21]),
        .Q(Din[24]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[22]_i_3__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[19]_i_2__0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_im0_reg[22]_i_3__0 ,\n_3_sig_btt_cntr_im0_reg[22]_i_3__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,Din[23:22]}),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED [3],sig_btt_cntr_im00[21:19]}),
        .S({\<const0> ,\n_0_sig_btt_cntr_im0[22]_i_4__0 ,\n_0_sig_btt_cntr_im0[22]_i_5__0 ,\n_0_sig_btt_cntr_im0[22]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[1]),
        .Q(Din[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[2]),
        .Q(Din[5]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2__0 }),
        .CYINIT(\<const1> ),
        .DI(Din[5:2]),
        .O({sig_btt_cntr_im00[2:0],\NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3__0 ,\n_0_sig_btt_cntr_im0[3]_i_4__0 ,\n_0_sig_btt_cntr_im0[3]_i_5__0 ,\n_0_sig_btt_cntr_im0[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[3]),
        .Q(Din[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[4]),
        .Q(Din[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[5]),
        .Q(Din[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[6]),
        .Q(Din[9]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI(Din[9:6]),
        .O(sig_btt_cntr_im00[6:3]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3__0 ,\n_0_sig_btt_cntr_im0[7]_i_4__0 ,\n_0_sig_btt_cntr_im0[7]_i_5__0 ,\n_0_sig_btt_cntr_im0[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[7]),
        .Q(Din[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(D[8]),
        .Q(Din[11]),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_2__0),
        .I1(Din[10]),
        .I2(Din[21]),
        .I3(Din[14]),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .I5(sig_btt_eq_b2mbaa_im01),
        .O(sig_btt_eq_b2mbaa_im0));
LUT5 #(
    .INIT(32'h14284280)) 
     sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(Din[9]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[6]),
        .I3(sig_mbaa_addr_cntr_slice_im0[7]),
        .I4(Din[8]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0));
LUT6 #(
    .INIT(64'h2222222888888882)) 
     sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(n_0_sig_btt_eq_b2mbaa_ireg1_i_6),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(Din[5]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0));
LUT6 #(
    .INIT(64'h0006600060000009)) 
     sig_btt_eq_b2mbaa_ireg1_i_5__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(Din[4]),
        .I2(Din[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(Din[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0));
LUT5 #(
    .INIT(32'h06606009)) 
     sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(Din[7]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_14),
        .I4(Din[6]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_2__0
       (.CI(\<const0> ),
        .CO({NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED[3],sig_btt_eq_b2mbaa_im01,n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({\<const0> ,n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0,n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0,n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0}));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(n_0_sig_btt_lt_b2mbaa_ireg1_i_2__0),
        .I1(Din[10]),
        .I2(Din[21]),
        .I3(Din[14]),
        .I4(n_0_sig_btt_lt_b2mbaa_ireg1_i_3),
        .I5(sig_btt_lt_b2mbaa_im01),
        .O(sig_btt_lt_b2mbaa_im0));
LUT5 #(
    .INIT(32'h14284280)) 
     sig_btt_lt_b2mbaa_ireg1_i_10__0
       (.I0(Din[9]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[6]),
        .I3(sig_mbaa_addr_cntr_slice_im0[7]),
        .I4(Din[8]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0));
LUT5 #(
    .INIT(32'h06606009)) 
     sig_btt_lt_b2mbaa_ireg1_i_11__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(Din[7]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_14),
        .I4(Din[6]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0));
LUT6 #(
    .INIT(64'h1112222444488881)) 
     sig_btt_lt_b2mbaa_ireg1_i_12__0
       (.I0(Din[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(Din[5]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0));
LUT4 #(
    .INIT(16'h6009)) 
     sig_btt_lt_b2mbaa_ireg1_i_13
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(Din[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(Din[2]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_13));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_14
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_14));
LUT3 #(
    .INIT(8'h10)) 
     sig_btt_lt_b2mbaa_ireg1_i_2__0
       (.I0(Din[23]),
        .I1(Din[24]),
        .I2(n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_2__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_3
       (.I0(Din[17]),
        .I1(Din[13]),
        .I2(Din[22]),
        .I3(Din[18]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_btt_lt_b2mbaa_ireg1_i_5__0
       (.I0(Din[20]),
        .I1(Din[19]),
        .I2(Din[11]),
        .I3(Din[12]),
        .I4(Din[15]),
        .I5(Din[16]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0));
LUT5 #(
    .INIT(32'h0157157F)) 
     sig_btt_lt_b2mbaa_ireg1_i_6__0
       (.I0(Din[9]),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .I2(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[7]),
        .I4(Din[8]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0));
LUT5 #(
    .INIT(32'h0154157C)) 
     sig_btt_lt_b2mbaa_ireg1_i_7__0
       (.I0(Din[7]),
        .I1(sig_mbaa_addr_cntr_slice_im0[4]),
        .I2(n_0_sig_btt_lt_b2mbaa_ireg1_i_14),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(Din[6]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0));
LUT6 #(
    .INIT(64'h000155541115777C)) 
     sig_btt_lt_b2mbaa_ireg1_i_8__0
       (.I0(Din[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(Din[4]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0));
LUT4 #(
    .INIT(16'h1474)) 
     sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(Din[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(Din[2]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_4__0
       (.CI(\<const0> ),
        .CO({sig_btt_lt_b2mbaa_im01,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0}),
        .CYINIT(\<const0> ),
        .DI({n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_9}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_4__0_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_13}));
LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'h56)) 
     \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h5556)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'h55555556)) 
     \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'h1E)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .I2(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_bytes_to_mbaa_ireg1[8]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[1]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[2]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[4]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[5]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[6]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[7] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\n_0_sig_bytes_to_mbaa_ireg1[8]_i_1 ),
        .Q(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h0000EAAA)) 
     sig_calc_error_pushed_i_1__0
       (.I0(sig_calc_error_pushed),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(Din[27]),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_calc_error_pushed_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_calc_error_pushed_i_1__0),
        .Q(sig_calc_error_pushed),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAAABBBAAAAAAAAA)) 
     sig_calc_error_reg_i_6
       (.I0(sig_mmap_reset_reg),
        .I1(Din[27]),
        .I2(hold_ff_q),
        .I3(I2),
        .I4(sig_sm_halt_reg),
        .I5(sig_input_reg_empty),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(Din[27]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_cmd2addr_valid_i_1
       (.I0(p_22_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(p_22_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     sig_cmd2data_valid_i_1
       (.I0(p_11_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_1),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(p_11_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000F808F8F8)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(p_9_out),
        .I3(I6),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2dre_valid_i_1));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_cmd2dre_valid_i_2__0
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(p_9_out),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'h556AAA6A)) 
     \sig_finish_addr_offset_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(Din[2]),
        .O(\n_0_sig_finish_addr_offset_ireg2[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h656A6A6A9A959595)) 
     \sig_finish_addr_offset_ireg2[1]_i_1__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2[1]_i_2 ),
        .I1(Din[3]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_finish_addr_offset_ireg2[0]_i_1__0 ),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h00E0)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(n_0_sig_first_xfer_im0_i_2__0),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
LUT6 #(
    .INIT(64'hFFFF22F322F222F3)) 
     sig_first_xfer_im0_i_2__0
       (.I0(p_9_out),
        .I1(sig_wr_fifo),
        .I2(p_22_out),
        .I3(sig_wr_fifo_0),
        .I4(p_11_out),
        .I5(I3),
        .O(n_0_sig_first_xfer_im0_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[1]),
        .Q(p_27_out),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[2]),
        .Q(Din[25]),
        .R(sig_input_cache_type_reg0));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_mmap_reset_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hFE)) 
     \sig_input_tag_reg[3]_i_1__0 
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_mmap_reset_reg),
        .O(sig_input_cache_type_reg0));
LUT5 #(
    .INIT(32'h00002220)) 
     \sig_input_tag_reg[3]_i_2__0 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(I2),
        .I3(hold_ff_q),
        .I4(Din[27]),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[35]),
        .Q(O2[0]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[36]),
        .Q(O2[1]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[37]),
        .Q(O2[2]),
        .R(sig_input_cache_type_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_input_tag_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg12_out),
        .D(sig_cmd2mstr_command[38]),
        .Q(O2[3]),
        .R(sig_input_cache_type_reg0));
LUT6 #(
    .INIT(64'h000000000004FF04)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AABA0000)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(n_0_sig_first_xfer_im0_i_2__0),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_mmap_reset_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
     sig_no_btt_residue_ireg1_i_1__0
       (.I0(Din[2]),
        .I1(Din[3]),
        .I2(Din[4]),
        .I3(n_0_sig_no_btt_residue_ireg1_i_2__0),
        .I4(sig_no_btt_residue_ireg1),
        .I5(n_0_sig_no_btt_residue_ireg1_reg),
        .O(n_0_sig_no_btt_residue_ireg1_i_1__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2__0
       (.I0(Din[6]),
        .I1(Din[7]),
        .I2(Din[5]),
        .I3(sig_mmap_reset_reg),
        .I4(Din[9]),
        .I5(Din[8]),
        .O(n_0_sig_no_btt_residue_ireg1_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_no_btt_residue_ireg1_i_3__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_sm_ld_calc1_reg),
        .O(sig_no_btt_residue_ireg1));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_no_btt_residue_ireg1_i_1__0),
        .Q(n_0_sig_no_btt_residue_ireg1_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1__0
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_parent_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_parent_done_i_1__0),
        .Q(sig_parent_done),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF0A30003F0A3FFFF)) 
     \sig_pcc_sm_state[0]_i_1__0 
       (.I0(n_0_sig_first_xfer_im0_i_2__0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[0]),
        .I5(\n_0_sig_pcc_sm_state[0]_i_2__0 ),
        .O(sig_pcc_sm_state_ns[0]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \sig_pcc_sm_state[0]_i_2__0 
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_parent_done),
        .O(\n_0_sig_pcc_sm_state[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD3D00000)) 
     \sig_pcc_sm_state[1]_i_1__0 
       (.I0(n_0_sig_first_xfer_im0_i_2__0),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_push_input_reg12_out),
        .I4(sig_pcc_sm_state[0]),
        .I5(\n_0_sig_pcc_sm_state[1]_i_2__0 ),
        .O(sig_pcc_sm_state_ns[1]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'hF3005500)) 
     \sig_pcc_sm_state[1]_i_2__0 
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[2]),
        .O(\n_0_sig_pcc_sm_state[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'hFC8C)) 
     \sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .O(sig_pcc_sm_state_ns[2]));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_pcc_sm_state_ns[0]),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_pcc_sm_state_ns[1]),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_pcc_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_pcc_sm_state_ns[2]),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_mmap_reset_reg));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[11] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[10] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[9] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[8] ),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2__0 
       (.I0(p_1_in),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_addr_cntr_lsh_im0_reg[11] ,\n_0_sig_addr_cntr_lsh_im0_reg[10] ,\n_0_sig_addr_cntr_lsh_im0_reg[9] ,\n_0_sig_addr_cntr_lsh_im0_reg[8] }),
        .O(sig_predict_addr_lsh_im2__0[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2__0[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2__0[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[7:4]),
        .O(sig_predict_addr_lsh_im2__0[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2__0[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \sig_s2mm_wr_len[0]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(O2[4]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \sig_s2mm_wr_len[1]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(O2[5]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \sig_s2mm_wr_len[2]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(O2[6]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \sig_s2mm_wr_len[3]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(O2[7]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sig_s2mm_wr_len[4]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .I1(\n_0_sig_s2mm_wr_len[5]_i_2 ),
        .O(O2[8]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \sig_s2mm_wr_len[5]_i_1 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .I2(\n_0_sig_s2mm_wr_len[5]_i_2 ),
        .O(O2[9]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_s2mm_wr_len[5]_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I3(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I5(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(\n_0_sig_s2mm_wr_len[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'hE003)) 
     sig_sm_halt_reg_i_1__0
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[2]),
        .O(sig_sm_halt_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000008803000088)) 
     sig_sm_ld_calc1_reg_i_1__0
       (.I0(sig_push_input_reg12_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_parent_done),
        .O(sig_sm_ld_calc1_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_sm_ld_calc2_reg_i_1__0
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_sm_ld_calc3_reg_i_1__0
       (.I0(sig_pcc_sm_state[0]),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h00400000)) 
     sig_sm_pop_input_reg_i_1__0
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_parent_done),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h0000002E)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[0]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[0]_i_2 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'h4777)) 
     \sig_strbgen_bytes_ireg2[0]_i_2 
       (.I0(Din[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[0] ),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_2 ));
LUT5 #(
    .INIT(32'h0000002E)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\n_0_sig_strbgen_bytes_ireg2[1]_i_2 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'h4777)) 
     \sig_strbgen_bytes_ireg2[1]_i_2 
       (.I0(Din[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[1] ),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_2 ));
LUT5 #(
    .INIT(32'h0000CEFE)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_strbgen_bytes_ireg2[2]),
        .I1(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2[2]_i_3 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT5 #(
    .INIT(32'hAAA2AAAA)) 
     \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\n_0_sig_strbgen_bytes_ireg2[2]_i_3 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .I4(\n_0_sig_strbgen_bytes_ireg2[2]_i_4 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h4777)) 
     \sig_strbgen_bytes_ireg2[2]_i_3 
       (.I0(Din[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_bytes_to_mbaa_ireg1_reg[2] ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_3 ));
LUT6 #(
    .INIT(64'h00000000000000BA)) 
     \sig_strbgen_bytes_ireg2[2]_i_4 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(\n_0_sig_bytes_to_mbaa_ireg1_reg[8] ),
        .I2(sig_first_xfer_im0),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(sig_strbgen_bytes_ireg2[2]),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_end_strb_ireg3[2]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_xfer_end_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\n_0_sig_xfer_end_strb_ireg3[3]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\<const1> ),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[1]_i_1__0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_end_strb_im2),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_end_strb_ireg3[3]_i_1__0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h040404FF04040400)) 
     sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(O2[8]),
        .I1(n_0_sig_xfer_len_eq_0_ireg3_i_2__0),
        .I2(O2[9]),
        .I3(sig_mmap_reset_reg),
        .I4(sig_sm_ld_calc3_reg),
        .I5(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1__0));
LUT6 #(
    .INIT(64'h0000000001000001)) 
     sig_xfer_len_eq_0_ireg3_i_2__0
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .I2(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .I3(n_0_sig_xfer_len_eq_0_ireg3_i_3__0),
        .I4(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_xfer_len_eq_0_ireg3_i_3__0
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .I1(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_len_eq_0_ireg3_i_1__0),
        .Q(n_0_sig_xfer_len_eq_0_ireg3_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFF1D)) 
     sig_xfer_reg_empty_i_1
       (.I0(n_0_sig_first_xfer_im0_i_2__0),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .O(sig_xfer_strt_strb_im2));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'h00FA7FF8)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1__0 
       (.I0(sig_strbgen_bytes_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[0]),
        .I2(sig_strbgen_bytes_ireg2[2]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'h7E7A78F8)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_bytes_ireg2[1]),
        .I2(sig_strbgen_bytes_ireg2[2]),
        .I3(sig_strbgen_bytes_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[3]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[1]_i_1__0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[2]_i_1__0 ),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\n_0_sig_xfer_strt_strb_ireg3[3]_i_1__0 ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_rd_sf
   (DOBDO,
    sig_data_fifo_wr_cnt,
    O1,
    sig_sf_allow_addr_req,
    sig_clr_cmd2dre_valid,
    sig_inhibit_rdy_n,
    p_3_out,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O2,
    O3,
    O4,
    O5,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_mstr2sf_cmd_valid,
    I2,
    I3,
    sig_dre2skid_wstrb,
    sig_good_sout_strm_dbeat12_out,
    sig_input_accept36_out,
    sig_shift_case_reg,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    Din,
    sig_init_reg2,
    sig_reset_reg);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output O1;
  output sig_sf_allow_addr_req;
  output sig_clr_cmd2dre_valid;
  output sig_inhibit_rdy_n;
  output p_3_out;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O2;
  output O3;
  output O4;
  output O5;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input sig_mstr2sf_cmd_valid;
  input I2;
  input I3;
  input [1:0]sig_dre2skid_wstrb;
  input sig_good_sout_strm_dbeat12_out;
  input sig_input_accept36_out;
  input sig_shift_case_reg;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input [3:0]Din;
  input sig_init_reg2;
  input sig_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [3:0]Din;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_shift_case_i ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire lsig_0ffset_cntr;
  wire lsig_cmd_cmplt_dbeat7_out;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire \n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire n_0_sig_ok_to_post_rd_addr_i_3;
  wire n_0_sig_ok_to_post_rd_addr_i_4;
  wire \n_0_sig_token_cntr[0]_i_1 ;
  wire \n_0_sig_token_cntr[1]_i_1 ;
  wire \n_0_sig_token_cntr[2]_i_1 ;
  wire \n_0_sig_token_cntr[3]_i_1 ;
  wire \n_0_sig_token_cntr[3]_i_2 ;
  wire n_25_I_DATA_FIFO;
  wire n_26_I_DATA_FIFO;
  wire n_27_I_DATA_FIFO;
  wire n_28_I_DATA_FIFO;
  wire n_30_I_DATA_FIFO;
  wire \n_4_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire \n_5_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire \n_6_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ;
  wire p_0_out;
  wire [1:0]p_1_out;
  wire p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire sig_clr_cmd2dre_valid;
  wire sig_curr_strt_offset_reg;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire [1:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_input_accept36_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_sf_allow_addr_req;
  wire sig_shift_case_reg;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire [3:0]sig_token_cntr_reg__0;

LUT5 #(
    .INIT(32'h23332000)) 
     \GEN_MUXFARM_16.sig_shift_case_reg_i_1 
       (.I0(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_shift_case_i ),
        .I1(sig_stream_rst),
        .I2(sig_input_accept36_out),
        .I3(p_8_out),
        .I4(sig_shift_case_reg),
        .O(O2));
LUT5 #(
    .INIT(32'hB0BF4F40)) 
     \GEN_MUXFARM_16.sig_shift_case_reg_i_2 
       (.I0(sig_dre2skid_wstrb[1]),
        .I1(sig_dre2skid_wstrb[0]),
        .I2(p_7_out),
        .I3(p_5_out),
        .I4(p_6_out),
        .O(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_shift_case_i ));
GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized3 \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.Din(Din),
        .Dout(sig_curr_strt_offset_reg),
        .I1(\n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .I2(n_27_I_DATA_FIFO),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(\n_4_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .O4(\n_5_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .O5(\n_6_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .lsig_cmd_cmplt_dbeat7_out(lsig_cmd_cmplt_dbeat7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .sig_clr_cmd2dre_valid(sig_clr_cmd2dre_valid),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_28_I_DATA_FIFO),
        .Q(p_8_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_6_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .Q(p_5_out),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_5_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .Q(p_6_out),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_4_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO ),
        .Q(p_7_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_26_I_DATA_FIFO),
        .Q(lsig_0ffset_cntr),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \INCLUDE_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_25_I_DATA_FIFO),
        .Q(\n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .R(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_sfifo_autord I_DATA_FIFO
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(sig_curr_strt_offset_reg),
        .I1(I1),
        .I2(\n_0_INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .I3(n_0_sig_ok_to_post_rd_addr_i_3),
        .I4(I4),
        .I5(n_0_sig_ok_to_post_rd_addr_i_4),
        .O1(p_3_out),
        .O2(n_25_I_DATA_FIFO),
        .O3(n_26_I_DATA_FIFO),
        .O4(n_27_I_DATA_FIFO),
        .O5(n_28_I_DATA_FIFO),
        .O6(O3),
        .O7(n_30_I_DATA_FIFO),
        .O8(O4),
        .O9(O5),
        .Q(sig_token_cntr_reg__0[2:0]),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .lsig_cmd_cmplt_dbeat7_out(lsig_cmd_cmplt_dbeat7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h000000000000FFFE)) 
     sig_ok_to_post_rd_addr_i_3
       (.I0(sig_token_cntr_reg__0[1]),
        .I1(sig_token_cntr_reg__0[0]),
        .I2(sig_token_cntr_reg__0[2]),
        .I3(sig_token_cntr_reg__0[3]),
        .I4(I3),
        .I5(sig_stream_rst),
        .O(n_0_sig_ok_to_post_rd_addr_i_3));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h01FE)) 
     sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg__0[2]),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[3]),
        .O(n_0_sig_ok_to_post_rd_addr_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_30_I_DATA_FIFO),
        .Q(sig_sf_allow_addr_req),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\n_0_sig_token_cntr[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAAA5551666699D9)) 
     \sig_token_cntr[1]_i_1 
       (.I0(sig_token_cntr_reg__0[1]),
        .I1(I2),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[0]),
        .I5(I3),
        .O(\n_0_sig_token_cntr[1]_i_1 ));
LUT6 #(
    .INIT(64'h9AA79AA2AAA5AAA5)) 
     \sig_token_cntr[2]_i_1 
       (.I0(sig_token_cntr_reg__0[2]),
        .I1(I3),
        .I2(sig_token_cntr_reg__0[1]),
        .I3(sig_token_cntr_reg__0[0]),
        .I4(sig_token_cntr_reg__0[3]),
        .I5(I2),
        .O(\n_0_sig_token_cntr[2]_i_1 ));
LUT6 #(
    .INIT(64'h55555576AAAAAA8A)) 
     \sig_token_cntr[3]_i_1 
       (.I0(I2),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[0]),
        .I5(I3),
        .O(\n_0_sig_token_cntr[3]_i_1 ));
LUT6 #(
    .INIT(64'hBFFF4000FCFC0003)) 
     \sig_token_cntr[3]_i_2 
       (.I0(I3),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(I2),
        .I4(sig_token_cntr_reg__0[3]),
        .I5(sig_token_cntr_reg__0[2]),
        .O(\n_0_sig_token_cntr[3]_i_2 ));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[0]_i_1 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(sig_stream_rst));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[1]_i_1 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(sig_stream_rst));
(* counter = "26" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[2]_i_1 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(sig_stream_rst));
(* counter = "26" *) 
   FDSE #(
    .INIT(1'b0)) 
     \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_token_cntr[3]_i_1 ),
        .D(\n_0_sig_token_cntr[3]_i_2 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rsc2stat_status,
    sig_rd_sts_slverr_reg0,
    mm2s_dbg_data,
    SR,
    E,
    sig_rd_sts_reg_full0,
    m_axi_mm2s_aclk,
    I1,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    mm2s_dbg_sel,
    Q);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [7:0]sig_rsc2stat_status;
  output sig_rd_sts_slverr_reg0;
  output [9:0]mm2s_dbg_data;
  input [0:0]SR;
  input [0:0]E;
  input sig_rd_sts_reg_full0;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_calc_err;
  input sig_data2rsc_slverr;
  input [0:0]mm2s_dbg_sel;
  input [3:0]Q;

  wire [0:0]E;
  wire I1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [9:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_slverr;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[12]_INST_0 
       (.I0(sig_rsc2stat_status[0]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[13]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status[1]),
        .O(mm2s_dbg_data[2]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[14]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status[2]),
        .O(mm2s_dbg_data[3]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[15]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status[3]),
        .O(mm2s_dbg_data[4]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[16]_INST_0 
       (.I0(sig_rsc2stat_status[4]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[5]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[17]_INST_0 
       (.I0(sig_rsc2stat_status[5]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[6]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[18]_INST_0 
       (.I0(sig_rsc2stat_status[6]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[7]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[19]_INST_0 
       (.I0(sig_rsc2stat_status[7]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[8]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[21]_INST_0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[9]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[7]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status_valid),
        .O(mm2s_dbg_data[0]));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[5]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_1
       (.I0(sig_rsc2stat_status[4]),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rsc2stat_status[4]),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rsc2stat_status[7]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rsc2stat_status[6]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(sig_rsc2stat_status[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(sig_rsc2stat_status[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(sig_rsc2stat_status[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(sig_rsc2stat_status[3]),
        .R(SR));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_rddata_cntl
   (O1,
    O2,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_calc_err,
    sig_data2rsc_slverr,
    sig_data2addr_stop_req,
    E,
    O3,
    sig_rd_sts_reg_full0,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_decerr_reg0,
    sig_clr_cmd2data_valid,
    sig_inhibit_rdy_n,
    DIBDI,
    m_axi_mm2s_rready,
    mm2s_dbg_data,
    Q,
    O4,
    O5,
    O6,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_rsc2data_ready,
    sig_rsc2stat_status,
    sig_rd_sts_slverr_reg0,
    sig_mstr2data_cmd_valid,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    sig_data_fifo_wr_cnt,
    m_axi_mm2s_rresp,
    sig_rsc2stat_status_valid,
    I1,
    sig_inhibit_rdy_n_0,
    mm2s_dbg_sel,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    Din,
    sig_init_reg2,
    sig_reset_reg,
    sig_s_h_halt_reg,
    sig_addr2data_addr_posted);
  output O1;
  output O2;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_calc_err;
  output sig_data2rsc_slverr;
  output sig_data2addr_stop_req;
  output [0:0]E;
  output O3;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_decerr_reg0;
  output sig_clr_cmd2data_valid;
  output sig_inhibit_rdy_n;
  output [6:0]DIBDI;
  output m_axi_mm2s_rready;
  output [3:0]mm2s_dbg_data;
  output [3:0]Q;
  output O4;
  output O5;
  output O6;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_rsc2data_ready;
  input [1:0]sig_rsc2stat_status;
  input sig_rd_sts_slverr_reg0;
  input sig_mstr2data_cmd_valid;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [0:0]sig_data_fifo_wr_cnt;
  input [1:0]m_axi_mm2s_rresp;
  input sig_rsc2stat_status_valid;
  input I1;
  input sig_inhibit_rdy_n_0;
  input [0:0]mm2s_dbg_sel;
  input sig_addr_reg_empty;
  input sig_addr2rsc_calc_error;
  input [21:0]Din;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_s_h_halt_reg;
  input sig_addr2data_addr_posted;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DIBDI;
  wire [21:0]Din;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]Q;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [3:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_coelsc_okay_reg_i_1;
  wire \n_0_sig_dbeat_cntr[4]_i_2 ;
  wire \n_0_sig_dbeat_cntr[5]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3__0 ;
  wire \n_0_sig_dbeat_cntr[7]_i_4 ;
  wire n_0_sig_dqual_reg_empty_i_1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_halt_reg_i_1;
  wire n_0_sig_last_dbeat_i_5;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire \n_14_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_15_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire [7:0]p_0_in;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_eq_0;
  wire sig_addr_reg_empty;
  wire sig_clr_cmd2data_valid;
  wire sig_clr_dqual_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_fifo_next_calc_error;
  wire sig_fifo_next_cmd_cmplt;
  wire sig_fifo_next_eof;
  wire [3:0]sig_fifo_next_last_strb;
  wire sig_fifo_next_sequential;
  wire [3:0]sig_fifo_next_strt_strb;
  wire sig_first_dbeat1;
  wire sig_good_mmap_dbeat17_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_reg2;
  wire sig_last_dbeat;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg19_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;

LUT5 #(
    .INIT(32'hFFFBAAFB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_next_last_strb_reg[0]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[0]),
        .O(DIBDI[0]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .O(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 ));
LUT6 #(
    .INIT(64'h000000000A000E00)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(m_axi_mm2s_rvalid),
        .I2(sig_addr_posted_cntr_eq_0),
        .I3(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 ),
        .I4(sig_data2rsc_valid),
        .I5(sig_data_fifo_wr_cnt),
        .O(O5));
LUT3 #(
    .INIT(8'h10)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4 
       (.I0(sig_next_eof_reg),
        .I1(sig_next_sequential_reg),
        .I2(m_axi_mm2s_rlast),
        .O(DIBDI[6]));
LUT6 #(
    .INIT(64'hFFFF002000200020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[5]));
LUT6 #(
    .INIT(64'hFFFF002000200020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[4]));
LUT5 #(
    .INIT(32'hFFFBAAFB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_next_last_strb_reg[3]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[3]),
        .O(DIBDI[3]));
LUT5 #(
    .INIT(32'hFFFBAAFB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_next_last_strb_reg[2]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[2]),
        .O(DIBDI[2]));
LUT5 #(
    .INIT(32'hFFFBAAFB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9 
       (.I0(sig_data2addr_stop_req),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_next_last_strb_reg[1]),
        .I3(n_0_sig_first_dbeat_reg),
        .I4(sig_next_strt_strb_reg[1]),
        .O(DIBDI[1]));
axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in),
        .Din(Din),
        .Dout({sig_fifo_next_calc_error,sig_fifo_next_cmd_cmplt,sig_fifo_next_sequential,sig_fifo_next_eof,sig_fifo_next_last_strb,sig_fifo_next_strt_strb,\n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ,\n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ,\n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ,\n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO }),
        .E(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(\n_0_sig_dbeat_cntr[4]_i_2 ),
        .I2(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .I3(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I4(n_0_sig_last_dbeat_reg),
        .I5(sig_data2addr_stop_req),
        .I6(I1),
        .I7(n_0_sig_first_dbeat_reg),
        .I8(\n_0_sig_dbeat_cntr[7]_i_3__0 ),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(\n_14_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O4(\n_15_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(sig_clr_dqual_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1(sig_first_dbeat1),
        .sig_good_mmap_dbeat17_out(sig_good_mmap_dbeat17_out),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg19_out(sig_push_dqual_reg19_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0010001000000010)) 
     m_axi_mm2s_rready_INST_0
       (.I0(sig_data2rsc_valid),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_posted_cntr_eq_0),
        .I4(sig_data_fifo_wr_cnt),
        .I5(sig_data2addr_stop_req),
        .O(m_axi_mm2s_rready));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'h01)) 
     m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_eq_0));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[10]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(Q[2]),
        .O(mm2s_dbg_data[2]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[11]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(Q[3]),
        .O(mm2s_dbg_data[3]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mm2s_dbg_data[8]_INST_0 
       (.I0(Q[0]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[0]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[9]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(Q[1]),
        .O(mm2s_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'hCC32B3CC)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr2data_addr_posted),
        .I4(O2),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT5 #(
    .INIT(32'hF0C2BCF0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr2data_addr_posted),
        .I4(O2),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'hAAA8EAAA)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr2data_addr_posted),
        .I4(O2),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[1]),
        .I1(m_axi_mm2s_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_coelsc_interr_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_data2rsc_calc_err),
        .O(sig_coelsc_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_coelsc_okay_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(m_axi_mm2s_rresp[1]),
        .O(n_0_sig_coelsc_okay_reg_i_1));
FDSE #(
    .INIT(1'b0)) 
     sig_coelsc_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_0_sig_coelsc_okay_reg_i_1),
        .Q(sig_data2rsc_okay),
        .S(sig_coelsc_tag_reg0));
LUT5 #(
    .INIT(32'hFF2AFF00)) 
     sig_coelsc_reg_full_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_stream_rst),
        .I4(sig_rsc2data_ready),
        .O(sig_coelsc_tag_reg0));
LUT4 #(
    .INIT(16'hF444)) 
     sig_coelsc_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_good_mmap_dbeat17_out),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_cmd_cmplt_reg),
        .O(sig_cmd_cmplt_last_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(sig_coelsc_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(sig_coelsc_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(sig_coelsc_tag_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(sig_coelsc_tag_reg0));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .O(\n_0_sig_dbeat_cntr[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[2]),
        .O(\n_0_sig_dbeat_cntr[7]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\n_0_sig_dbeat_cntr[7]_i_4 ));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
(* counter = "25" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hFFFFFFFF0000EAAA)) 
     sig_dqual_reg_empty_i_1
       (.I0(sig_dqual_reg_empty),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_good_mmap_dbeat17_out),
        .I3(\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 ),
        .I4(sig_push_dqual_reg19_out),
        .I5(sig_stream_rst),
        .O(n_0_sig_dqual_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_empty_i_1),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000FFFFF070)) 
     sig_dqual_reg_full_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_good_mmap_dbeat17_out),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_push_dqual_reg19_out),
        .I5(sig_stream_rst),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_15_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_first_dbeat_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
     sig_halt_cmplt_i_2__0
       (.I0(sig_addr_reg_empty),
        .I1(sig_addr2rsc_calc_error),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_posted_cntr_eq_0),
        .I4(sig_next_calc_error_reg),
        .I5(sig_halt_reg_dly3),
        .O(O4));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_halt_reg_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_s_h_halt_reg),
        .I2(sig_stream_rst),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_reg_i_1),
        .Q(sig_data2addr_stop_req),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     sig_last_dbeat_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(n_0_sig_last_dbeat_i_5),
        .I3(sig_good_mmap_dbeat17_out),
        .O(sig_first_dbeat1));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'hFE00FF00)) 
     sig_last_dbeat_i_4__0
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(n_0_sig_last_dbeat_i_5),
        .I3(sig_good_mmap_dbeat17_out),
        .I4(\n_0_sig_dbeat_cntr[7]_i_3__0 ),
        .O(sig_last_dbeat));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_14_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_last_dbeat_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     sig_last_mmap_dbeat_reg_i_2
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_good_mmap_dbeat17_out),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat),
        .Q(O2),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg19_out),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_stream_rst),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     sig_mvalid_stop_reg_i_2__0
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_calc_error),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_cmd_cmplt),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_eof),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_last_strb[0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_last_strb[1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_last_strb[2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_last_strb[3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_sequential),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_strt_strb[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(sig_fifo_next_strt_strb[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(\n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(\n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(\n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg19_out),
        .D(\n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_next_tag_reg[3]),
        .R(sig_clr_dqual_reg));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[1]),
        .O(sig_rd_sts_decerr_reg0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[1]),
        .I2(sig_rsc2stat_status[0]),
        .I3(sig_data2rsc_calc_err),
        .I4(sig_data2rsc_okay),
        .I5(sig_rd_sts_slverr_reg0),
        .O(sig_rd_sts_okay_reg0));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O3));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_reset
   (O1,
    s2mm_halt_cmplt,
    O2,
    p_2_out,
    p_1_out,
    p_0_out,
    sig_fifo_ainit,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    O3,
    SR,
    O4,
    s2mm_dbg_data,
    sig_eop_sent_reg0,
    O5,
    sig_strb_reg_out0,
    O6,
    sig_stream_rst,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    m_axi_s2mm_aresetn,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_aresetn,
    m_axis_s2mm_cmdsts_awclk,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_stop_request,
    sig_addr_reg_full,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awready,
    sig_inhibit_rdy_n,
    I1,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    sig_eop_sent_reg,
    sig_mvalid_stop,
    sig_mvalid_stop_1,
    sig_push_dqual_reg,
    sig_ld_new_cmd_reg,
    hold_ff_q,
    I2,
    I3,
    sig_init_reg,
    sig_init_done,
    sig_inhibit_rdy_n_2,
    sig_init_done_3,
    sig_inhibit_rdy_n_4,
    sig_init_done_5,
    sig_halt_reg,
    sig_inhibit_rdy_n_6,
    sig_init_done_7,
    sig_inhibit_rdy_n_8,
    sig_init_done_9,
    sig_halt_reg_10,
    sig_data2all_tlast_error,
    DOBDO,
    sig_sstrb_stop_mask,
    sig_inhibit_rdy_n_11,
    sig_init_done_12,
    sig_tlast_error_reg,
    sig_set_tlast_error,
    sig_halt_cmplt0,
    s2mm_halt,
    S0,
    CO,
    I4,
    sig_len_fifo_empty,
    D,
    sig_advance_pipe_data57_out,
    p_0_in30_in,
    I5,
    sig_dre2ibtt_tvalid,
    p_0_in,
    I6,
    I7,
    Q,
    m_axis_s2mm_sts_tready,
    hold_ff_q_13,
    I8);
  output O1;
  output s2mm_halt_cmplt;
  output O2;
  output p_2_out;
  output p_1_out;
  output p_0_out;
  output sig_fifo_ainit;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output O3;
  output [0:0]SR;
  output [0:0]O4;
  output [3:0]s2mm_dbg_data;
  output sig_eop_sent_reg0;
  output O5;
  output sig_strb_reg_out0;
  output [0:0]O6;
  output sig_stream_rst;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output [0:0]O28;
  output [0:0]O29;
  output [0:0]O30;
  output [0:0]O31;
  output [0:0]O32;
  output O33;
  output O34;
  output O35;
  input m_axi_s2mm_aresetn;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_aresetn;
  input m_axis_s2mm_cmdsts_awclk;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_stop_request;
  input sig_addr_reg_full;
  input sig_addr2wsc_calc_error;
  input m_axi_s2mm_awready;
  input sig_inhibit_rdy_n;
  input I1;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input sig_eop_sent_reg;
  input sig_mvalid_stop;
  input sig_mvalid_stop_1;
  input sig_push_dqual_reg;
  input sig_ld_new_cmd_reg;
  input hold_ff_q;
  input I2;
  input I3;
  input sig_init_reg;
  input sig_init_done;
  input sig_inhibit_rdy_n_2;
  input sig_init_done_3;
  input sig_inhibit_rdy_n_4;
  input sig_init_done_5;
  input sig_halt_reg;
  input sig_inhibit_rdy_n_6;
  input sig_init_done_7;
  input sig_inhibit_rdy_n_8;
  input sig_init_done_9;
  input sig_halt_reg_10;
  input sig_data2all_tlast_error;
  input [0:0]DOBDO;
  input [3:0]sig_sstrb_stop_mask;
  input sig_inhibit_rdy_n_11;
  input sig_init_done_12;
  input sig_tlast_error_reg;
  input sig_set_tlast_error;
  input sig_halt_cmplt0;
  input s2mm_halt;
  input S0;
  input [0:0]CO;
  input I4;
  input sig_len_fifo_empty;
  input [0:0]D;
  input sig_advance_pipe_data57_out;
  input p_0_in30_in;
  input I5;
  input sig_dre2ibtt_tvalid;
  input p_0_in;
  input I6;
  input I7;
  input [1:0]Q;
  input m_axis_s2mm_sts_tready;
  input hold_ff_q_13;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire [0:0]O28;
  wire [0:0]O29;
  wire O3;
  wire [0:0]O30;
  wire [0:0]O31;
  wire [0:0]O32;
  wire O33;
  wire O34;
  wire O35;
  wire [0:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire S0;
  wire [0:0]SR;
  wire hold_ff_q;
  wire hold_ff_q_13;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire m_axi_s2mm_awready;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1__0 ;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 ;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0 ;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ;
  wire \n_26_GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 ;
  wire \n_27_GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 ;
  wire p_0_in;
  wire p_0_in30_in;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire [3:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_full;
  wire sig_advance_pipe_data57_out;
  wire sig_cmd_stat_rst_user;
  wire sig_data2all_tlast_error;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_halt_cmplt0;
  wire sig_halt_reg;
  wire sig_halt_reg_10;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_11;
  wire sig_inhibit_rdy_n_2;
  wire sig_inhibit_rdy_n_4;
  wire sig_inhibit_rdy_n_6;
  wire sig_inhibit_rdy_n_8;
  wire sig_init_done;
  wire sig_init_done_12;
  wire sig_init_done_3;
  wire sig_init_done_5;
  wire sig_init_done_7;
  wire sig_init_done_9;
  wire sig_init_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_empty;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_1;
  wire sig_push_dqual_reg;
  wire sig_rst2all_stop_request;
  wire sig_sec_neg_edge_plus_delay;
  wire sig_secondary_dly1;
  wire sig_set_tlast_error;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire sig_strb_reg_out0;
  wire sig_stream_rst;
  wire sig_tlast_error_reg;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamovercdc_sync \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO 
       (.I1(O1),
        .I2(p_1_out),
        .I3(I2),
        .I4(I3),
        .O1(p_2_out),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_sec_neg_edge_plus_delay(sig_sec_neg_edge_plus_delay));
axi_sdi_fb_datamovercdc_sync_23 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 
       (.CO(CO),
        .D(D),
        .DOBDO(DOBDO),
        .I1(p_2_out),
        .I2(O1),
        .I3(I1),
        .I4(O2),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I3),
        .O1(p_1_out),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(\n_26_GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 ),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(\n_27_GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 ),
        .Q(Q),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .p_0_in(p_0_in),
        .p_0_in30_in(p_0_in30_in),
        .s2mm_dbg_data(s2mm_dbg_data[3:1]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_advance_pipe_data57_out(sig_advance_pipe_data57_out),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_halt_cmplt0(sig_halt_cmplt0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_10(sig_halt_reg_10),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_11(sig_inhibit_rdy_n_11),
        .sig_inhibit_rdy_n_2(sig_inhibit_rdy_n_2),
        .sig_inhibit_rdy_n_4(sig_inhibit_rdy_n_4),
        .sig_inhibit_rdy_n_6(sig_inhibit_rdy_n_6),
        .sig_inhibit_rdy_n_8(sig_inhibit_rdy_n_8),
        .sig_init_done(sig_init_done),
        .sig_init_done_12(sig_init_done_12),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_5(sig_init_done_5),
        .sig_init_done_7(sig_init_done_7),
        .sig_init_done_9(sig_init_done_9),
        .sig_len_fifo_empty(sig_len_fifo_empty),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_mvalid_stop_1(sig_mvalid_stop_1),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_set_tlast_error(sig_set_tlast_error),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_strb_reg_out0(sig_strb_reg_out0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamovercdc_sync_24 \GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST 
       (.I1(O1),
        .I2(O2),
        .I3(p_1_out),
        .I4(p_2_out),
        .I8(I8),
        .O1(p_0_out),
        .O10(O10),
        .O35(O35),
        .hold_ff_q_13(hold_ff_q_13),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .s2mm_dbg_data(s2mm_dbg_data[0]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_init_reg(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'hFFF4)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1__0 
       (.I0(m_axis_s2mm_cmdsts_aresetn),
        .I1(O2),
        .I2(sig_secondary_dly1),
        .I3(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .O(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1__0 ),
        .Q(sig_sec_neg_edge_plus_delay),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(m_axis_s2mm_cmdsts_aresetn),
        .Q(O2),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h00BA)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 
       (.I0(sig_secondary_dly1),
        .I1(m_axis_s2mm_cmdsts_aresetn),
        .I2(O2),
        .I3(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .O(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 ),
        .Q(sig_secondary_dly1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'h2022)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0 
       (.I0(sig_secondary_dly1),
        .I1(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .I2(m_axis_s2mm_cmdsts_aresetn),
        .I3(O2),
        .O(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0 ),
        .Q(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(m_axi_s2mm_aresetn),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_26_GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 ),
        .Q(s2mm_halt_cmplt),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_27_GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 ),
        .Q(sig_rst2all_stop_request),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_sdi_fb_datamoveraxi_datamover_reset_25
   (O1,
    p_0_out,
    mm2s_dbg_data,
    sig_fifo_ainit,
    sig_stream_rst,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    SR,
    O2,
    mm2s_halt_cmplt,
    sig_s_h_halt_reg,
    m_axi_mm2s_aresetn,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aresetn,
    m_axis_mm2s_cmdsts_aclk,
    mm2s_dbg_sel,
    sig_mvalid_stop,
    sig_init_reg,
    I1,
    mm2s_halt);
  output O1;
  output p_0_out;
  output [3:0]mm2s_dbg_data;
  output sig_fifo_ainit;
  output sig_stream_rst;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output [0:0]SR;
  output O2;
  output mm2s_halt_cmplt;
  output sig_s_h_halt_reg;
  input m_axi_mm2s_aresetn;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aresetn;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]mm2s_dbg_sel;
  input sig_mvalid_stop;
  input sig_init_reg;
  input I1;
  input mm2s_halt;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_aresetn;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [3:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1 ;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 ;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 ;
  wire \n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ;
  wire n_0_sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire n_0_sig_halt_cmplt_i_1;
  wire n_0_sig_s_h_halt_reg_i_1;
  wire p_0_out;
  wire p_2_out;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_init_reg;
  wire sig_mvalid_stop;
  wire sig_s_h_halt_reg;
  wire sig_sec_neg_edge_plus_delay;
  wire sig_secondary_dly1;
  wire sig_stream_rst;

axi_sdi_fb_datamovercdc_sync_95 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_2_out(p_2_out),
        .sig_sec_neg_edge_plus_delay(sig_sec_neg_edge_plus_delay));
axi_sdi_fb_datamovercdc_sync_96 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 
       (.I1(p_0_out),
        .I2(O1),
        .I3(n_0_sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O1(sig_stream_rst),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data[3:1]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_2_out(p_2_out),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_mvalid_stop(sig_mvalid_stop));
axi_sdi_fb_datamovercdc_sync_97 \GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST 
       (.I1(n_0_sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(O1),
        .I3(sig_stream_rst),
        .O1(p_0_out),
        .O2(O2),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data[0]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_init_reg(sig_init_reg));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'hFFAE)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1 
       (.I0(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .I1(O1),
        .I2(m_axis_mm2s_cmdsts_aresetn),
        .I3(sig_secondary_dly1),
        .O(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1 ),
        .Q(sig_sec_neg_edge_plus_delay),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(m_axis_mm2s_cmdsts_aresetn),
        .Q(O1),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h00BA)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 
       (.I0(sig_secondary_dly1),
        .I1(m_axis_mm2s_cmdsts_aresetn),
        .I2(O1),
        .I3(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .O(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 ),
        .Q(sig_secondary_dly1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h2022)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 
       (.I0(sig_secondary_dly1),
        .I1(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .I2(m_axis_mm2s_cmdsts_aresetn),
        .I3(O1),
        .O(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 ),
        .Q(\n_0_GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg ),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(m_axi_mm2s_aresetn),
        .Q(n_0_sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_halt_cmplt_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(I1),
        .I2(sig_stream_rst),
        .O(n_0_sig_halt_cmplt_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_cmplt_i_1),
        .Q(mm2s_halt_cmplt),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_s_h_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(mm2s_halt),
        .I2(sig_stream_rst),
        .O(n_0_sig_s_h_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_h_halt_reg_i_1),
        .Q(sig_s_h_halt_reg),
        .R(\<const0> ));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_s2mm_dre
   (sig_flush_db1,
    sig_flush_db2,
    O1,
    DIBDI,
    O2,
    O3,
    O4,
    D,
    O5,
    O6,
    O7,
    p_3_out,
    O8,
    O9,
    O10,
    sig_dre2ibtt_tdata,
    m_axi_s2mm_aclk,
    out,
    I1,
    I4,
    p_0_in,
    sig_rd_empty,
    p_9_out_0,
    sig_sm_ld_dre_cmd,
    sig_flush_db1031_out,
    p_8_out,
    Dout,
    sig_stream_rst,
    I2,
    I3,
    SR,
    I7,
    I8,
    I9,
    I10);
  output sig_flush_db1;
  output sig_flush_db2;
  output O1;
  output [14:0]DIBDI;
  output O2;
  output O3;
  output O4;
  output [0:0]D;
  output O5;
  output O6;
  output O7;
  output p_3_out;
  output O8;
  output [0:0]O9;
  output O10;
  output [17:0]sig_dre2ibtt_tdata;
  input m_axi_s2mm_aclk;
  input [3:0]out;
  input I1;
  input I4;
  input p_0_in;
  input sig_rd_empty;
  input p_9_out_0;
  input sig_sm_ld_dre_cmd;
  input sig_flush_db1031_out;
  input [1:0]p_8_out;
  input [1:0]Dout;
  input sig_stream_rst;
  input [31:0]I2;
  input I3;
  input [0:0]SR;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input [0:0]I10;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [14:0]DIBDI;
  wire [1:0]Dout;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 ;
  wire [9:0]\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y ;
  wire [7:0]\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y ;
  wire I1;
  wire [0:0]I10;
  wire [31:0]I2;
  wire I3;
  wire I4;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ;
  wire \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1__0 ;
  wire \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ;
  wire \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 ;
  wire \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 ;
  wire \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ;
  wire \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ;
  wire \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ;
  wire \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 ;
  wire \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] ;
  wire \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 ;
  wire \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 ;
  wire \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ;
  wire \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ;
  wire n_0_sig_dre_halted_i_1;
  wire n_0_sig_dre_tvalid_i_i_1__0;
  wire n_0_sig_dre_tvalid_i_i_3;
  wire n_0_sig_dre_tvalid_i_i_4;
  wire n_0_sig_flush_db1_i_1__0;
  wire n_0_sig_flush_db2_i_1__0;
  wire n_0_sig_tlast_out_i_1__0;
  wire [3:0]out;
  wire p_0_in;
  wire p_0_in34_in;
  wire p_19_out;
  wire p_23_out;
  wire p_27_out;
  wire p_31_out;
  wire p_35_out;
  wire p_39_out;
  wire p_3_out;
  wire [1:0]p_8_out;
  wire p_9_out_0;
  wire sig_cntl_accept;
  wire [9:0]\sig_delay_mux_bus[1]_3 ;
  wire [17:0]sig_dre2ibtt_tdata;
  wire sig_dre_halted;
  wire [7:0]\sig_final_mux_bus[0]_0 ;
  wire [7:0]\sig_final_mux_bus[1]_1 ;
  wire [7:0]\sig_final_mux_bus[2]_2 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_rd_empty;
  wire [1:0]sig_shift_case_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(O1),
        .I1(p_0_in),
        .O(p_3_out));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [0]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [0]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [1]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [1]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [2]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [2]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [3]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [3]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [4]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [4]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [5]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [5]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [6]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [6]));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [7]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [7]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(D),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .O(O9));
LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0 
       (.I0(O2),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .I5(D),
        .O(p_39_out));
LUT5 #(
    .INIT(32'hAFC0A0C0)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3__0 
       (.I0(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [9]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [9]),
        .O(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [9]));
LUT6 #(
    .INIT(64'h15151500FFFFFFFF)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(sig_dre_halted),
        .I1(p_0_in),
        .I2(O1),
        .I3(sig_flush_db2),
        .I4(sig_flush_db1),
        .I5(I1),
        .O(O2));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [0]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [1]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [2]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [3]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [4]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [5]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [6]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [7]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(O9),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .R(SR));
FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [9]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] ),
        .O(\sig_delay_mux_bus[1]_3 [0]));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] ),
        .O(\sig_delay_mux_bus[1]_3 [1]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] ),
        .O(\sig_delay_mux_bus[1]_3 [2]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] ),
        .O(\sig_delay_mux_bus[1]_3 [3]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] ),
        .O(\sig_delay_mux_bus[1]_3 [4]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] ),
        .O(\sig_delay_mux_bus[1]_3 [5]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] ),
        .O(\sig_delay_mux_bus[1]_3 [6]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] ),
        .O(\sig_delay_mux_bus[1]_3 [7]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(D),
        .O(p_0_in34_in));
LUT5 #(
    .INIT(32'h4700FFFF)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(D),
        .I3(O2),
        .I4(I4),
        .O(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
LUT4 #(
    .INIT(16'hA808)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(O2),
        .I1(D),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .O(p_35_out));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [9]),
        .I1(sig_shift_case_reg[0]),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .O(\sig_delay_mux_bus[1]_3 [9]));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [0]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [1]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [2]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [3]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [4]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [5]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [6]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [7]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(p_0_in34_in),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [8]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_35_out),
        .D(\sig_delay_mux_bus[1]_3 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [9]),
        .R(\n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(D),
        .I1(O2),
        .O(p_31_out));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [0]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [1]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [2]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [3]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [4]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [5]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [6]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [7]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(D),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [8]),
        .R(I7));
FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [9]),
        .R(I7));
LUT6 #(
    .INIT(64'h00FF00F000000010)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1__0 
       (.I0(sig_flush_db1),
        .I1(sig_flush_db2),
        .I2(out[0]),
        .I3(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I4(I1),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .O(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1__0 ));
LUT3 #(
    .INIT(8'hCD)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(I1),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(out[0]),
        .O(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
LUT5 #(
    .INIT(32'hFF00FF1F)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 
       (.I0(sig_flush_db1),
        .I1(sig_flush_db2),
        .I2(out[0]),
        .I3(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I4(I1),
        .O(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [0]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [1]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [2]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [3]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [4]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [5]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [6]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I2[7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [7]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1__0 ),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .R(\<const0> ));
FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 ),
        .D(I3),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [9]),
        .R(\n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 ));
LUT3 #(
    .INIT(8'hCD)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 
       (.I0(I1),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(out[1]),
        .O(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCDDDF)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 
       (.I0(out[1]),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(I1),
        .O(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 
       (.I0(out[1]),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .O(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 ));
LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 ),
        .I1(out[3]),
        .I2(sig_flush_db1031_out),
        .I3(out[2]),
        .I4(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [9]),
        .O(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 ));
LUT6 #(
    .INIT(64'h8888888888080808)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 
       (.I0(out[1]),
        .I1(I4),
        .I2(sig_flush_db1),
        .I3(O1),
        .I4(p_0_in),
        .I5(sig_dre_halted),
        .O(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [0]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [1]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[10]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [2]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[11]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [3]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[12]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [4]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[13]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [5]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[14]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [6]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2 ),
        .D(I2[15]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [7]),
        .R(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 ),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .R(\<const0> ));
FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 ),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [9]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hCD)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 
       (.I0(I1),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(out[2]),
        .O(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
LUT5 #(
    .INIT(32'hCCCCDDDF)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 
       (.I0(out[2]),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(I1),
        .O(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ));
LUT5 #(
    .INIT(32'h1500FFFF)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 
       (.I0(sig_dre_halted),
        .I1(p_0_in),
        .I2(O1),
        .I3(sig_flush_db1),
        .I4(I4),
        .O(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 
       (.I0(out[2]),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .O(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 ));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I1(out[2]),
        .I2(sig_flush_db1031_out),
        .I3(out[3]),
        .I4(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [9]),
        .O(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[16]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [0]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[17]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [1]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[18]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [2]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[19]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [3]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[20]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [4]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[21]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [5]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[22]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [6]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2 ),
        .D(I2[23]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [7]),
        .R(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 ),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .R(\<const0> ));
FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 ),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [9]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hF1)) 
     \GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 
       (.I0(I1),
        .I1(out[3]),
        .I2(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .O(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
LUT5 #(
    .INIT(32'hAAAABBBF)) 
     \GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 
       (.I0(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I1(out[3]),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(I1),
        .O(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ));
LUT4 #(
    .INIT(16'h2F20)) 
     \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 
       (.I0(out[3]),
        .I1(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I2(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .I3(D),
        .O(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 ));
LUT5 #(
    .INIT(32'h40FF4000)) 
     \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_4 ),
        .I1(out[3]),
        .I2(sig_flush_db1031_out),
        .I3(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .I4(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .O(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[24]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[25]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[26]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[27]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[28]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[29]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[30]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2 ),
        .D(I2[31]),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] ),
        .R(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 ),
        .Q(D),
        .R(\<const0> ));
FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 ),
        .Q(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h6F60)) 
     \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(p_8_out[0]),
        .I1(Dout[0]),
        .I2(sig_cntl_accept),
        .I3(sig_shift_case_reg[0]),
        .O(\n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
     \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(p_8_out[0]),
        .I1(Dout[0]),
        .I2(Dout[1]),
        .I3(p_8_out[1]),
        .I4(sig_cntl_accept),
        .I5(sig_shift_case_reg[1]),
        .O(\n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT5 #(
    .INIT(32'hAAAA0888)) 
     \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_flush_db2),
        .I2(O1),
        .I3(p_0_in),
        .I4(sig_dre_halted),
        .O(sig_cntl_accept));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 ),
        .Q(sig_shift_case_reg[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 ),
        .Q(sig_shift_case_reg[1]),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .O(O7));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [0]),
        .O(\sig_final_mux_bus[0]_0 [0]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [1]),
        .O(\sig_final_mux_bus[0]_0 [1]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [2]),
        .O(\sig_final_mux_bus[0]_0 [2]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [3]),
        .O(\sig_final_mux_bus[0]_0 [3]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [4]),
        .O(\sig_final_mux_bus[0]_0 [4]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [5]),
        .O(\sig_final_mux_bus[0]_0 [5]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [6]),
        .O(\sig_final_mux_bus[0]_0 [6]));
LUT6 #(
    .INIT(64'h01FD0000FFFFFFFF)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .I4(p_3_out),
        .I5(I4),
        .O(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
LUT5 #(
    .INIT(32'h888A8880)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_2 
       (.I0(O2),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .O(p_27_out));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [7]),
        .O(\sig_final_mux_bus[0]_0 [7]));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [0]),
        .Q(sig_dre2ibtt_tdata[0]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [1]),
        .Q(sig_dre2ibtt_tdata[1]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [2]),
        .Q(sig_dre2ibtt_tdata[2]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [3]),
        .Q(sig_dre2ibtt_tdata[3]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [4]),
        .Q(sig_dre2ibtt_tdata[4]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [5]),
        .Q(sig_dre2ibtt_tdata[5]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [6]),
        .Q(sig_dre2ibtt_tdata[6]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_0 [7]),
        .Q(sig_dre2ibtt_tdata[7]),
        .R(\n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 ));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [0]),
        .O(\sig_final_mux_bus[1]_1 [0]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [1]),
        .O(\sig_final_mux_bus[1]_1 [1]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [2]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [2]),
        .O(\sig_final_mux_bus[1]_1 [2]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [3]),
        .O(\sig_final_mux_bus[1]_1 [3]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [4]),
        .O(\sig_final_mux_bus[1]_1 [4]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [5]),
        .O(\sig_final_mux_bus[1]_1 [5]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [6]),
        .O(\sig_final_mux_bus[1]_1 [6]));
LUT6 #(
    .INIT(64'hA0AAAA88A0000088)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_2 
       (.I0(O2),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [8]),
        .O(p_23_out));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [7]),
        .O(\sig_final_mux_bus[1]_1 [7]));
LUT5 #(
    .INIT(32'hEB2BE828)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .O(O8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [0]),
        .Q(sig_dre2ibtt_tdata[8]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [1]),
        .Q(sig_dre2ibtt_tdata[9]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [2]),
        .Q(sig_dre2ibtt_tdata[10]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [3]),
        .Q(sig_dre2ibtt_tdata[11]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [4]),
        .Q(sig_dre2ibtt_tdata[12]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [5]),
        .Q(sig_dre2ibtt_tdata[13]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [6]),
        .Q(sig_dre2ibtt_tdata[14]),
        .R(I8));
FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_1 [7]),
        .Q(sig_dre2ibtt_tdata[15]),
        .R(I8));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [0]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [0]),
        .O(\sig_final_mux_bus[2]_2 [0]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [1]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [1]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [1]),
        .O(\sig_final_mux_bus[2]_2 [1]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [2]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [2]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [2]),
        .O(\sig_final_mux_bus[2]_2 [2]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [3]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [3]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [3]),
        .O(\sig_final_mux_bus[2]_2 [3]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [4]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [4]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [4]),
        .O(\sig_final_mux_bus[2]_2 [4]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [5]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [5]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [5]),
        .O(\sig_final_mux_bus[2]_2 [5]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [6]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [6]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [6]),
        .O(\sig_final_mux_bus[2]_2 [6]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2 
       (.I0(O2),
        .I1(O3),
        .O(p_19_out));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [7]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [7]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [7]),
        .O(\sig_final_mux_bus[2]_2 [7]));
LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [8]),
        .O(O3));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [0]),
        .Q(sig_dre2ibtt_tdata[16]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [1]),
        .Q(DIBDI[0]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [2]),
        .Q(DIBDI[1]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [3]),
        .Q(DIBDI[2]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [4]),
        .Q(DIBDI[3]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [5]),
        .Q(DIBDI[4]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [6]),
        .Q(DIBDI[5]),
        .R(I9));
FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_2 [7]),
        .Q(DIBDI[6]),
        .R(I9));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [0]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [0]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [1]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [2]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [3]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [3]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [4]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [4]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [5]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [5]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [6]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [6]));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 
       (.I0(O2),
        .I1(O4),
        .O(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] ),
        .O(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [7]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(D),
        .O(O4));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [0]),
        .Q(DIBDI[7]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [1]),
        .Q(sig_dre2ibtt_tdata[17]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [2]),
        .Q(DIBDI[8]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [3]),
        .Q(DIBDI[9]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [4]),
        .Q(DIBDI[10]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [5]),
        .Q(DIBDI[11]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [6]),
        .Q(DIBDI[12]),
        .R(I10));
FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 ),
        .D(\GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y [7]),
        .Q(DIBDI[13]),
        .R(I10));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_2 
       (.I0(I1),
        .I1(sig_flush_db1),
        .I2(sig_flush_db2),
        .O(O10));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h4444444400404040)) 
     \sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_rd_empty),
        .I1(p_9_out_0),
        .I2(sig_flush_db2),
        .I3(O1),
        .I4(p_0_in),
        .I5(sig_dre_halted),
        .O(O5));
LUT6 #(
    .INIT(64'h7377777773737373)) 
     sig_dre_halted_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(I4),
        .I2(sig_dre_halted),
        .I3(p_0_in),
        .I4(O1),
        .I5(sig_flush_db2),
        .O(n_0_sig_dre_halted_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dre_halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dre_halted_i_1),
        .Q(sig_dre_halted),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hE0E0E0E0F0000000)) 
     sig_dre_tvalid_i_i_1__0
       (.I0(O4),
        .I1(sig_final_mux_has_tlast),
        .I2(I4),
        .I3(p_0_in),
        .I4(O1),
        .I5(O2),
        .O(n_0_sig_dre_tvalid_i_i_1__0));
LUT2 #(
    .INIT(4'hE)) 
     sig_dre_tvalid_i_i_2__0
       (.I0(n_0_sig_dre_tvalid_i_i_3),
        .I1(n_0_sig_dre_tvalid_i_i_4),
        .O(sig_final_mux_has_tlast));
LUT6 #(
    .INIT(64'hFFFFFFFFEEAAF0AA)) 
     sig_dre_tvalid_i_i_3
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [9]),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9 [9]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5 [9]),
        .O(n_0_sig_dre_tvalid_i_i_3));
LUT6 #(
    .INIT(64'hCEEFCEEFCEEFCEE0)) 
     sig_dre_tvalid_i_i_4
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8 [9]),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4 [9]),
        .O(n_0_sig_dre_tvalid_i_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_dre_tvalid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dre_tvalid_i_i_1__0),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hE200E2000000E200)) 
     sig_flush_db1_i_1__0
       (.I0(sig_flush_db1031_out),
        .I1(O10),
        .I2(sig_flush_db1),
        .I3(I4),
        .I4(sig_flush_db2),
        .I5(O6),
        .O(n_0_sig_flush_db1_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     sig_flush_db1_i_2__0
       (.I0(sig_dre_halted),
        .I1(p_0_in),
        .I2(O1),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     sig_flush_db1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_flush_db1_i_1__0),
        .Q(sig_flush_db1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hC0C0C0C0C0080808)) 
     sig_flush_db2_i_1__0
       (.I0(sig_flush_db1),
        .I1(I4),
        .I2(sig_flush_db2),
        .I3(O1),
        .I4(p_0_in),
        .I5(sig_dre_halted),
        .O(n_0_sig_flush_db2_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_flush_db2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_flush_db2_i_1__0),
        .Q(sig_flush_db2),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hC0C0C0C0A000A0A0)) 
     sig_tlast_out_i_1__0
       (.I0(DIBDI[14]),
        .I1(sig_final_mux_has_tlast),
        .I2(I4),
        .I3(p_0_in),
        .I4(O1),
        .I5(O2),
        .O(n_0_sig_tlast_out_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_tlast_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_tlast_out_i_1__0),
        .Q(DIBDI[14]),
        .R(\<const0> ));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_s2mm_full_wrap
   (m_axis_s2mm_sts_tdata,
    O1,
    m_axi_s2mm_awvalid,
    s2mm_wr_xfer_cmplt,
    s2mm_ld_nxt_len,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    s_axis_s2mm_tready,
    s2mm_halt_cmplt,
    s_axis_s2mm_cmd_tready,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    m_axi_s2mm_bready,
    s2mm_err,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    s2mm_wr_len,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    m_axi_s2mm_aresetn,
    m_axis_s2mm_cmdsts_aresetn,
    m_axi_s2mm_wready,
    s2mm_allow_addr_req,
    s_axis_s2mm_cmd_tvalid,
    s2mm_dbg_sel,
    s_axis_s2mm_tvalid,
    m_axi_s2mm_awready,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_bvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    s2mm_halt,
    m_axi_s2mm_bresp);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output m_axi_s2mm_awvalid;
  output s2mm_wr_xfer_cmplt;
  output s2mm_ld_nxt_len;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_tready;
  output s2mm_halt_cmplt;
  output s_axis_s2mm_cmd_tready;
  output [28:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output m_axi_s2mm_bready;
  output s2mm_err;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [5:0]s2mm_wr_len;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input m_axi_s2mm_aresetn;
  input m_axis_s2mm_cmdsts_aresetn;
  input m_axi_s2mm_wready;
  input s2mm_allow_addr_req;
  input s_axis_s2mm_cmd_tvalid;
  input [0:0]s2mm_dbg_sel;
  input s_axis_s2mm_tvalid;
  input m_axi_s2mm_awready;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_bvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input s2mm_halt;
  input [1:0]m_axi_s2mm_bresp;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_rd_empty ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_0_in30_in ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_0_in38_in ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_advance_pipe_data57_out ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop ;
  wire [3:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_set_tlast_error ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tlast_error_reg ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/sig_afifo_empty ;
  wire \I_CMD_FIFO/sig_fifo_ainit ;
  wire \I_CMD_FIFO/sig_init_reg ;
  wire [0:0]\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ;
  wire \I_DATA_FIFO/hold_ff_q ;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_done ;
  wire \I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire \I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire O1;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire n_0_I_RESET;
  wire \n_118_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_14_I_WR_STATUS_CNTLR;
  wire n_17_I_RESET;
  wire n_17_I_WR_STATUS_CNTLR;
  wire n_19_I_WR_DATA_CNTL;
  wire n_21_I_RESET;
  wire \n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_22_I_RESET;
  wire n_22_I_WR_DATA_CNTL;
  wire n_23_I_RESET;
  wire n_23_I_WR_DATA_CNTL;
  wire n_24_I_RESET;
  wire n_25_I_RESET;
  wire \n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_26_I_RESET;
  wire \n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_27_I_RESET;
  wire n_28_I_RESET;
  wire n_29_I_RESET;
  wire n_30_I_RESET;
  wire n_30_I_WR_DATA_CNTL;
  wire \n_31_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ;
  wire n_31_I_RESET;
  wire n_31_I_WR_DATA_CNTL;
  wire n_32_I_RESET;
  wire n_32_I_WR_DATA_CNTL;
  wire n_33_I_RESET;
  wire \n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ;
  wire n_34_I_RESET;
  wire n_35_I_RESET;
  wire n_36_I_RESET;
  wire n_37_I_RESET;
  wire n_38_I_RESET;
  wire n_39_I_RESET;
  wire \n_40_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ;
  wire n_40_I_RESET;
  wire n_41_I_RESET;
  wire n_42_I_RESET;
  wire n_43_I_RESET;
  wire n_43_I_WR_DATA_CNTL;
  wire n_44_I_RESET;
  wire n_45_I_RESET;
  wire n_46_I_RESET;
  wire n_47_I_RESET;
  wire n_48_I_CMD_STATUS;
  wire n_48_I_RESET;
  wire n_49_I_RESET;
  wire n_50_I_CMD_STATUS;
  wire n_51_I_CMD_STATUS;
  wire n_56_I_CMD_STATUS;
  wire \n_57_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_82_I_CMD_STATUS;
  wire n_84_I_CMD_STATUS;
  wire n_8_I_ADDR_CNTL;
  wire n_9_I_ADDR_CNTL;
  wire n_9_I_RESET;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_out;
  wire p_0_out_1;
  wire p_11_out;
  wire p_14_out;
  wire [3:0]p_17_out;
  wire [3:0]p_18_out;
  wire [5:0]p_19_out;
  wire [22:1]p_1_in__0;
  wire p_1_out;
  wire p_1_out_2;
  wire [3:0]p_21_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire p_2_out_3;
  wire [31:3]p_30_out;
  wire p_3_out;
  wire [22:0]p_5_out;
  wire p_5_out_0;
  wire [1:0]p_6_out;
  wire p_9_out;
  wire s2mm_allow_addr_req;
  wire [28:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_err;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ld_nxt_len;
  wire [5:0]s2mm_wr_len;
  wire s2mm_wr_xfer_cmplt;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [22:1]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire [67:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire sig_data2all_tlast_error;
  wire sig_data2skid_halt;
  wire [31:0]sig_data2skid_wdata;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [3:0]sig_data2wsc_tag;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_enough_dbeats_rcvd;
  wire sig_halt_cmplt0;
  wire sig_halt_reg;
  wire sig_halt_reg_5;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_4;
  wire sig_ibtt2wdc_error;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_empty;
  wire sig_len_fifo_full;
  wire sig_mmap_reset_reg;
  wire sig_mvalid_stop;
  wire sig_next_addr_reg0;
  wire sig_ok_to_post_wr_addr;
  wire sig_push_addr_reg1_out;
  wire sig_push_dqual_reg;
  wire sig_push_input_reg12_out;
  wire sig_push_to_wsc;
  wire sig_realign2wdc_eop_error;
  wire sig_skid2data_wready;
  wire sig_sm_halt_reg;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [31:0]skid2dre_wdata;
  wire skid2dre_wvalid;

axi_sdi_fb_datamoveraxi_datamover_skid_buf__parameterized0 \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(sig_data_reg_out_en),
        .I1(n_33_I_RESET),
        .I2(n_9_I_RESET),
        .I3(n_21_I_RESET),
        .I4(n_34_I_RESET),
        .I5(n_35_I_RESET),
        .I6(n_36_I_RESET),
        .I7(n_37_I_RESET),
        .O1(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ),
        .Q(skid2dre_wdata),
        .SR(sig_data_reg_out0),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in2_in(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3_4),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_slast_with_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop ),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_sdi_fb_datamoveraxi_datamover_wr_sf \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF 
       (.CO(sig_enough_dbeats_rcvd),
        .Clken(n_43_I_WR_DATA_CNTL),
        .D(sig_data2skid_wdata),
        .DIBDI({sig_realign2wdc_eop_error,sig_dre2ibtt_tlast}),
        .DOBDO(sig_ibtt2wdc_error),
        .E(n_8_I_ADDR_CNTL),
        .I1(n_47_I_RESET),
        .I2(n_23_I_RESET),
        .I3(n_41_I_RESET),
        .I4(n_31_I_WR_DATA_CNTL),
        .I5(n_32_I_WR_DATA_CNTL),
        .I6(O1),
        .I7(n_21_I_RESET),
        .I8(n_9_I_ADDR_CNTL),
        .O1(\n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ),
        .Q({\n_40_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ,\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_3_out(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .s2mm_wr_len(s2mm_wr_len),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_len_fifo_empty(sig_len_fifo_empty),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.D(p_1_in__0),
        .Din({p_1_out,p_2_out,p_3_out,p_5_out,p_6_out}),
        .I1(n_84_I_CMD_STATUS),
        .I2(n_48_I_CMD_STATUS),
        .I3(n_30_I_WR_DATA_CNTL),
        .I4(n_21_I_RESET),
        .I5(n_56_I_CMD_STATUS),
        .I6(\n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O1(\n_57_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O2({p_14_out,p_17_out,p_18_out,p_19_out,p_21_out}),
        .O3({p_30_out,p_0_out}),
        .O4(\n_118_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_27_out(p_27_out),
        .p_9_out(p_9_out),
        .ram_valid_i(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ),
        .s2mm_dbg_data({s2mm_dbg_data[27:21],s2mm_dbg_data[5]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_afifo_empty(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/sig_afifo_empty ),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_command({sig_cmd2mstr_command[67:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[0]}),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
axi_sdi_fb_datamoveraxi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_0_in38_in ),
        .DIBDI({sig_realign2wdc_eop_error,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata[31:26],sig_dre2ibtt_tdata[24:17]}),
        .Din({p_1_out,p_2_out,p_3_out,p_5_out,p_6_out}),
        .E(sig_data_reg_out_en),
        .I1(n_38_I_RESET),
        .I10(n_44_I_RESET),
        .I11(skid2dre_wdata),
        .I2(n_48_I_RESET),
        .I3(n_39_I_RESET),
        .I4(n_21_I_RESET),
        .I5(n_17_I_RESET),
        .I6(n_0_I_RESET),
        .I7(n_43_I_RESET),
        .I8(n_46_I_RESET),
        .I9(n_45_I_RESET),
        .O1(\n_22_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O2(\n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O3(\n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .O4(\n_31_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .Q(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop ),
        .SR(n_42_I_RESET),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in30_in(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_0_in30_in ),
        .p_1_out(p_1_out_2),
        .p_2_out(p_2_out_3),
        .p_3_out(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out ),
        .p_9_out(p_9_out),
        .sig_advance_pipe_data57_out(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_advance_pipe_data57_out ),
        .sig_dre2ibtt_tdata({sig_dre2ibtt_tdata[25],sig_dre2ibtt_tdata[16:0]}),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_sent_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg ),
        .sig_eop_sent_reg0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_mvalid_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop ),
        .sig_set_tlast_error(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_set_tlast_error ),
        .sig_slast_with_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop ),
        .sig_strb_reg_out0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0 ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_error_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tlast_error_reg ),
        .sig_wr_fifo(\I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_sdi_fb_datamoveraxi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.Din({p_1_out,p_6_out}),
        .E(n_8_I_ADDR_CNTL),
        .I1(n_29_I_RESET),
        .I2(n_40_I_RESET),
        .I3(n_9_I_ADDR_CNTL),
        .I4({p_27_out,p_19_out,p_30_out,p_0_out}),
        .I5(n_0_I_RESET),
        .I6(n_21_I_RESET),
        .O1(O1),
        .S0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(sig_next_addr_reg0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out_2),
        .p_22_out(p_22_out),
        .p_2_out(p_2_out_3),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_halt_reg(sig_halt_reg_5),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_rd_empty(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_rd_empty ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
axi_sdi_fb_datamoveraxi_datamover_cmd_status I_CMD_STATUS
       (.D(p_1_in__0),
        .Din(p_1_out),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(n_25_I_RESET),
        .I2(\n_118_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I3(n_24_I_RESET),
        .I4(n_49_I_RESET),
        .I5(\n_57_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I6(n_0_I_RESET),
        .O1({sig_cmd2mstr_command[67:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[0]}),
        .O2(n_48_I_CMD_STATUS),
        .O3(n_50_I_CMD_STATUS),
        .O4(n_51_I_CMD_STATUS),
        .O5(n_56_I_CMD_STATUS),
        .O6(n_82_I_CMD_STATUS),
        .O7(n_84_I_CMD_STATUS),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_0_out(p_0_out_1),
        .p_1_out(p_1_out_2),
        .p_2_out(p_2_out_3),
        .ram_valid_i(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ),
        .s2mm_dbg_data({s2mm_dbg_data[19],s2mm_dbg_data[6],s2mm_dbg_data[4]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/sig_afifo_empty ),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg(\I_CMD_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamoveraxi_datamover_reset I_RESET
       (.CO(sig_enough_dbeats_rcvd),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_0_in38_in ),
        .DOBDO(sig_ibtt2wdc_error),
        .I1(n_51_I_CMD_STATUS),
        .I2(\n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ),
        .I3(n_31_I_WR_DATA_CNTL),
        .I4(O1),
        .I5(\n_27_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I6(\n_26_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I7(\n_31_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER ),
        .I8(n_50_I_CMD_STATUS),
        .O1(n_0_I_RESET),
        .O10(n_24_I_RESET),
        .O11(n_25_I_RESET),
        .O12(n_26_I_RESET),
        .O13(n_27_I_RESET),
        .O14(n_28_I_RESET),
        .O15(n_29_I_RESET),
        .O16(n_30_I_RESET),
        .O17(n_31_I_RESET),
        .O18(n_32_I_RESET),
        .O19(n_33_I_RESET),
        .O2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O20(n_34_I_RESET),
        .O21(n_35_I_RESET),
        .O22(n_36_I_RESET),
        .O23(n_37_I_RESET),
        .O24(n_38_I_RESET),
        .O25(n_39_I_RESET),
        .O26(n_40_I_RESET),
        .O27(n_41_I_RESET),
        .O28(n_42_I_RESET),
        .O29(n_43_I_RESET),
        .O3(n_9_I_RESET),
        .O30(n_44_I_RESET),
        .O31(n_45_I_RESET),
        .O32(n_46_I_RESET),
        .O33(n_47_I_RESET),
        .O34(n_48_I_RESET),
        .O35(n_49_I_RESET),
        .O4(p_5_out_0),
        .O5(n_17_I_RESET),
        .O6(sig_data_reg_out0),
        .O7(n_21_I_RESET),
        .O8(n_22_I_RESET),
        .O9(n_23_I_RESET),
        .Q({\n_40_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ,\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state }),
        .S0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(sig_next_addr_reg0),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .hold_ff_q_13(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_aresetn(m_axi_s2mm_aresetn),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axis_s2mm_cmdsts_aresetn(m_axis_s2mm_cmdsts_aresetn),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_0_in(p_0_in),
        .p_0_in30_in(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_0_in30_in ),
        .p_0_out(p_0_out_1),
        .p_1_out(p_1_out_2),
        .p_2_out(p_2_out_3),
        .s2mm_dbg_data(s2mm_dbg_data[3:0]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_advance_pipe_data57_out(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_advance_pipe_data57_out ),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_sent_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg ),
        .sig_eop_sent_reg0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 ),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_halt_cmplt0(sig_halt_cmplt0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_10(sig_halt_reg_5),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3_4),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_11(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_2(\I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_4(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_6(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_8(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_12(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_3(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_5(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_7(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_9(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg(\I_CMD_FIFO/sig_init_reg ),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_len_fifo_empty(sig_len_fifo_empty),
        .sig_mvalid_stop(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop ),
        .sig_mvalid_stop_1(sig_mvalid_stop),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_set_tlast_error(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_set_tlast_error ),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stop_request(sig_stop_request),
        .sig_strb_reg_out0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0 ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_error_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tlast_error_reg ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamoveraxi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_data2skid_wdata),
        .I1(n_19_I_WR_DATA_CNTL),
        .I2(n_21_I_RESET),
        .I3(sig_data2skid_wstrb),
        .I4(sig_strb_skid_mux_out),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .p_0_in3_in(p_0_in3_in),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.Clken(n_43_I_WR_DATA_CNTL),
        .DOBDO(sig_ibtt2wdc_error),
        .Din({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(n_30_I_RESET),
        .I10(n_21_I_RESET),
        .I11(n_17_I_WR_STATUS_CNTLR),
        .I12(n_0_I_RESET),
        .I13({p_14_out,p_17_out,p_18_out,p_19_out,p_21_out}),
        .I2(n_31_I_RESET),
        .I3(n_32_I_RESET),
        .I4(n_22_I_RESET),
        .I5(\n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF ),
        .I6(n_82_I_CMD_STATUS),
        .I7(n_14_I_WR_STATUS_CNTLR),
        .I8({p_1_out,p_2_out}),
        .I9(sig_strb_skid_reg),
        .O1(n_19_I_WR_DATA_CNTL),
        .O2(n_22_I_WR_DATA_CNTL),
        .O3(n_23_I_WR_DATA_CNTL),
        .O4(n_30_I_WR_DATA_CNTL),
        .O5(n_31_I_WR_DATA_CNTL),
        .O6(n_32_I_WR_DATA_CNTL),
        .O7(sig_strb_skid_mux_out),
        .O8(sig_data2skid_wstrb),
        .Q(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state ),
        .S0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in3_in(p_0_in3_in),
        .p_11_out(p_11_out),
        .p_1_out(p_1_out_2),
        .p_2_out(p_2_out_3),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .s2mm_dbg_data({s2mm_dbg_data[28],s2mm_dbg_data[11:8]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s2mm_err(s2mm_err),
        .s2mm_ld_nxt_len(s2mm_ld_nxt_len),
        .s2mm_wr_len(s2mm_wr_len),
        .s2mm_wr_xfer_cmplt(s2mm_wr_xfer_cmplt),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2skid_halt(sig_data2skid_halt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_halt_reg(sig_halt_reg_5),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3_4),
        .sig_halt_reg_dly3_0(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_rd_empty ),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamoveraxi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.Din({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(n_26_I_RESET),
        .I2(n_27_I_RESET),
        .I3(n_28_I_RESET),
        .I4(n_22_I_WR_DATA_CNTL),
        .I5(n_23_I_WR_DATA_CNTL),
        .I6(n_0_I_RESET),
        .O1(n_14_I_WR_STATUS_CNTLR),
        .O2(n_17_I_WR_STATUS_CNTLR),
        .SR(p_5_out_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .p_1_out(p_1_out_2),
        .p_2_out(p_2_out_3),
        .s2mm_dbg_data({s2mm_dbg_data[20],s2mm_dbg_data[18:12],s2mm_dbg_data[7]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_halt_cmplt0(sig_halt_cmplt0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\I_WRESP_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_s2mm_realign
   (sig_wr_fifo,
    dre2skid_wready,
    sig_inhibit_rdy_n,
    sig_mvalid_stop,
    sig_eop_sent_reg,
    sig_tlast_error_reg,
    DIBDI,
    O1,
    sig_dre2ibtt_tvalid,
    E,
    sig_advance_pipe_data57_out,
    O2,
    O3,
    p_0_in30_in,
    sig_set_tlast_error,
    p_3_out,
    O4,
    D,
    sig_init_done,
    sig_dre2ibtt_tdata,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_eop_sent_reg0,
    I1,
    I2,
    sig_slast_with_stop,
    I3,
    I4,
    p_0_in,
    I5,
    sig_strb_reg_out0,
    skid2dre_wvalid,
    p_9_out,
    p_0_in2_in,
    I6,
    p_2_out,
    p_1_out,
    Din,
    SR,
    I7,
    I8,
    I9,
    I10,
    Q,
    I11);
  output sig_wr_fifo;
  output dre2skid_wready;
  output sig_inhibit_rdy_n;
  output sig_mvalid_stop;
  output sig_eop_sent_reg;
  output sig_tlast_error_reg;
  output [15:0]DIBDI;
  output O1;
  output sig_dre2ibtt_tvalid;
  output [0:0]E;
  output sig_advance_pipe_data57_out;
  output O2;
  output O3;
  output p_0_in30_in;
  output sig_set_tlast_error;
  output p_3_out;
  output O4;
  output [0:0]D;
  output sig_init_done;
  output [17:0]sig_dre2ibtt_tdata;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_eop_sent_reg0;
  input I1;
  input I2;
  input sig_slast_with_stop;
  input I3;
  input I4;
  input p_0_in;
  input I5;
  input sig_strb_reg_out0;
  input skid2dre_wvalid;
  input p_9_out;
  input p_0_in2_in;
  input I6;
  input p_2_out;
  input p_1_out;
  input [27:0]Din;
  input [0:0]SR;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input [0:0]I10;
  input [3:0]Q;
  input [31:0]I11;

  wire \<const1> ;
  wire [0:0]D;
  wire [15:0]DIBDI;
  wire [27:0]Din;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire [31:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire \I_MSSAI_SKID_BUF/sig_reset_reg ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [3:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire lsig_tlast_err_reg1;
  wire m_axi_s2mm_aclk;
  wire \n_11_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire \n_22_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ;
  wire \n_23_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ;
  wire \n_24_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ;
  wire \n_28_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ;
  wire \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_0_in30_in;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire [1:0]p_8_out;
  wire p_9_out;
  wire p_9_out_0;
  wire sig_advance_pipe_data57_out;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire [22:0]sig_curr_btt_reg;
  wire [1:0]sig_curr_dest_align_reg;
  wire sig_curr_eof_reg;
  wire [31:0]sig_data_reg_out;
  wire [17:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_mvalid_stop;
  wire sig_rd_empty;
  wire [3:0]sig_scatter2dre_tstrb;
  wire sig_set_tlast_error;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_strb_reg_out0;
  wire sig_stream_rst;
  wire sig_tlast_error_reg;
  wire sig_wr_fifo;
  wire skid2dre_wvalid;

axi_sdi_fb_datamoveraxi_datamover_s2mm_dre \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK 
       (.D(p_0_in30_in),
        .DIBDI(DIBDI[14:0]),
        .Dout(sig_curr_dest_align_reg),
        .I1(\n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .I10(I10),
        .I2(sig_data_reg_out),
        .I3(\n_11_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .I4(I4),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(sig_dre2ibtt_tvalid),
        .O10(\n_28_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .O2(sig_advance_pipe_data57_out),
        .O3(O2),
        .O4(O3),
        .O5(\n_22_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .O6(\n_23_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .O7(\n_24_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .O8(O4),
        .O9(D),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_scatter2dre_tstrb),
        .p_0_in(p_0_in),
        .p_3_out(p_3_out),
        .p_8_out(p_8_out),
        .p_9_out_0(p_9_out_0),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1031_out(sig_flush_db1031_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_rd_empty(sig_rd_empty),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_DRE.lsig_tlast_err_reg1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(p_0_out),
        .Q(lsig_tlast_err_reg1),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \GEN_INCLUDE_DRE.lsig_tlast_err_reg2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(lsig_tlast_err_reg1),
        .Q(DIBDI[15]),
        .R(sig_stream_rst));
axi_sdi_fb_datamoveraxi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.Dout({sig_curr_eof_reg,sig_curr_btt_reg}),
        .E(E),
        .I1(\n_24_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .I4(\n_23_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .I5(I5),
        .I6(I6),
        .I7(I4),
        .I8(\n_28_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .O1(sig_eop_sent_reg),
        .O2(\n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O3(\n_11_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER ),
        .O4(sig_data_reg_out),
        .Q(Q),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_scatter2dre_tstrb),
        .p_0_in2_in(p_0_in2_in),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .p_8_out(p_8_out),
        .p_9_out_0(p_9_out_0),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1031_out(sig_flush_db1031_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_reset_reg(\I_MSSAI_SKID_BUF/sig_reset_reg ),
        .sig_set_tlast_error(sig_set_tlast_error),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_strb_reg_out0(sig_strb_reg_out0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized6 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .Din(Din),
        .Dout({sig_curr_eof_reg,sig_curr_btt_reg,sig_curr_dest_align_reg}),
        .I1(I1),
        .I2(\n_22_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK ),
        .I6(I6),
        .O1(sig_wr_fifo),
        .O2(O1),
        .Q(sig_cmdcntl_sm_state),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .p_9_out(p_9_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(\I_MSSAI_SKID_BUF/sig_reset_reg ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_s2mm_scatter
   (dre2skid_wready,
    sig_mvalid_stop,
    O1,
    sig_tlast_error_reg,
    E,
    p_0_out,
    sig_set_tlast_error,
    O2,
    sig_flush_db1031_out,
    p_8_out,
    O3,
    out,
    p_9_out_0,
    O4,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    I2,
    sig_stream_rst,
    sig_slast_with_stop,
    I3,
    Dout,
    sig_sm_ld_dre_cmd,
    I5,
    sig_reset_reg,
    sig_strb_reg_out0,
    skid2dre_wvalid,
    p_0_in2_in,
    I1,
    sig_flush_db1,
    sig_flush_db2,
    I4,
    I6,
    p_2_out,
    p_1_out,
    I7,
    I8,
    Q,
    I11);
  output dre2skid_wready;
  output sig_mvalid_stop;
  output O1;
  output sig_tlast_error_reg;
  output [0:0]E;
  output p_0_out;
  output sig_set_tlast_error;
  output O2;
  output sig_flush_db1031_out;
  output [1:0]p_8_out;
  output O3;
  output [3:0]out;
  output p_9_out_0;
  output [31:0]O4;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input I2;
  input sig_stream_rst;
  input sig_slast_with_stop;
  input I3;
  input [23:0]Dout;
  input sig_sm_ld_dre_cmd;
  input I5;
  input sig_reset_reg;
  input sig_strb_reg_out0;
  input skid2dre_wvalid;
  input p_0_in2_in;
  input I1;
  input sig_flush_db1;
  input sig_flush_db2;
  input I4;
  input I6;
  input p_2_out;
  input p_1_out;
  input I7;
  input I8;
  input [3:0]Q;
  input [31:0]I11;

  wire \<const0> ;
  wire \<const1> ;
  wire [23:0]Dout;
  wire [0:0]E;
  wire I1;
  wire [31:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire [31:0]O4;
  wire [3:0]Q;
  wire dre2skid_wready;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire n_0_ld_btt_cntr_reg1_i_1;
  wire \n_0_sig_btt_cntr[11]_i_3 ;
  wire \n_0_sig_btt_cntr[11]_i_4 ;
  wire \n_0_sig_btt_cntr[11]_i_5 ;
  wire \n_0_sig_btt_cntr[11]_i_6 ;
  wire \n_0_sig_btt_cntr[15]_i_3 ;
  wire \n_0_sig_btt_cntr[15]_i_4 ;
  wire \n_0_sig_btt_cntr[15]_i_5 ;
  wire \n_0_sig_btt_cntr[15]_i_6 ;
  wire \n_0_sig_btt_cntr[19]_i_3 ;
  wire \n_0_sig_btt_cntr[19]_i_4 ;
  wire \n_0_sig_btt_cntr[19]_i_5 ;
  wire \n_0_sig_btt_cntr[19]_i_6 ;
  wire \n_0_sig_btt_cntr[22]_i_5 ;
  wire \n_0_sig_btt_cntr[22]_i_6 ;
  wire \n_0_sig_btt_cntr[22]_i_7 ;
  wire \n_0_sig_btt_cntr[3]_i_3 ;
  wire \n_0_sig_btt_cntr[3]_i_4 ;
  wire \n_0_sig_btt_cntr[3]_i_5 ;
  wire \n_0_sig_btt_cntr[3]_i_6 ;
  wire \n_0_sig_btt_cntr[7]_i_3 ;
  wire \n_0_sig_btt_cntr[7]_i_4 ;
  wire \n_0_sig_btt_cntr[7]_i_5 ;
  wire \n_0_sig_btt_cntr[7]_i_6 ;
  wire \n_0_sig_btt_cntr_reg[10] ;
  wire \n_0_sig_btt_cntr_reg[11] ;
  wire \n_0_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[12] ;
  wire \n_0_sig_btt_cntr_reg[13] ;
  wire \n_0_sig_btt_cntr_reg[14] ;
  wire \n_0_sig_btt_cntr_reg[15] ;
  wire \n_0_sig_btt_cntr_reg[15]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[16] ;
  wire \n_0_sig_btt_cntr_reg[17] ;
  wire \n_0_sig_btt_cntr_reg[18] ;
  wire \n_0_sig_btt_cntr_reg[19] ;
  wire \n_0_sig_btt_cntr_reg[19]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[20] ;
  wire \n_0_sig_btt_cntr_reg[21] ;
  wire \n_0_sig_btt_cntr_reg[22] ;
  wire \n_0_sig_btt_cntr_reg[2] ;
  wire \n_0_sig_btt_cntr_reg[3] ;
  wire \n_0_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[4] ;
  wire \n_0_sig_btt_cntr_reg[5] ;
  wire \n_0_sig_btt_cntr_reg[6] ;
  wire \n_0_sig_btt_cntr_reg[7] ;
  wire \n_0_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_reg[8] ;
  wire \n_0_sig_btt_cntr_reg[9] ;
  wire n_0_sig_btt_eq_0_i_10;
  wire n_0_sig_btt_eq_0_i_11;
  wire n_0_sig_btt_eq_0_i_12;
  wire n_0_sig_btt_eq_0_i_13;
  wire n_0_sig_btt_eq_0_i_2;
  wire n_0_sig_btt_eq_0_i_4;
  wire n_0_sig_btt_eq_0_i_6;
  wire n_0_sig_btt_eq_0_i_7;
  wire n_0_sig_btt_eq_0_i_8;
  wire n_0_sig_btt_eq_0_i_9;
  wire n_0_sig_cmd_empty_i_1;
  wire n_0_sig_cmd_full_i_1;
  wire n_0_sig_curr_eof_reg_i_1;
  wire \n_0_sig_curr_strt_offset[0]_i_1 ;
  wire \n_0_sig_curr_strt_offset[1]_i_1 ;
  wire n_0_sig_eop_halt_xfer_i_1;
  wire \n_0_sig_fifo_mssai[0]_i_1 ;
  wire \n_0_sig_fifo_mssai[1]_i_1 ;
  wire \n_0_sig_max_first_increment[0]_i_1 ;
  wire \n_0_sig_max_first_increment[1]_i_1 ;
  wire \n_0_sig_max_first_increment_reg[0] ;
  wire \n_0_sig_max_first_increment_reg[1] ;
  wire \n_0_sig_max_first_increment_reg[2] ;
  wire \n_0_sig_next_strt_offset[0]_i_1 ;
  wire \n_0_sig_next_strt_offset[1]_i_1 ;
  wire \n_15_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_16_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_1_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[15]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[19]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_21_LOWER_DATAWIDTH.I_TSTRB_FIFO ;
  wire \n_2_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[15]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[19]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[22]_i_4 ;
  wire \n_2_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_reg[7]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[15]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[19]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[22]_i_4 ;
  wire \n_3_sig_btt_cntr_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_reg[7]_i_2 ;
  wire [3:0]out;
  wire p_0_in2_in;
  wire p_0_out;
  wire p_1_in2_in;
  wire p_1_out;
  wire p_2_out;
  wire [1:0]p_8_out;
  wire p_9_out_0;
  wire [1:0]sig_btt_cntr;
  wire sig_btt_cntr02_out;
  wire [22:0]sig_btt_cntr_prv;
  wire [22:1]sig_btt_cntr_prv0;
  wire sig_btt_eq_0;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg0;
  wire sig_err_underflow_reg;
  wire sig_fifo_freeze_out;
  wire [1:0]sig_fifo_mssai;
  wire sig_fifo_tlast_out;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_ld_cmd;
  wire [1:0]sig_mssa_index;
  wire sig_mvalid_stop;
  wire sig_reset_reg;
  wire sig_set_tlast_error;
  wire sig_slast_with_stop;
  wire sig_sm_ld_dre_cmd;
  wire sig_strb_reg_out0;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;
  wire [8:8]sig_tstrb_fifo_data_in;
  wire sig_wr_fifo;
  wire skid2dre_wvalid;
  wire [3:2]\NLW_sig_btt_cntr_reg[22]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_reg[22]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED ;

FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(sig_err_underflow_reg),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_tlast_error_reg),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(E),
        .I11(I11),
        .I2(I2),
        .I7(I7),
        .I8(I8),
        .O4(O4),
        .Q(Q),
        .dre2skid_wready(dre2skid_wready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_fifo_freeze_out),
        .p_0_in2_in(p_0_in2_in),
        .p_1_in2_in(p_1_in2_in),
        .sig_data_reg_out_en(sig_data_reg_out_en),
        .sig_mssa_index(sig_mssa_index),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_strb_reg_out0(sig_strb_reg_out0),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_strm_tvalid(sig_strm_tvalid),
        .skid2dre_wvalid(skid2dre_wvalid));
axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized7 \LOWER_DATAWIDTH.I_TSTRB_FIFO 
       (.CO(sig_tstrb_fifo_data_in),
        .D(sig_btt_cntr_prv[2:0]),
        .E(sig_btt_cntr02_out),
        .I1(I1),
        .I10(I8),
        .I11(p_8_out[0]),
        .I12(p_8_out[1]),
        .I13(n_0_sig_btt_eq_0_i_2),
        .I14(n_0_sig_btt_eq_0_i_4),
        .I15(n_0_sig_btt_eq_0_i_7),
        .I16(n_0_sig_btt_eq_0_i_8),
        .I2(\n_0_sig_max_first_increment_reg[2] ),
        .I3(\n_0_sig_max_first_increment_reg[1] ),
        .I4(I4),
        .I5(I5),
        .I6(\n_0_sig_max_first_increment_reg[0] ),
        .I7(O1),
        .I8(I6),
        .I9(I7),
        .O1(O2),
        .O2(\n_15_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O3(\n_16_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O4(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O5(\n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O6(\n_19_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O7(\n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O8(\n_21_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O9(O3),
        .Q({\n_0_sig_btt_cntr_reg[22] ,\n_0_sig_btt_cntr_reg[21] ,\n_0_sig_btt_cntr_reg[20] ,\n_0_sig_btt_cntr_reg[19] ,\n_0_sig_btt_cntr_reg[18] ,\n_0_sig_btt_cntr_reg[17] ,\n_0_sig_btt_cntr_reg[16] ,\n_0_sig_btt_cntr_reg[15] ,\n_0_sig_btt_cntr_reg[14] ,\n_0_sig_btt_cntr_reg[13] ,\n_0_sig_btt_cntr_reg[12] ,\n_0_sig_btt_cntr_reg[11] ,\n_0_sig_btt_cntr_reg[10] ,\n_0_sig_btt_cntr_reg[9] ,\n_0_sig_btt_cntr_reg[8] ,\n_0_sig_btt_cntr_reg[7] ,\n_0_sig_btt_cntr_reg[6] ,\n_0_sig_btt_cntr_reg[5] ,\n_0_sig_btt_cntr_reg[4] ,\n_0_sig_btt_cntr_reg[3] ,\n_0_sig_btt_cntr_reg[2] ,sig_btt_cntr}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_fifo_tlast_out,sig_fifo_freeze_out,out}),
        .p_0_out(p_0_out),
        .p_1_in2_in(p_1_in2_in),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_data_reg_out_en(sig_data_reg_out_en),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1031_out(sig_flush_db1031_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_mssa_index(sig_mssa_index),
        .sig_set_tlast_error(sig_set_tlast_error),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .sig_wr_fifo(sig_wr_fifo));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000BABABA)) 
     ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_tstrb_fifo_data_in),
        .I4(sig_wr_fifo),
        .I5(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O(n_0_ld_btt_cntr_reg1_i_1));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_ld_btt_cntr_reg1_i_1),
        .Q(ld_btt_cntr_reg1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_18_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(ld_btt_cntr_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_16_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(ld_btt_cntr_reg3),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h080808FB0808FB08)) 
     \sig_btt_cntr[0]_i_1 
       (.I0(Dout[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(\n_0_sig_max_first_increment_reg[0] ),
        .I4(sig_tstrb_fifo_data_in),
        .I5(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv[0]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[10]_i_1 
       (.I0(Dout[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sig_btt_cntr_prv[10]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[11]_i_1 
       (.I0(Dout[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sig_btt_cntr_prv[11]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_3 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[11] ),
        .O(\n_0_sig_btt_cntr[11]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_4 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[10] ),
        .O(\n_0_sig_btt_cntr[11]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_5 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[9] ),
        .O(\n_0_sig_btt_cntr[11]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[11]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[8] ),
        .O(\n_0_sig_btt_cntr[11]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[12]_i_1 
       (.I0(Dout[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sig_btt_cntr_prv[12]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[13]_i_1 
       (.I0(Dout[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sig_btt_cntr_prv[13]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[14]_i_1 
       (.I0(Dout[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sig_btt_cntr_prv[14]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[15]_i_1 
       (.I0(Dout[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sig_btt_cntr_prv[15]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[15]_i_3 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[15] ),
        .O(\n_0_sig_btt_cntr[15]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[15]_i_4 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[14] ),
        .O(\n_0_sig_btt_cntr[15]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[15]_i_5 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[13] ),
        .O(\n_0_sig_btt_cntr[15]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[15]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[12] ),
        .O(\n_0_sig_btt_cntr[15]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[16]_i_1 
       (.I0(Dout[16]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[16]),
        .O(sig_btt_cntr_prv[16]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[17]_i_1 
       (.I0(Dout[17]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[17]),
        .O(sig_btt_cntr_prv[17]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[18]_i_1 
       (.I0(Dout[18]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[18]),
        .O(sig_btt_cntr_prv[18]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[19]_i_1 
       (.I0(Dout[19]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[19]),
        .O(sig_btt_cntr_prv[19]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[19]_i_3 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[19] ),
        .O(\n_0_sig_btt_cntr[19]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[19]_i_4 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[18] ),
        .O(\n_0_sig_btt_cntr[19]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[19]_i_5 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[17] ),
        .O(\n_0_sig_btt_cntr[19]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[19]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[16] ),
        .O(\n_0_sig_btt_cntr[19]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[1]_i_1 
       (.I0(Dout[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sig_btt_cntr_prv[1]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[20]_i_1 
       (.I0(Dout[20]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[20]),
        .O(sig_btt_cntr_prv[20]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[21]_i_1 
       (.I0(Dout[21]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[21]),
        .O(sig_btt_cntr_prv[21]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[22]_i_3 
       (.I0(Dout[22]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[22]),
        .O(sig_btt_cntr_prv[22]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[22]_i_5 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[22] ),
        .O(\n_0_sig_btt_cntr[22]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[22]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[21] ),
        .O(\n_0_sig_btt_cntr[22]_i_6 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[22]_i_7 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[20] ),
        .O(\n_0_sig_btt_cntr[22]_i_7 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[2]_i_1 
       (.I0(Dout[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sig_btt_cntr_prv[2]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[3]_i_1 
       (.I0(Dout[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sig_btt_cntr_prv[3]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[3]_i_3 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[3] ),
        .O(\n_0_sig_btt_cntr[3]_i_3 ));
LUT3 #(
    .INIT(8'hED)) 
     \sig_btt_cntr[3]_i_4 
       (.I0(\n_0_sig_max_first_increment_reg[2] ),
        .I1(sig_tstrb_fifo_data_in),
        .I2(\n_0_sig_btt_cntr_reg[2] ),
        .O(\n_0_sig_btt_cntr[3]_i_4 ));
LUT3 #(
    .INIT(8'hED)) 
     \sig_btt_cntr[3]_i_5 
       (.I0(\n_0_sig_max_first_increment_reg[1] ),
        .I1(sig_tstrb_fifo_data_in),
        .I2(sig_btt_cntr[1]),
        .O(\n_0_sig_btt_cntr[3]_i_5 ));
LUT3 #(
    .INIT(8'hED)) 
     \sig_btt_cntr[3]_i_6 
       (.I0(\n_0_sig_max_first_increment_reg[0] ),
        .I1(sig_tstrb_fifo_data_in),
        .I2(sig_btt_cntr[0]),
        .O(\n_0_sig_btt_cntr[3]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[4]_i_1 
       (.I0(Dout[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sig_btt_cntr_prv[4]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[5]_i_1 
       (.I0(Dout[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sig_btt_cntr_prv[5]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[6]_i_1 
       (.I0(Dout[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sig_btt_cntr_prv[6]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[7]_i_1 
       (.I0(Dout[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sig_btt_cntr_prv[7]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_3 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[7] ),
        .O(\n_0_sig_btt_cntr[7]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_4 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[6] ),
        .O(\n_0_sig_btt_cntr[7]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_5 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[5] ),
        .O(\n_0_sig_btt_cntr[7]_i_5 ));
LUT2 #(
    .INIT(4'hB)) 
     \sig_btt_cntr[7]_i_6 
       (.I0(sig_tstrb_fifo_data_in),
        .I1(\n_0_sig_btt_cntr_reg[4] ),
        .O(\n_0_sig_btt_cntr[7]_i_6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[8]_i_1 
       (.I0(Dout[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sig_btt_cntr_prv[8]));
LUT4 #(
    .INIT(16'hFB08)) 
     \sig_btt_cntr[9]_i_1 
       (.I0(Dout[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sig_btt_cntr_prv[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[0]),
        .Q(sig_btt_cntr[0]),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[10]),
        .Q(\n_0_sig_btt_cntr_reg[10] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[11]),
        .Q(\n_0_sig_btt_cntr_reg[11] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[11]_i_2 ,\n_1_sig_btt_cntr_reg[11]_i_2 ,\n_2_sig_btt_cntr_reg[11]_i_2 ,\n_3_sig_btt_cntr_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_reg[11] ,\n_0_sig_btt_cntr_reg[10] ,\n_0_sig_btt_cntr_reg[9] ,\n_0_sig_btt_cntr_reg[8] }),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({\n_0_sig_btt_cntr[11]_i_3 ,\n_0_sig_btt_cntr[11]_i_4 ,\n_0_sig_btt_cntr[11]_i_5 ,\n_0_sig_btt_cntr[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[12]),
        .Q(\n_0_sig_btt_cntr_reg[12] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[13]),
        .Q(\n_0_sig_btt_cntr_reg[13] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[14]),
        .Q(\n_0_sig_btt_cntr_reg[14] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[15]),
        .Q(\n_0_sig_btt_cntr_reg[15] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[11]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[15]_i_2 ,\n_1_sig_btt_cntr_reg[15]_i_2 ,\n_2_sig_btt_cntr_reg[15]_i_2 ,\n_3_sig_btt_cntr_reg[15]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_reg[15] ,\n_0_sig_btt_cntr_reg[14] ,\n_0_sig_btt_cntr_reg[13] ,\n_0_sig_btt_cntr_reg[12] }),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({\n_0_sig_btt_cntr[15]_i_3 ,\n_0_sig_btt_cntr[15]_i_4 ,\n_0_sig_btt_cntr[15]_i_5 ,\n_0_sig_btt_cntr[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[16]),
        .Q(\n_0_sig_btt_cntr_reg[16] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[17]),
        .Q(\n_0_sig_btt_cntr_reg[17] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[18]),
        .Q(\n_0_sig_btt_cntr_reg[18] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[19]),
        .Q(\n_0_sig_btt_cntr_reg[19] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[19]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[15]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[19]_i_2 ,\n_1_sig_btt_cntr_reg[19]_i_2 ,\n_2_sig_btt_cntr_reg[19]_i_2 ,\n_3_sig_btt_cntr_reg[19]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_reg[19] ,\n_0_sig_btt_cntr_reg[18] ,\n_0_sig_btt_cntr_reg[17] ,\n_0_sig_btt_cntr_reg[16] }),
        .O(sig_btt_cntr_prv0[19:16]),
        .S({\n_0_sig_btt_cntr[19]_i_3 ,\n_0_sig_btt_cntr[19]_i_4 ,\n_0_sig_btt_cntr[19]_i_5 ,\n_0_sig_btt_cntr[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[1]),
        .Q(sig_btt_cntr[1]),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[20]),
        .Q(\n_0_sig_btt_cntr_reg[20] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[21]),
        .Q(\n_0_sig_btt_cntr_reg[21] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[22]),
        .Q(\n_0_sig_btt_cntr_reg[22] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[22]_i_4 
       (.CI(\n_0_sig_btt_cntr_reg[19]_i_2 ),
        .CO({\NLW_sig_btt_cntr_reg[22]_i_4_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_reg[22]_i_4 ,\n_3_sig_btt_cntr_reg[22]_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_sig_btt_cntr_reg[21] ,\n_0_sig_btt_cntr_reg[20] }),
        .O({\NLW_sig_btt_cntr_reg[22]_i_4_O_UNCONNECTED [3],sig_btt_cntr_prv0[22:20]}),
        .S({\<const0> ,\n_0_sig_btt_cntr[22]_i_5 ,\n_0_sig_btt_cntr[22]_i_6 ,\n_0_sig_btt_cntr[22]_i_7 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[2]),
        .Q(\n_0_sig_btt_cntr_reg[2] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[3]),
        .Q(\n_0_sig_btt_cntr_reg[3] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_reg[3]_i_2 ,\n_1_sig_btt_cntr_reg[3]_i_2 ,\n_2_sig_btt_cntr_reg[3]_i_2 ,\n_3_sig_btt_cntr_reg[3]_i_2 }),
        .CYINIT(\<const1> ),
        .DI({\n_0_sig_btt_cntr_reg[3] ,\n_0_sig_btt_cntr_reg[2] ,sig_btt_cntr}),
        .O({sig_btt_cntr_prv0[3:1],\NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr[3]_i_3 ,\n_0_sig_btt_cntr[3]_i_4 ,\n_0_sig_btt_cntr[3]_i_5 ,\n_0_sig_btt_cntr[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[4]),
        .Q(\n_0_sig_btt_cntr_reg[4] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[5]),
        .Q(\n_0_sig_btt_cntr_reg[5] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[6]),
        .Q(\n_0_sig_btt_cntr_reg[6] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[7]),
        .Q(\n_0_sig_btt_cntr_reg[7] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
CARRY4 \sig_btt_cntr_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_reg[7]_i_2 ,\n_1_sig_btt_cntr_reg[7]_i_2 ,\n_2_sig_btt_cntr_reg[7]_i_2 ,\n_3_sig_btt_cntr_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_reg[7] ,\n_0_sig_btt_cntr_reg[6] ,\n_0_sig_btt_cntr_reg[5] ,\n_0_sig_btt_cntr_reg[4] }),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({\n_0_sig_btt_cntr[7]_i_3 ,\n_0_sig_btt_cntr[7]_i_4 ,\n_0_sig_btt_cntr[7]_i_5 ,\n_0_sig_btt_cntr[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[8]),
        .Q(\n_0_sig_btt_cntr_reg[8] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sig_btt_cntr_prv[9]),
        .Q(\n_0_sig_btt_cntr_reg[9] ),
        .R(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_10
       (.I0(Dout[16]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[16]),
        .I3(Dout[22]),
        .I4(sig_btt_cntr_prv0[22]),
        .I5(n_0_sig_btt_eq_0_i_13),
        .O(n_0_sig_btt_eq_0_i_10));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_11
       (.I0(sig_btt_cntr_prv0[6]),
        .I1(Dout[6]),
        .I2(sig_btt_cntr_prv0[5]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[5]),
        .O(n_0_sig_btt_eq_0_i_11));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_12
       (.I0(sig_btt_cntr_prv0[13]),
        .I1(Dout[13]),
        .I2(sig_btt_cntr_prv0[14]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[14]),
        .O(n_0_sig_btt_eq_0_i_12));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_13
       (.I0(sig_btt_cntr_prv0[18]),
        .I1(Dout[18]),
        .I2(sig_btt_cntr_prv0[17]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[17]),
        .O(n_0_sig_btt_eq_0_i_13));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_2
       (.I0(Dout[9]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(Dout[12]),
        .I4(sig_btt_cntr_prv0[12]),
        .I5(n_0_sig_btt_eq_0_i_6),
        .O(n_0_sig_btt_eq_0_i_2));
LUT6 #(
    .INIT(64'h1015000000000000)) 
     sig_btt_eq_0_i_4
       (.I0(sig_btt_cntr_prv[21]),
        .I1(Dout[20]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[20]),
        .I4(n_0_sig_btt_eq_0_i_9),
        .I5(n_0_sig_btt_eq_0_i_10),
        .O(n_0_sig_btt_eq_0_i_4));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[8]),
        .I1(Dout[8]),
        .I2(sig_btt_cntr_prv0[11]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[11]),
        .O(n_0_sig_btt_eq_0_i_6));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_7
       (.I0(Dout[7]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[7]),
        .I3(Dout[10]),
        .I4(sig_btt_cntr_prv0[10]),
        .I5(n_0_sig_btt_eq_0_i_11),
        .O(n_0_sig_btt_eq_0_i_7));
LUT6 #(
    .INIT(64'h0500050505330505)) 
     sig_btt_eq_0_i_8
       (.I0(sig_btt_cntr_prv0[4]),
        .I1(Dout[4]),
        .I2(sig_btt_cntr_prv0[3]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(Dout[3]),
        .O(n_0_sig_btt_eq_0_i_8));
LUT6 #(
    .INIT(64'h0044034700000000)) 
     sig_btt_eq_0_i_9
       (.I0(Dout[15]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[15]),
        .I3(Dout[19]),
        .I4(sig_btt_cntr_prv0[19]),
        .I5(n_0_sig_btt_eq_0_i_12),
        .O(n_0_sig_btt_eq_0_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_21_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(sig_btt_eq_0),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hD0FFD0FFFFFFD0FF)) 
     sig_cmd_empty_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .I2(p_9_out_0),
        .I3(I7),
        .I4(sig_fifo_tlast_out),
        .I5(I8),
        .O(n_0_sig_cmd_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd_empty_i_1),
        .Q(p_9_out_0),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT5 #(
    .INIT(32'hE0E000E0)) 
     sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(I7),
        .I3(sig_fifo_tlast_out),
        .I4(I8),
        .O(n_0_sig_cmd_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd_full_i_1),
        .Q(sig_cmd_full),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFB08)) 
     sig_curr_eof_reg_i_1
       (.I0(Dout[23]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_curr_eof_reg),
        .O(n_0_sig_curr_eof_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_curr_eof_reg_i_1),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
LUT6 #(
    .INIT(64'h000000000000E200)) 
     \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(p_8_out[0]),
        .I3(I7),
        .I4(O1),
        .I5(sig_wr_fifo),
        .O(\n_0_sig_curr_strt_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000E200)) 
     \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(p_8_out[1]),
        .I3(I7),
        .I4(O1),
        .I5(sig_wr_fifo),
        .O(\n_0_sig_curr_strt_offset[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_curr_strt_offset[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
FDRE #(
    .INIT(1'b0)) 
     \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_curr_strt_offset[0]_i_1 ),
        .Q(sig_curr_strt_offset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_curr_strt_offset[1]_i_1 ),
        .Q(sig_curr_strt_offset[1]),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFF200)) 
     sig_eop_halt_xfer_i_1
       (.I0(sig_btt_eq_0),
        .I1(ld_btt_cntr_reg2),
        .I2(\n_15_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .I3(sig_eop_halt_xfer),
        .I4(\n_17_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .O(n_0_sig_eop_halt_xfer_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_eop_halt_xfer_i_1),
        .Q(sig_eop_halt_xfer),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_eop_sent),
        .Q(O1),
        .R(sig_eop_sent_reg0));
LUT4 #(
    .INIT(16'hF704)) 
     \sig_fifo_mssai[0]_i_1 
       (.I0(p_8_out[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\n_0_sig_fifo_mssai[0]_i_1 ));
LUT5 #(
    .INIT(32'hFF9F0090)) 
     \sig_fifo_mssai[1]_i_1 
       (.I0(p_8_out[0]),
        .I1(p_8_out[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\n_0_sig_fifo_mssai[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_fifo_mssai[0]_i_1 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_fifo_mssai[1]_i_1 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
     \sig_max_first_increment[0]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[0] ),
        .I1(p_8_out[0]),
        .I2(I7),
        .I3(sig_wr_fifo),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\n_0_sig_max_first_increment[0]_i_1 ));
LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
     \sig_max_first_increment[1]_i_1 
       (.I0(\n_0_sig_max_first_increment_reg[1] ),
        .I1(p_8_out[0]),
        .I2(p_8_out[1]),
        .I3(I7),
        .I4(sig_wr_fifo),
        .I5(sig_ld_cmd),
        .O(\n_0_sig_max_first_increment[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_max_first_increment[0]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_max_first_increment[1]_i_1 ),
        .Q(\n_0_sig_max_first_increment_reg[1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_20_LOWER_DATAWIDTH.I_TSTRB_FIFO ),
        .Q(\n_0_sig_max_first_increment_reg[2] ),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hF708)) 
     \sig_next_strt_offset[0]_i_1 
       (.I0(Dout[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(p_8_out[0]),
        .O(\n_0_sig_next_strt_offset[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
     \sig_next_strt_offset[1]_i_1 
       (.I0(Dout[0]),
        .I1(p_8_out[0]),
        .I2(Dout[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(p_8_out[1]),
        .O(\n_0_sig_next_strt_offset[1]_i_1 ));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_next_strt_offset[0]_i_1 ),
        .Q(p_8_out[0]),
        .R(sig_eop_sent_reg0));
(* counter = "21" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_next_strt_offset[1]_i_1 ),
        .Q(p_8_out[1]),
        .R(sig_eop_sent_reg0));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_sfifo_autord
   (DOBDO,
    sig_data_fifo_wr_cnt,
    S,
    lsig_cmd_cmplt_dbeat7_out,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    I2,
    sig_rd_empty,
    Q,
    lsig_0ffset_cntr,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    I3,
    I5);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output S;
  output lsig_cmd_cmplt_dbeat7_out;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I2;
  input sig_rd_empty;
  input [2:0]Q;
  input lsig_0ffset_cntr;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input I3;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire S;
  wire hold_ff_q;
  wire lsig_0ffset_cntr;
  wire lsig_cmd_cmplt_dbeat7_out;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire \n_25_BLK_MEM.I_SYNC_FIFOGEN_FIFO ;
  wire p_0_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;

axi_sdi_fb_datamoversync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(lsig_cmd_cmplt_dbeat7_out),
        .O10(O8),
        .O11(O9),
        .O2(O1),
        .O3(\n_25_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .O9(O7),
        .Q(Q),
        .S(S),
        .hold_ff_q(hold_ff_q),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_25_BLK_MEM.I_SYNC_FIFOGEN_FIFO ),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module axi_sdi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0
   (D,
    DOBDO,
    O1,
    O2,
    hold_ff_q,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    I2,
    I4,
    I5,
    I7,
    sig_dre2ibtt_tvalid);
  output [31:0]D;
  output [0:0]DOBDO;
  output O1;
  output O2;
  output hold_ff_q;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input I2;
  input I4;
  input I5;
  input I7;
  input sig_dre2ibtt_tvalid;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;

axi_sdi_fb_datamoversync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(hold_ff_q),
        .R(\<const0> ));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_skid2mm_buf
   (p_0_in3_in,
    sig_skid2data_wready,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2skid_wlast,
    I1,
    m_axi_s2mm_wready,
    I2,
    D,
    I3,
    I4);
  output p_0_in3_in;
  output sig_skid2data_wready;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2skid_wlast;
  input I1;
  input m_axi_s2mm_wready;
  input I2;
  input [31:0]D;
  input [3:0]I3;
  input [3:0]I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [3:0]I4;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire n_0_sig_m_valid_dup_i_1__0;
  wire n_0_sig_s_ready_dup_i_1__1;
  wire p_0_in3_in;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_skid2data_wready;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_dup),
        .O(p_0_in3_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(sig_skid2data_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(m_axi_s2mm_wvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[31]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_2__0 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     sig_last_reg_out_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h000000005DDD0000)) 
     sig_m_valid_dup_i_1__0
       (.I0(I1),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(I2),
        .I5(sig_reset_reg),
        .O(n_0_sig_m_valid_dup_i_1__0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__0),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__0),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFEFEEEFE)) 
     sig_s_ready_dup_i_1__1
       (.I0(m_axi_s2mm_wready),
        .I1(sig_reset_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(I1),
        .O(n_0_sig_s_ready_dup_i_1__1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__1),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__1),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I4[0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I4[1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I4[2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(I4[3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_skid_buf
   (sig_skid2dre_wready,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_stop_request,
    sig_mvalid_stop,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    sig_slast_with_stop,
    SR,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_reset_reg,
    sig_dre2skid_wvalid,
    m_axis_mm2s_tready,
    sig_dre2skid_wlast,
    Q,
    O2,
    I1,
    D);
  output sig_skid2dre_wready;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_stop_request;
  output sig_mvalid_stop;
  output [1:0]sig_sstrb_stop_mask;
  output [15:0]m_axis_mm2s_tdata;
  output [1:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input sig_slast_with_stop;
  input [0:0]SR;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_reset_reg;
  input sig_dre2skid_wvalid;
  input m_axis_mm2s_tready;
  input sig_dre2skid_wlast;
  input [8:0]Q;
  input [8:0]O2;
  input I1;
  input [1:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire I1;
  wire [8:0]O2;
  wire [8:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [15:0]m_axis_mm2s_tdata;
  wire [1:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire \n_0_sig_data_reg_out[15]_i_2 ;
  wire n_0_sig_m_valid_dup_i_1;
  wire n_0_sig_m_valid_dup_i_3;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_s_ready_dup_i_1;
  wire n_0_sig_s_ready_dup_i_2;
  wire n_0_sig_sready_stop_reg_i_1;
  wire \n_0_sig_sstrb_stop_mask[0]_i_1 ;
  wire \n_0_sig_sstrb_stop_mask[1]_i_1 ;
  wire [15:0]sig_data_skid_mux_out;
  wire [15:0]sig_data_skid_reg;
  wire sig_dre2skid_wlast;
  wire sig_dre2skid_wvalid;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_set;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [1:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire [1:0]sig_strb_skid_mux_out;
  wire [1:0]sig_strb_skid_reg;
  wire sig_stream_rst;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_out),
        .O(sig_skid2dre_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_m_valid_out),
        .O(m_axis_mm2s_tvalid));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(Q[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(O2[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(O2[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(O2[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(O2[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(O2[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[15]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(\n_0_sig_data_reg_out[15]_i_2 ));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[15]_i_3 
       (.I0(sig_data_skid_reg[15]),
        .I1(O2[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(Q[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(Q[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(Q[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(Q[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(Q[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(Q[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(Q[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(O2[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hCA)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(O2[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[2]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[3]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[4]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[5]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[6]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[7]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[0]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(O2[1]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
LUT4 #(
    .INIT(16'hEFE0)) 
     sig_last_reg_out_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
LUT5 #(
    .INIT(32'h00010000)) 
     sig_m_valid_dup_i_1
       (.I0(sig_mvalid_stop_set),
        .I1(sig_stream_rst),
        .I2(sig_reset_reg),
        .I3(sig_mvalid_stop),
        .I4(n_0_sig_m_valid_dup_i_3),
        .O(n_0_sig_m_valid_dup_i_1));
LUT5 #(
    .INIT(32'h88A8CCCC)) 
     sig_m_valid_dup_i_2
       (.I0(m_axis_mm2s_tready),
        .I1(sig_stop_request),
        .I2(sig_halt_reg_dly2),
        .I3(sig_halt_reg_dly3),
        .I4(sig_m_valid_dup),
        .O(sig_mvalid_stop_set));
LUT4 #(
    .INIT(16'hBFAA)) 
     sig_m_valid_dup_i_3
       (.I0(sig_dre2skid_wvalid),
        .I1(m_axis_mm2s_tready),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .O(n_0_sig_m_valid_dup_i_3));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000FFEABBAA)) 
     sig_mvalid_stop_reg_i_1
       (.I0(sig_mvalid_stop),
        .I1(sig_m_valid_dup),
        .I2(I1),
        .I3(sig_stop_request),
        .I4(m_axis_mm2s_tready),
        .I5(sig_stream_rst),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'h10100010)) 
     sig_s_ready_dup_i_1
       (.I0(sig_stream_rst),
        .I1(sig_stop_request),
        .I2(n_0_sig_s_ready_dup_i_2),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(n_0_sig_s_ready_dup_i_1));
LUT5 #(
    .INIT(32'hFFFFAEEE)) 
     sig_s_ready_dup_i_2
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_dre2skid_wvalid),
        .I4(m_axis_mm2s_tready),
        .O(n_0_sig_s_ready_dup_i_2));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h00BA)) 
     sig_sready_stop_reg_i_1
       (.I0(sig_stop_request),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(sig_stream_rst),
        .O(n_0_sig_sready_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_sready_stop_reg_i_1),
        .Q(sig_stop_request),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h00BA)) 
     \sig_sstrb_stop_mask[0]_i_1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(sig_stream_rst),
        .O(\n_0_sig_sstrb_stop_mask[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h00BA)) 
     \sig_sstrb_stop_mask[1]_i_1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(sig_stream_rst),
        .O(\n_0_sig_sstrb_stop_mask[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_sstrb_stop_mask[0]_i_1 ),
        .Q(sig_sstrb_stop_mask[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_sstrb_stop_mask[1]_i_1 ),
        .Q(sig_sstrb_stop_mask[1]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1 
       (.I0(Q[8]),
        .I1(sig_sstrb_stop_mask[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1 
       (.I0(O2[8]),
        .I1(sig_sstrb_stop_mask[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\n_0_sig_data_reg_out[15]_i_2 ),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module axi_sdi_fb_datamoveraxi_datamover_skid_buf__parameterized0
   (p_0_in2_in,
    s_axis_s2mm_tready,
    skid2dre_wvalid,
    sig_stop_request,
    sig_mvalid_stop,
    sig_slast_with_stop,
    sig_sstrb_stop_mask,
    Q,
    O1,
    I1,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    SR,
    E,
    dre2skid_wready,
    s_axis_s2mm_tvalid,
    I2,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    I3,
    sig_data2skid_halt,
    I4,
    I5,
    I6,
    I7);
  output p_0_in2_in;
  output s_axis_s2mm_tready;
  output skid2dre_wvalid;
  output sig_stop_request;
  output sig_mvalid_stop;
  output sig_slast_with_stop;
  output [3:0]sig_sstrb_stop_mask;
  output [31:0]Q;
  output [3:0]O1;
  input I1;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]SR;
  input [0:0]E;
  input dre2skid_wready;
  input s_axis_s2mm_tvalid;
  input I2;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input I3;
  input sig_data2skid_halt;
  input I4;
  input I5;
  input I6;
  input I7;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]O1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_m_valid_dup_i_1__2;
  wire n_0_sig_m_valid_dup_i_2__2;
  wire n_0_sig_mvalid_stop_reg_i_1;
  wire n_0_sig_s_ready_dup_i_1__0;
  wire p_0_in2_in;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_data2skid_halt;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_slast_with_stop_0;
  wire [3:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire skid2dre_wvalid;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_m_valid_dup),
        .O(p_0_in2_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(s_axis_s2mm_tready));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(skid2dre_wvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1__1 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1__1 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1__1 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1__1 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1__1 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1__1 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1__1 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1__0 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1__0 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1__0 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1__0 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1__1 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1__0 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1__0 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1__0 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1__0 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1__0 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1__0 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1__0 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1__0 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1__0 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1__0 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1__1 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1__0 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_3 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1__1 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1__1 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1__1 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1__1 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1__1 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1__1 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1__1 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(Q[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
LUT4 #(
    .INIT(16'hEFE0)) 
     sig_last_reg_out_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_slast_with_stop),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     sig_last_skid_reg_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .O(sig_slast_with_stop_0));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop_0),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
     sig_m_valid_dup_i_1__2
       (.I0(n_0_sig_m_valid_dup_i_2__2),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(dre2skid_wready),
        .O(n_0_sig_m_valid_dup_i_1__2));
LUT6 #(
    .INIT(64'h0000000055551050)) 
     sig_m_valid_dup_i_2__2
       (.I0(SR),
        .I1(dre2skid_wready),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(s_axis_s2mm_tvalid),
        .I5(sig_reset_reg),
        .O(n_0_sig_m_valid_dup_i_2__2));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__2),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1__2),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAAAA88888AA8888)) 
     sig_mvalid_stop_reg_i_1
       (.I0(I3),
        .I1(sig_mvalid_stop),
        .I2(sig_data2skid_halt),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(dre2skid_wready),
        .O(n_0_sig_mvalid_stop_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_mvalid_stop_reg_i_1),
        .Q(sig_mvalid_stop),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000EEFEFEFE)) 
     sig_s_ready_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(dre2skid_wready),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_m_valid_dup),
        .I5(I2),
        .O(n_0_sig_s_ready_dup_i_1__0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__0),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1__0),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_stop_request),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I7),
        .Q(sig_sstrb_stop_mask[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(sig_sstrb_stop_mask[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(sig_sstrb_stop_mask[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(sig_sstrb_stop_mask[3]),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[0]_i_1__1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(s_axis_s2mm_tkeep[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[1]_i_1__1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(s_axis_s2mm_tkeep[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(s_axis_s2mm_tkeep[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(s_axis_s2mm_tkeep[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(O1[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(O1[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(O1[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(O1[3]),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[0]_i_1__1 
       (.I0(sig_sstrb_stop_mask[0]),
        .I1(s_axis_s2mm_tkeep[0]),
        .O(sig_sstrb_with_stop[0]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[1]_i_1__1 
       (.I0(sig_sstrb_stop_mask[1]),
        .I1(s_axis_s2mm_tkeep[1]),
        .O(sig_sstrb_with_stop[1]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_sstrb_stop_mask[2]),
        .I1(s_axis_s2mm_tkeep[2]),
        .O(sig_sstrb_with_stop[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_sstrb_stop_mask[3]),
        .I1(s_axis_s2mm_tkeep[3]),
        .O(sig_sstrb_with_stop[3]));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_wr_sf
   (D,
    DOBDO,
    sig_len_fifo_empty,
    O1,
    p_0_in,
    sig_len_fifo_full,
    hold_ff_q,
    sig_ok_to_post_wr_addr,
    CO,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    Clken,
    I2,
    I3,
    I4,
    I5,
    I6,
    sig_dre2ibtt_tvalid,
    I7,
    s2mm_wr_len,
    E,
    I8);
  output [31:0]D;
  output [0:0]DOBDO;
  output sig_len_fifo_empty;
  output O1;
  output p_0_in;
  output sig_len_fifo_full;
  output hold_ff_q;
  output sig_ok_to_post_wr_addr;
  output [0:0]CO;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input Clken;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input sig_dre2ibtt_tvalid;
  input I7;
  input [5:0]s2mm_wr_len;
  input [0:0]E;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire Clken;
  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_uncom_wrcnt[3]_i_6 ;
  wire \n_0_sig_uncom_wrcnt[3]_i_7 ;
  wire \n_0_sig_uncom_wrcnt[3]_i_8 ;
  wire \n_0_sig_uncom_wrcnt[3]_i_9 ;
  wire \n_0_sig_uncom_wrcnt[7]_i_6 ;
  wire \n_0_sig_uncom_wrcnt[7]_i_7 ;
  wire \n_0_sig_uncom_wrcnt[7]_i_8 ;
  wire \n_0_sig_uncom_wrcnt[7]_i_9 ;
  wire \n_0_sig_uncom_wrcnt[9]_i_4 ;
  wire \n_0_sig_uncom_wrcnt[9]_i_5 ;
  wire \n_0_sig_uncom_wrcnt_reg[3]_i_1 ;
  wire \n_0_sig_uncom_wrcnt_reg[7]_i_1 ;
  wire n_10_I_WR_LEN_FIFO;
  wire n_19_I_WR_LEN_FIFO;
  wire \n_1_sig_uncom_wrcnt_reg[3]_i_1 ;
  wire \n_1_sig_uncom_wrcnt_reg[7]_i_1 ;
  wire n_20_I_WR_LEN_FIFO;
  wire n_21_I_WR_LEN_FIFO;
  wire n_22_I_WR_LEN_FIFO;
  wire n_23_I_WR_LEN_FIFO;
  wire n_24_I_WR_LEN_FIFO;
  wire \n_2_sig_uncom_wrcnt_reg[3]_i_1 ;
  wire \n_2_sig_uncom_wrcnt_reg[7]_i_1 ;
  wire n_3_I_WR_LEN_FIFO;
  wire \n_3_sig_uncom_wrcnt_reg[3]_i_1 ;
  wire \n_3_sig_uncom_wrcnt_reg[7]_i_1 ;
  wire \n_3_sig_uncom_wrcnt_reg[9]_i_2 ;
  wire n_4_I_WR_LEN_FIFO;
  wire n_5_I_WR_LEN_FIFO;
  wire n_6_I_WR_LEN_FIFO;
  wire n_7_I_WR_LEN_FIFO;
  wire n_8_I_WR_LEN_FIFO;
  wire n_9_I_WR_LEN_FIFO;
  wire p_0_in;
  wire [9:0]p_1_in;
  wire p_3_out;
  wire [5:0]s2mm_wr_len;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire [7:0]sig_len_fifo_data_out;
  wire sig_len_fifo_empty;
  wire sig_len_fifo_full;
  wire sig_ok_to_post_wr_addr;
  wire sig_stream_rst;
  wire [9:0]sig_uncom_wrcnt;
  wire [3:1]\NLW_sig_uncom_wrcnt_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_uncom_wrcnt_reg[9]_i_2_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(O1),
        .O2(p_0_in),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoversrl_fifo_f__parameterized6 I_WR_LEN_FIFO
       (.CO(CO),
        .Clken(Clken),
        .Dout({sig_len_fifo_data_out[7],sig_len_fifo_data_out[6],sig_len_fifo_data_out[5],sig_len_fifo_data_out[4],sig_len_fifo_data_out[3],sig_len_fifo_data_out[2],sig_len_fifo_data_out[1],sig_len_fifo_data_out[0]}),
        .I1(p_0_in),
        .I6(I6),
        .O1(sig_len_fifo_empty),
        .O2(n_19_I_WR_LEN_FIFO),
        .O3(n_20_I_WR_LEN_FIFO),
        .O4(n_21_I_WR_LEN_FIFO),
        .O5(n_22_I_WR_LEN_FIFO),
        .O6(n_23_I_WR_LEN_FIFO),
        .O7(n_24_I_WR_LEN_FIFO),
        .Q(sig_uncom_wrcnt),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in({n_3_I_WR_LEN_FIFO,n_4_I_WR_LEN_FIFO,n_5_I_WR_LEN_FIFO,n_6_I_WR_LEN_FIFO,n_7_I_WR_LEN_FIFO,n_8_I_WR_LEN_FIFO,n_9_I_WR_LEN_FIFO,n_10_I_WR_LEN_FIFO}),
        .p_3_out(p_3_out),
        .s2mm_wr_len(s2mm_wr_len),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_ok_to_post_wr_addr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_ok_to_post_wr_addr),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFBFF080C0400F7F3)) 
     \sig_uncom_wrcnt[3]_i_6 
       (.I0(sig_len_fifo_data_out[3]),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(I6),
        .I4(n_24_I_WR_LEN_FIFO),
        .I5(sig_uncom_wrcnt[3]),
        .O(\n_0_sig_uncom_wrcnt[3]_i_6 ));
LUT6 #(
    .INIT(64'h9DAEAEAE62515151)) 
     \sig_uncom_wrcnt[3]_i_7 
       (.I0(sig_len_fifo_data_out[2]),
        .I1(p_3_out),
        .I2(I6),
        .I3(sig_len_fifo_data_out[0]),
        .I4(sig_len_fifo_data_out[1]),
        .I5(sig_uncom_wrcnt[2]),
        .O(\n_0_sig_uncom_wrcnt[3]_i_7 ));
LUT6 #(
    .INIT(64'h595DAAAEA6A25551)) 
     \sig_uncom_wrcnt[3]_i_8 
       (.I0(sig_len_fifo_data_out[1]),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(I6),
        .I4(sig_len_fifo_data_out[0]),
        .I5(sig_uncom_wrcnt[1]),
        .O(\n_0_sig_uncom_wrcnt[3]_i_8 ));
LUT4 #(
    .INIT(16'h4B4F)) 
     \sig_uncom_wrcnt[3]_i_9 
       (.I0(p_0_in),
        .I1(sig_dre2ibtt_tvalid),
        .I2(sig_len_fifo_data_out[0]),
        .I3(I6),
        .O(\n_0_sig_uncom_wrcnt[3]_i_9 ));
LUT6 #(
    .INIT(64'h595DAAAEA6A25551)) 
     \sig_uncom_wrcnt[7]_i_6 
       (.I0(sig_len_fifo_data_out[7]),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(I6),
        .I4(n_23_I_WR_LEN_FIFO),
        .I5(sig_uncom_wrcnt[7]),
        .O(\n_0_sig_uncom_wrcnt[7]_i_6 ));
LUT6 #(
    .INIT(64'hAAAE595D5551A6A2)) 
     \sig_uncom_wrcnt[7]_i_7 
       (.I0(sig_len_fifo_data_out[6]),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(I6),
        .I4(n_19_I_WR_LEN_FIFO),
        .I5(sig_uncom_wrcnt[6]),
        .O(\n_0_sig_uncom_wrcnt[7]_i_7 ));
LUT6 #(
    .INIT(64'hFBFF080C0400F7F3)) 
     \sig_uncom_wrcnt[7]_i_8 
       (.I0(sig_len_fifo_data_out[5]),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(I6),
        .I4(n_20_I_WR_LEN_FIFO),
        .I5(sig_uncom_wrcnt[5]),
        .O(\n_0_sig_uncom_wrcnt[7]_i_8 ));
LUT6 #(
    .INIT(64'hFBFF080C0400F7F3)) 
     \sig_uncom_wrcnt[7]_i_9 
       (.I0(sig_len_fifo_data_out[4]),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(I6),
        .I4(n_21_I_WR_LEN_FIFO),
        .I5(sig_uncom_wrcnt[4]),
        .O(\n_0_sig_uncom_wrcnt[7]_i_9 ));
LUT4 #(
    .INIT(16'h02FD)) 
     \sig_uncom_wrcnt[9]_i_4 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(p_0_in),
        .I2(I6),
        .I3(sig_uncom_wrcnt[9]),
        .O(\n_0_sig_uncom_wrcnt[9]_i_4 ));
LUT5 #(
    .INIT(32'h4575BA8A)) 
     \sig_uncom_wrcnt[9]_i_5 
       (.I0(n_22_I_WR_LEN_FIFO),
        .I1(p_0_in),
        .I2(sig_dre2ibtt_tvalid),
        .I3(I6),
        .I4(sig_uncom_wrcnt[8]),
        .O(\n_0_sig_uncom_wrcnt[9]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(sig_uncom_wrcnt[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(sig_uncom_wrcnt[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(sig_uncom_wrcnt[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[3]),
        .Q(sig_uncom_wrcnt[3]),
        .R(sig_stream_rst));
CARRY4 \sig_uncom_wrcnt_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_uncom_wrcnt_reg[3]_i_1 ,\n_1_sig_uncom_wrcnt_reg[3]_i_1 ,\n_2_sig_uncom_wrcnt_reg[3]_i_1 ,\n_3_sig_uncom_wrcnt_reg[3]_i_1 }),
        .CYINIT(sig_uncom_wrcnt[0]),
        .DI({n_8_I_WR_LEN_FIFO,n_9_I_WR_LEN_FIFO,n_10_I_WR_LEN_FIFO,I8}),
        .O(p_1_in[3:0]),
        .S({\n_0_sig_uncom_wrcnt[3]_i_6 ,\n_0_sig_uncom_wrcnt[3]_i_7 ,\n_0_sig_uncom_wrcnt[3]_i_8 ,\n_0_sig_uncom_wrcnt[3]_i_9 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[4]),
        .Q(sig_uncom_wrcnt[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[5]),
        .Q(sig_uncom_wrcnt[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[6]),
        .Q(sig_uncom_wrcnt[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[7]),
        .Q(sig_uncom_wrcnt[7]),
        .R(sig_stream_rst));
CARRY4 \sig_uncom_wrcnt_reg[7]_i_1 
       (.CI(\n_0_sig_uncom_wrcnt_reg[3]_i_1 ),
        .CO({\n_0_sig_uncom_wrcnt_reg[7]_i_1 ,\n_1_sig_uncom_wrcnt_reg[7]_i_1 ,\n_2_sig_uncom_wrcnt_reg[7]_i_1 ,\n_3_sig_uncom_wrcnt_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({n_4_I_WR_LEN_FIFO,n_5_I_WR_LEN_FIFO,n_6_I_WR_LEN_FIFO,n_7_I_WR_LEN_FIFO}),
        .O(p_1_in[7:4]),
        .S({\n_0_sig_uncom_wrcnt[7]_i_6 ,\n_0_sig_uncom_wrcnt[7]_i_7 ,\n_0_sig_uncom_wrcnt[7]_i_8 ,\n_0_sig_uncom_wrcnt[7]_i_9 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[8]),
        .Q(sig_uncom_wrcnt[8]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_uncom_wrcnt_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[9]),
        .Q(sig_uncom_wrcnt[9]),
        .R(sig_stream_rst));
CARRY4 \sig_uncom_wrcnt_reg[9]_i_2 
       (.CI(\n_0_sig_uncom_wrcnt_reg[7]_i_1 ),
        .CO({\NLW_sig_uncom_wrcnt_reg[9]_i_2_CO_UNCONNECTED [3:1],\n_3_sig_uncom_wrcnt_reg[9]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_3_I_WR_LEN_FIFO}),
        .O({\NLW_sig_uncom_wrcnt_reg[9]_i_2_O_UNCONNECTED [3:2],p_1_in[9:8]}),
        .S({\<const0> ,\<const0> ,\n_0_sig_uncom_wrcnt[9]_i_4 ,\n_0_sig_uncom_wrcnt[9]_i_5 }));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_wr_status_cntl
   (sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_0,
    sig_halt_reg,
    sig_halt_reg_dly3,
    sig_wsc2stat_status_valid,
    sig_wsc2stat_status,
    sig_wdc_status_going_full,
    O1,
    sig_halt_cmplt0,
    m_axi_s2mm_bready,
    O2,
    s2mm_dbg_data,
    sig_init_done,
    sig_init_done_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    I2,
    I3,
    SR,
    sig_addr_reg_empty,
    I4,
    sig_addr2wsc_calc_error,
    sig_addr2data_addr_posted,
    m_axi_s2mm_bvalid,
    I5,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    s2mm_dbg_sel,
    m_axi_s2mm_bresp,
    Din,
    I6,
    p_2_out,
    p_1_out);
  output sig_inhibit_rdy_n;
  output sig_inhibit_rdy_n_0;
  output sig_halt_reg;
  output sig_halt_reg_dly3;
  output sig_wsc2stat_status_valid;
  output [7:0]sig_wsc2stat_status;
  output sig_wdc_status_going_full;
  output O1;
  output sig_halt_cmplt0;
  output m_axi_s2mm_bready;
  output O2;
  output [8:0]s2mm_dbg_data;
  output sig_init_done;
  output sig_init_done_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input sig_addr_reg_empty;
  input I4;
  input sig_addr2wsc_calc_error;
  input sig_addr2data_addr_posted;
  input m_axi_s2mm_bvalid;
  input I5;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]s2mm_dbg_sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:6]Din;
  input I6;
  input p_2_out;
  input p_1_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:6]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire \n_0_sig_addr_posted_cntr[0]_i_1__0 ;
  wire n_0_sig_halt_cmplt_i_4;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire n_11_I_WRESP_STATUS_FIFO;
  wire \n_14_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_15_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_16_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_4_I_WRESP_STATUS_FIFO;
  wire n_5_I_WRESP_STATUS_FIFO;
  wire n_6_I_WRESP_STATUS_FIFO;
  wire n_7_I_WRESP_STATUS_FIFO;
  wire \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_9_I_WRESP_STATUS_FIFO;
  wire p_0_in;
  wire p_1_out;
  wire p_2_out;
  wire p_4_out;
  wire [8:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_coelsc_reg_empty;
  wire [6:0]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_1;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire [1:1]sig_wresp_sfifo_out;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized5 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\n_14_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ,\n_15_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ,\n_16_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO }),
        .Din(Din),
        .Dout({sig_dcntl_sfifo_out[6:2],sig_dcntl_sfifo_out[0]}),
        .E(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I1(sig_wsc2stat_status[4]),
        .I2(I2),
        .I3(sig_wsc2stat_status[6]),
        .I4(sig_wresp_sfifo_out),
        .I5(I5),
        .I6(sig_wsc2stat_status[5]),
        .I7(I6),
        .O1(O1),
        .O2(O2),
        .O3(\n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(sig_rd_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_9_I_WRESP_STATUS_FIFO),
        .Q(sig_wsc2stat_status[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(sig_wsc2stat_status[4]),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wsc2stat_status[7]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_11_I_WRESP_STATUS_FIFO),
        .Q(sig_wsc2stat_status[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[3]),
        .Q(sig_wsc2stat_status[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(sig_wsc2stat_status[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(sig_wsc2stat_status[3]),
        .R(SR));
GND GND
       (.G(\<const0> ));
axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized4 I_WRESP_STATUS_FIFO
       (.D({n_5_I_WRESP_STATUS_FIFO,n_6_I_WRESP_STATUS_FIFO,n_7_I_WRESP_STATUS_FIFO}),
        .Dout(sig_dcntl_sfifo_out[2]),
        .E(n_4_I_WRESP_STATUS_FIFO),
        .I1(I1),
        .I2(sig_wsc2stat_status[5]),
        .I3(sig_wsc2stat_status[6]),
        .I6(I6),
        .O1(n_9_I_WRESP_STATUS_FIFO),
        .O2(sig_wresp_sfifo_out),
        .O3(n_11_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_empty(sig_rd_empty_0),
        .sig_rd_empty_0(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[12]_INST_0 
       (.I0(sig_wsc2stat_status[0]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[13]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[1]),
        .O(s2mm_dbg_data[2]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[14]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[2]),
        .O(s2mm_dbg_data[3]));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[15]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[3]),
        .O(s2mm_dbg_data[4]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[16]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[4]),
        .O(s2mm_dbg_data[5]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[17]_INST_0 
       (.I0(sig_wsc2stat_status[5]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[6]));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[18]_INST_0 
       (.I0(sig_wsc2stat_status[6]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[7]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[21]_INST_0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[8]));
LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[7]_INST_0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[0]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1__0 ));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(n_4_I_WRESP_STATUS_FIFO),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1__0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(n_4_I_WRESP_STATUS_FIFO),
        .D(n_7_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(n_4_I_WRESP_STATUS_FIFO),
        .D(n_6_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
(* counter = "17" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(n_4_I_WRESP_STATUS_FIFO),
        .D(n_5_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h0030000200000000)) 
     sig_halt_cmplt_i_2
       (.I0(sig_addr_reg_empty),
        .I1(I4),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr_reg[1]),
        .I4(sig_addr_posted_cntr_reg[0]),
        .I5(n_0_sig_halt_cmplt_i_4),
        .O(sig_halt_cmplt0));
LUT2 #(
    .INIT(4'h1)) 
     sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg[2]),
        .I1(sig_addr_posted_cntr_reg[3]),
        .O(n_0_sig_halt_cmplt_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_halt_reg),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_16_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_15_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
(* counter = "18" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_14_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[2]),
        .I1(sig_wdc_statcnt_reg__0[3]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoveraxi_datamover_wrdata_cntl
   (sig_wr_fifo,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    sig_data2all_tlast_error,
    sig_push_dqual_reg,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    s2mm_wr_xfer_cmplt,
    s2mm_ld_nxt_len,
    sig_tlast_err_stop,
    Din,
    sig_ld_new_cmd_reg,
    sig_data2skid_wlast,
    O1,
    sig_push_addr_reg1_out,
    S0,
    O2,
    O3,
    sig_push_to_wsc,
    s2mm_dbg_data,
    O4,
    O5,
    O6,
    s2mm_err,
    O7,
    O8,
    sig_data2skid_halt,
    Clken,
    sig_init_done,
    s2mm_wr_len,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    I2,
    I3,
    I4,
    sig_skid2data_wready,
    I5,
    hold_ff_q,
    sig_rd_empty,
    s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_ok_to_post_wr_addr,
    sig_halt_reg_dly3_0,
    sig_wsc2stat_status_valid,
    I6,
    sig_wdc_status_going_full,
    I7,
    sig_inhibit_rdy_n_1,
    s2mm_dbg_sel,
    p_11_out,
    Q,
    sig_ibtt2wdc_tvalid,
    sig_addr2data_addr_posted,
    DOBDO,
    I8,
    p_0_in3_in,
    I9,
    I10,
    I11,
    sig_len_fifo_full,
    p_1_out,
    p_2_out,
    I12,
    I13);
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output sig_halt_reg;
  output sig_data2all_tlast_error;
  output sig_push_dqual_reg;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output s2mm_wr_xfer_cmplt;
  output s2mm_ld_nxt_len;
  output sig_tlast_err_stop;
  output [0:6]Din;
  output sig_ld_new_cmd_reg;
  output sig_data2skid_wlast;
  output O1;
  output sig_push_addr_reg1_out;
  output S0;
  output O2;
  output O3;
  output sig_push_to_wsc;
  output [4:0]s2mm_dbg_data;
  output O4;
  output O5;
  output O6;
  output s2mm_err;
  output [3:0]O7;
  output [3:0]O8;
  output sig_data2skid_halt;
  output Clken;
  output sig_init_done;
  output [5:0]s2mm_wr_len;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input sig_skid2data_wready;
  input I5;
  input hold_ff_q;
  input sig_rd_empty;
  input s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_ok_to_post_wr_addr;
  input sig_halt_reg_dly3_0;
  input sig_wsc2stat_status_valid;
  input I6;
  input sig_wdc_status_going_full;
  input I7;
  input sig_inhibit_rdy_n_1;
  input [0:0]s2mm_dbg_sel;
  input p_11_out;
  input [0:0]Q;
  input sig_ibtt2wdc_tvalid;
  input sig_addr2data_addr_posted;
  input [0:0]DOBDO;
  input [1:0]I8;
  input p_0_in3_in;
  input [3:0]I9;
  input I10;
  input I11;
  input sig_len_fifo_full;
  input p_1_out;
  input p_2_out;
  input I12;
  input [18:0]I13;

  wire \<const0> ;
  wire \<const1> ;
  wire Clken;
  wire [0:0]DOBDO;
  wire [0:6]Din;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [18:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [1:0]I8;
  wire [3:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]O7;
  wire [3:0]O8;
  wire [0:0]Q;
  wire S0;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire \n_0_sig_data2wsc_tag[3]_i_1 ;
  wire \n_0_sig_data2wsc_tag[3]_i_2 ;
  wire \n_0_sig_data2wsc_tag[3]_i_3 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3 ;
  wire \n_0_sig_dbeat_cntr[7]_i_4__0 ;
  wire n_0_sig_dqual_reg_full_i_3;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_halt_cmplt_i_5;
  wire n_0_sig_last_dbeat_i_2;
  wire n_0_sig_last_dbeat_i_4;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_skid_reg_i_2;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_wr_xfer_cmplt_i_4;
  wire \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_36_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire [7:0]p_0_in;
  wire p_0_in3_in;
  wire [26:0]p_0_out;
  wire p_11_out;
  wire p_1_out;
  wire p_2_out;
  wire s2mm_allow_addr_req;
  wire [4:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_err;
  wire s2mm_ld_nxt_len;
  wire [5:0]s2mm_wr_len;
  wire s2mm_wr_xfer_cmplt;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_data2skid_halt;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_0;
  wire sig_ibtt2wdc_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_done;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_full;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_push_addr_reg1_out;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wr_xfer_cmplt0;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoveraxi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.Clken(sig_wr_fifo),
        .D(p_0_in),
        .Din({I8,I13}),
        .Dout({p_0_out[26:24],p_0_out[21:14],p_0_out[3:0]}),
        .E(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(I1),
        .I10(I10),
        .I11(sig_data2skid_wlast),
        .I12(I12),
        .I2(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(\n_0_sig_dbeat_cntr[7]_i_4__0 ),
        .I5(n_0_sig_last_skid_reg_i_2),
        .I6(n_0_sig_dqual_reg_full_i_3),
        .I7(I6),
        .I8(n_0_sig_last_dbeat_i_2),
        .I9(n_0_sig_first_dbeat_reg),
        .O1(sig_inhibit_rdy_n),
        .O2(sig_push_dqual_reg),
        .O3(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O4(\n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O5(O4),
        .O6(\n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O7(\n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O8(\n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O9(\n_36_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .s2mm_dbg_data(s2mm_dbg_data[4]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_init_done(sig_init_done),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len0(sig_s2mm_ld_nxt_len0),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
LUT6 #(
    .INIT(64'h88A8888888888888)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(I10),
        .I1(sig_tlast_err_stop),
        .I2(sig_inhibit_rdy_n_1),
        .I3(I7),
        .I4(sig_push_to_wsc),
        .I5(sig_data2all_tlast_error),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_data2all_tlast_error),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__8 
       (.I0(s2mm_ld_nxt_len),
        .I1(sig_len_fifo_full),
        .O(Clken));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_2 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(sig_rd_empty),
        .I3(s2mm_allow_addr_req),
        .I4(sig_addr_reg_empty),
        .I5(sig_ok_to_post_wr_addr),
        .O(S0));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000A2AAAAAAAAAA)) 
     ram_empty_i_i_2__3
       (.I0(Q),
        .I1(n_0_sig_wr_xfer_cmplt_i_4),
        .I2(sig_data2all_tlast_error),
        .I3(sig_skid2data_wready),
        .I4(sig_halt_reg),
        .I5(sig_ibtt2wdc_tvalid),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[10]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(Din[1]),
        .O(s2mm_dbg_data[2]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[11]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(Din[0]),
        .O(s2mm_dbg_data[3]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \s2mm_dbg_data[8]_INST_0 
       (.I0(Din[3]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[0]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \s2mm_dbg_data[9]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(Din[2]),
        .O(s2mm_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT2 #(
    .INIT(4'hE)) 
     s2mm_err_INST_0
       (.I0(sig_data2all_tlast_error),
        .I1(I8[1]),
        .O(s2mm_err));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT5 #(
    .INIT(32'hD9669964)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT5 #(
    .INIT(32'hF4D2B4D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT5 #(
    .INIT(32'hFFFD4000)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_next_calc_error_reg),
        .Q(Din[4]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT4 #(
    .INIT(16'hFFAE)) 
     sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(DOBDO),
        .I2(sig_halt_reg),
        .I3(sig_data2all_tlast_error),
        .O(sig_data2wsc_cmd_cmplt0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(Din[6]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     sig_data2wsc_last_err_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(DOBDO),
        .O(sig_data2wsc_last_err0));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_data2wsc_last_err0),
        .Q(Din[5]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
LUT5 #(
    .INIT(32'h0007FFFF)) 
     \sig_data2wsc_tag[3]_i_1 
       (.I0(sig_data2skid_wlast),
        .I1(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I2(\n_0_sig_data2wsc_tag[3]_i_3 ),
        .I3(I11),
        .I4(I10),
        .O(\n_0_sig_data2wsc_tag[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \sig_data2wsc_tag[3]_i_2 
       (.I0(sig_push_err2wsc),
        .I1(sig_data2all_tlast_error),
        .I2(\n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I3(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I4(sig_data2skid_wlast),
        .I5(sig_tlast_err_stop),
        .O(\n_0_sig_data2wsc_tag[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT4 #(
    .INIT(16'hBAAA)) 
     \sig_data2wsc_tag[3]_i_3 
       (.I0(sig_push_err2wsc),
        .I1(sig_tlast_err_stop),
        .I2(sig_data2all_tlast_error),
        .I3(\n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(\n_0_sig_data2wsc_tag[3]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_next_tag_reg[0]),
        .Q(Din[3]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_next_tag_reg[1]),
        .Q(Din[2]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_next_tag_reg[2]),
        .Q(Din[1]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .D(sig_next_tag_reg[3]),
        .Q(Din[0]),
        .R(\n_0_sig_data2wsc_tag[3]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
     \sig_dbeat_cntr[7]_i_3 
       (.I0(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(n_0_sig_last_skid_reg_i_2),
        .O(\n_0_sig_dbeat_cntr[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .O(\n_0_sig_dbeat_cntr[7]_i_4__0 ));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
(* counter = "19" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFF000101)) 
     sig_dqual_reg_full_i_3
       (.I0(I5),
        .I1(hold_ff_q),
        .I2(sig_data2all_tlast_error),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_halt_reg),
        .O(n_0_sig_dqual_reg_full_i_3));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_36_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_first_dbeat_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h1FFF1FFF1FFFFFFF)) 
     sig_halt_cmplt_i_3
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(sig_halt_reg_dly3_0),
        .I3(sig_halt_reg_dly3),
        .I4(n_0_sig_halt_cmplt_i_5),
        .I5(sig_next_calc_error_reg),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_halt_cmplt_i_5
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_sig_halt_cmplt_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_halt_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
     sig_last_dbeat_i_2
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(n_0_sig_last_dbeat_i_4),
        .I5(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(n_0_sig_last_dbeat_i_2));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[6]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .O(n_0_sig_last_dbeat_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_last_dbeat_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(sig_data2skid_wlast),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     sig_last_skid_reg_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(n_0_sig_last_skid_reg_i_2),
        .O(sig_data2skid_wlast));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_last_skid_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_skid_reg_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     sig_m_valid_dup_i_2__0
       (.I0(n_0_sig_dqual_reg_full_i_3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(\n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(O1));
LUT2 #(
    .INIT(4'h2)) 
     sig_mvalid_stop_reg_i_2
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .O(sig_data2skid_halt));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(sig_rd_empty),
        .I3(s2mm_allow_addr_req),
        .I4(sig_addr_reg_empty),
        .I5(sig_ok_to_post_wr_addr),
        .O(sig_push_addr_reg1_out));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_tag_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(\n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(I12),
        .I3(p_2_out),
        .I4(p_1_out),
        .I5(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h0E)) 
     sig_push_to_wsc_i_1
       (.I0(sig_push_to_wsc),
        .I1(\n_0_sig_data2wsc_tag[3]_i_2 ),
        .I2(\n_0_sig_data2wsc_tag[3]_i_1 ),
        .O(n_0_sig_push_to_wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_s2mm_ld_nxt_len_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_s2mm_ld_nxt_len0),
        .Q(s2mm_ld_nxt_len),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_wr_len_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I13[4]),
        .Q(s2mm_wr_len[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_wr_len_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I13[5]),
        .Q(s2mm_wr_len[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_wr_len_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I13[6]),
        .Q(s2mm_wr_len[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_wr_len_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I13[7]),
        .Q(s2mm_wr_len[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_wr_len_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I13[8]),
        .Q(s2mm_wr_len[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_wr_len_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(I13[9]),
        .Q(s2mm_wr_len[5]),
        .R(sig_stream_rst));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[0]),
        .O(O7[0]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[1]),
        .O(O7[1]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[2]),
        .O(O7[2]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[3]),
        .O(O7[3]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O8[0]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O8[1]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O8[2]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(sig_next_last_strb_reg[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O8[3]));
LUT4 #(
    .INIT(16'hFBFF)) 
     \sig_wdc_statcnt[3]_i_3 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(I7),
        .I3(sig_inhibit_rdy_n_1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_wr_xfer_cmplt_i_2
       (.I0(sig_data2skid_wlast),
        .I1(O5),
        .O(sig_wr_xfer_cmplt0));
LUT6 #(
    .INIT(64'hE0E0EEE0E0E0E0E0)) 
     sig_wr_xfer_cmplt_i_3
       (.I0(hold_ff_q),
        .I1(I5),
        .I2(sig_halt_reg),
        .I3(sig_skid2data_wready),
        .I4(sig_data2all_tlast_error),
        .I5(n_0_sig_wr_xfer_cmplt_i_4),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'h04)) 
     sig_wr_xfer_cmplt_i_4
       (.I0(\n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .O(n_0_sig_wr_xfer_cmplt_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_wr_xfer_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_wr_xfer_cmplt0),
        .Q(s2mm_wr_xfer_cmplt),
        .R(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverblk_mem_gen_generic_cstr
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .Din(Din),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_sdi_fb_datamoverblk_mem_gen_generic_cstr_57
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_width_58 \ramloop[0].ram.r 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0_83
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized0_84 \ramloop[0].ram.r 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized1
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized2 \ramloop[0].ram.r 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverblk_mem_gen_prim_width
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .Din(Din),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_width_58
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper_59 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized0_84
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0_85 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized1
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_width__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire n_0_sig_calc_error_reg_i_2__0;
  wire n_0_sig_calc_error_reg_i_3__0;
  wire n_0_sig_calc_error_reg_i_4__0;
  wire n_0_sig_calc_error_reg_i_5__0;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire [31:1]sig_cmd2mstr_command;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,I1,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,I2,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axis_s2mm_cmdsts_awclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({s_axis_s2mm_cmd_tdata[33:26],s_axis_s2mm_cmd_tdata[24:9],s_axis_s2mm_cmd_tdata[7:0]}),
        .DIBDI({s_axis_s2mm_cmd_tdata[67:60],s_axis_s2mm_cmd_tdata[58:43],s_axis_s2mm_cmd_tdata[41:34]}),
        .DIPADIP({\<const0> ,s_axis_s2mm_cmd_tdata[25],\<const0> ,s_axis_s2mm_cmd_tdata[8]}),
        .DIPBDIP({\<const0> ,s_axis_s2mm_cmd_tdata[59],\<const0> ,s_axis_s2mm_cmd_tdata[42]}),
        .DOADO({O1[4:3],sig_cmd2mstr_command[31],O1[2],sig_cmd2mstr_command[29:26],sig_cmd2mstr_command[24],O1[1],sig_cmd2mstr_command[22:9],sig_cmd2mstr_command[7:1],O1[0]}),
        .DOBDO({O1[38:31],O1[29:14],O1[12:5]}),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_cmd2mstr_command[25],\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_cmd2mstr_command[8]}),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,O1[30],\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,O1[13]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({E,E,E,E,E,E,E,E}));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[10]_i_1__0 
       (.I0(sig_cmd2mstr_command[10]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[9]),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[11]_i_1__0 
       (.I0(sig_cmd2mstr_command[11]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[10]),
        .O(D[10]));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[12]_i_1__0 
       (.I0(sig_cmd2mstr_command[12]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[11]),
        .O(D[11]));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[13]_i_1__0 
       (.I0(sig_cmd2mstr_command[13]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[12]),
        .O(D[12]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[14]_i_1__0 
       (.I0(sig_cmd2mstr_command[14]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[13]),
        .O(D[13]));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[15]_i_1__0 
       (.I0(sig_cmd2mstr_command[15]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[14]),
        .O(D[14]));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[16]_i_1__0 
       (.I0(sig_cmd2mstr_command[16]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[15]),
        .O(D[15]));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[17]_i_1__0 
       (.I0(sig_cmd2mstr_command[17]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[16]),
        .O(D[16]));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[18]_i_1__0 
       (.I0(sig_cmd2mstr_command[18]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[17]),
        .O(D[17]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[19]_i_1__0 
       (.I0(sig_cmd2mstr_command[19]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[18]),
        .O(D[18]));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[1]_i_1__0 
       (.I0(sig_cmd2mstr_command[1]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[20]_i_1__0 
       (.I0(sig_cmd2mstr_command[20]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[19]),
        .O(D[19]));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[21]_i_1__0 
       (.I0(sig_cmd2mstr_command[21]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[20]),
        .O(D[20]));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[22]_i_2__0 
       (.I0(sig_cmd2mstr_command[22]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[21]),
        .O(D[21]));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[2]_i_1__0 
       (.I0(sig_cmd2mstr_command[2]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[3]_i_1__0 
       (.I0(sig_cmd2mstr_command[3]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[4]_i_1__0 
       (.I0(sig_cmd2mstr_command[4]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[3]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[5]_i_1__0 
       (.I0(sig_cmd2mstr_command[5]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[4]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[6]_i_1__0 
       (.I0(sig_cmd2mstr_command[6]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[5]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[7]_i_1__0 
       (.I0(sig_cmd2mstr_command[7]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[6]),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[8]_i_1__0 
       (.I0(sig_cmd2mstr_command[8]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[7]),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_btt_cntr_im0[9]_i_1__0 
       (.I0(sig_cmd2mstr_command[9]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_btt_cntr_im00[8]),
        .O(D[8]));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     sig_calc_error_reg_i_1__0
       (.I0(n_0_sig_calc_error_reg_i_2__0),
        .I1(n_0_sig_calc_error_reg_i_3__0),
        .I2(n_0_sig_calc_error_reg_i_4__0),
        .I3(n_0_sig_calc_error_reg_i_5__0),
        .I4(I5),
        .I5(Din),
        .O(O7));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_2__0
       (.I0(sig_cmd2mstr_command[14]),
        .I1(sig_cmd2mstr_command[10]),
        .I2(sig_cmd2mstr_command[17]),
        .I3(sig_cmd2mstr_command[22]),
        .I4(sig_cmd2mstr_command[15]),
        .I5(sig_cmd2mstr_command[20]),
        .O(n_0_sig_calc_error_reg_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3__0
       (.I0(sig_cmd2mstr_command[7]),
        .I1(sig_cmd2mstr_command[5]),
        .I2(sig_cmd2mstr_command[9]),
        .I3(sig_cmd2mstr_command[12]),
        .I4(sig_cmd2mstr_command[4]),
        .I5(sig_cmd2mstr_command[8]),
        .O(n_0_sig_calc_error_reg_i_3__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4__0
       (.I0(sig_cmd2mstr_command[3]),
        .I1(sig_cmd2mstr_command[2]),
        .I2(sig_cmd2mstr_command[13]),
        .I3(sig_mmap_reset_reg),
        .I4(sig_cmd2mstr_command[6]),
        .I5(sig_cmd2mstr_command[11]),
        .O(n_0_sig_calc_error_reg_i_4__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_5__0
       (.I0(sig_cmd2mstr_command[19]),
        .I1(sig_cmd2mstr_command[18]),
        .I2(O1[0]),
        .I3(sig_cmd2mstr_command[1]),
        .I4(sig_cmd2mstr_command[16]),
        .I5(sig_cmd2mstr_command[21]),
        .O(n_0_sig_calc_error_reg_i_5__0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper_59
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire n_0_sig_calc_error_reg_i_3;
  wire n_0_sig_calc_error_reg_i_4;
  wire n_0_sig_calc_error_reg_i_5;
  wire n_0_sig_calc_error_reg_i_6__0;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire [29:1]sig_cmd2mstr_command;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ADDRARDADDR,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,I1,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axis_mm2s_cmdsts_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({s_axis_mm2s_cmd_tdata[33:26],s_axis_mm2s_cmd_tdata[24:9],s_axis_mm2s_cmd_tdata[7:0]}),
        .DIBDI({s_axis_mm2s_cmd_tdata[67:60],s_axis_mm2s_cmd_tdata[58:43],s_axis_mm2s_cmd_tdata[41:34]}),
        .DIPADIP({\<const0> ,s_axis_mm2s_cmd_tdata[25],\<const0> ,s_axis_mm2s_cmd_tdata[8]}),
        .DIPBDIP({\<const0> ,s_axis_mm2s_cmd_tdata[59],\<const0> ,s_axis_mm2s_cmd_tdata[42]}),
        .DOADO({O1[6:3],sig_cmd2mstr_command[29:26],O1[2:1],sig_cmd2mstr_command[22:9],sig_cmd2mstr_command[7:1],O1[0]}),
        .DOBDO({O1[40:33],O1[31:16],O1[14:7]}),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_cmd2mstr_command[25],\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_cmd2mstr_command[8]}),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,O1[32],\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,O1[15]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[10]_i_1 
       (.I0(sig_cmd2mstr_command[10]),
        .I1(sig_btt_cntr_im00[9]),
        .I2(sig_push_input_reg12_out),
        .O(O4[9]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[11]_i_1 
       (.I0(sig_cmd2mstr_command[11]),
        .I1(sig_btt_cntr_im00[10]),
        .I2(sig_push_input_reg12_out),
        .O(O4[10]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[12]_i_1 
       (.I0(sig_cmd2mstr_command[12]),
        .I1(sig_btt_cntr_im00[11]),
        .I2(sig_push_input_reg12_out),
        .O(O4[11]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[13]_i_1 
       (.I0(sig_cmd2mstr_command[13]),
        .I1(sig_btt_cntr_im00[12]),
        .I2(sig_push_input_reg12_out),
        .O(O4[12]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[14]_i_1 
       (.I0(sig_cmd2mstr_command[14]),
        .I1(sig_btt_cntr_im00[13]),
        .I2(sig_push_input_reg12_out),
        .O(O4[13]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[15]_i_1 
       (.I0(sig_cmd2mstr_command[15]),
        .I1(sig_btt_cntr_im00[14]),
        .I2(sig_push_input_reg12_out),
        .O(O4[14]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[16]_i_1 
       (.I0(sig_cmd2mstr_command[16]),
        .I1(sig_btt_cntr_im00[15]),
        .I2(sig_push_input_reg12_out),
        .O(O4[15]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[17]_i_1 
       (.I0(sig_cmd2mstr_command[17]),
        .I1(sig_btt_cntr_im00[16]),
        .I2(sig_push_input_reg12_out),
        .O(O4[16]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[18]_i_1 
       (.I0(sig_cmd2mstr_command[18]),
        .I1(sig_btt_cntr_im00[17]),
        .I2(sig_push_input_reg12_out),
        .O(O4[17]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[19]_i_1 
       (.I0(sig_cmd2mstr_command[19]),
        .I1(sig_btt_cntr_im00[18]),
        .I2(sig_push_input_reg12_out),
        .O(O4[18]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[1]_i_1 
       (.I0(sig_cmd2mstr_command[1]),
        .I1(sig_btt_cntr_im00[0]),
        .I2(sig_push_input_reg12_out),
        .O(O4[0]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[20]_i_1 
       (.I0(sig_cmd2mstr_command[20]),
        .I1(sig_btt_cntr_im00[19]),
        .I2(sig_push_input_reg12_out),
        .O(O4[19]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[21]_i_1 
       (.I0(sig_cmd2mstr_command[21]),
        .I1(sig_btt_cntr_im00[20]),
        .I2(sig_push_input_reg12_out),
        .O(O4[20]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[22]_i_2 
       (.I0(sig_cmd2mstr_command[22]),
        .I1(sig_btt_cntr_im00[21]),
        .I2(sig_push_input_reg12_out),
        .O(O4[21]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[2]_i_1 
       (.I0(sig_cmd2mstr_command[2]),
        .I1(sig_btt_cntr_im00[1]),
        .I2(sig_push_input_reg12_out),
        .O(O4[1]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[3]_i_1 
       (.I0(sig_cmd2mstr_command[3]),
        .I1(sig_btt_cntr_im00[2]),
        .I2(sig_push_input_reg12_out),
        .O(O4[2]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[4]_i_1 
       (.I0(sig_cmd2mstr_command[4]),
        .I1(sig_btt_cntr_im00[3]),
        .I2(sig_push_input_reg12_out),
        .O(O4[3]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[5]_i_1 
       (.I0(sig_cmd2mstr_command[5]),
        .I1(sig_btt_cntr_im00[4]),
        .I2(sig_push_input_reg12_out),
        .O(O4[4]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[6]_i_1 
       (.I0(sig_cmd2mstr_command[6]),
        .I1(sig_btt_cntr_im00[5]),
        .I2(sig_push_input_reg12_out),
        .O(O4[5]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[7]_i_1 
       (.I0(sig_cmd2mstr_command[7]),
        .I1(sig_btt_cntr_im00[6]),
        .I2(sig_push_input_reg12_out),
        .O(O4[6]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[8]_i_1 
       (.I0(sig_cmd2mstr_command[8]),
        .I1(sig_btt_cntr_im00[7]),
        .I2(sig_push_input_reg12_out),
        .O(O4[7]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \sig_btt_cntr_im0[9]_i_1 
       (.I0(sig_cmd2mstr_command[9]),
        .I1(sig_btt_cntr_im00[8]),
        .I2(sig_push_input_reg12_out),
        .O(O4[8]));
LUT4 #(
    .INIT(16'h8000)) 
     sig_calc_error_reg_i_2
       (.I0(n_0_sig_calc_error_reg_i_3),
        .I1(n_0_sig_calc_error_reg_i_4),
        .I2(n_0_sig_calc_error_reg_i_5),
        .I3(n_0_sig_calc_error_reg_i_6__0),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3
       (.I0(sig_cmd2mstr_command[15]),
        .I1(sig_cmd2mstr_command[16]),
        .I2(sig_cmd2mstr_command[12]),
        .I3(sig_cmd2mstr_command[11]),
        .I4(sig_cmd2mstr_command[14]),
        .I5(sig_cmd2mstr_command[13]),
        .O(n_0_sig_calc_error_reg_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4
       (.I0(sig_cmd2mstr_command[22]),
        .I1(sig_cmd2mstr_command[21]),
        .I2(sig_cmd2mstr_command[18]),
        .I3(sig_cmd2mstr_command[17]),
        .I4(sig_cmd2mstr_command[20]),
        .I5(sig_cmd2mstr_command[19]),
        .O(n_0_sig_calc_error_reg_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_5
       (.I0(sig_cmd2mstr_command[3]),
        .I1(sig_cmd2mstr_command[4]),
        .I2(O1[0]),
        .I3(sig_reset_reg),
        .I4(sig_cmd2mstr_command[2]),
        .I5(sig_cmd2mstr_command[1]),
        .O(n_0_sig_calc_error_reg_i_5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_6__0
       (.I0(sig_cmd2mstr_command[9]),
        .I1(sig_cmd2mstr_command[10]),
        .I2(sig_cmd2mstr_command[6]),
        .I3(sig_cmd2mstr_command[5]),
        .I4(sig_cmd2mstr_command[8]),
        .I5(sig_cmd2mstr_command[7]),
        .O(n_0_sig_calc_error_reg_i_6__0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire \<const0> ;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

(* box_type = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,O2,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,I1,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(m_axis_s2mm_cmdsts_awclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_wsc2stat_status[3:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_wsc2stat_status[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_wsc2stat_status[7:6],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_wsc2stat_status[5:4]}),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> }),
        .DOADO({\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_s2mm_sts_tdata[3:2],\n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_s2mm_sts_tdata[1:0]}),
        .DOBDO({\n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_s2mm_sts_tdata[7:6],\n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_s2mm_sts_tdata[5:4]}),
        .DOPADOP({\n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram }),
        .DOPBDOP({\n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({E,E,E,E}));
GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0_85
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire \<const0> ;
  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

(* box_type = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ADDRARDADDR,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,I1,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(m_axis_mm2s_cmdsts_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_rsc2stat_status[3:2],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_rsc2stat_status[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_rsc2stat_status[7:6],\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,sig_rsc2stat_status[5:4]}),
        .DIPADIP({\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> }),
        .DOADO({\n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_mm2s_sts_tdata[3:2],\n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_mm2s_sts_tdata[1:0]}),
        .DOBDO({\n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_mm2s_sts_tdata[7:6],\n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,m_axis_mm2s_sts_tdata[5:4]}),
        .DOPADOP({\n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram }),
        .DOPBDOP({\n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,\n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized1
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_3 ;
  wire \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,Q,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,I2,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[19:15],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[14:10],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[9:5],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,DIBDI[6:3],\<const0> ,\<const0> ,\<const0> ,DIBDI[2:0],m_axi_mm2s_rdata[31:30],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[29:25],\<const0> ,\<const0> ,\<const0> ,m_axi_mm2s_rdata[24:20]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[19:15],\n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[14:10],\n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[9:5],\n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[4:0]}),
        .DOBDO({\n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,DOBDO,sig_data_fifo_data_out[37:35],\n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[34:30],\n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[29:25],\n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,sig_data_fifo_data_out[24:20]}),
        .DOPADOP({\n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(I1),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({I1,I1,I1,I1,I1,I1,I1,I1}));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT5 #(
    .INIT(32'hAE000000)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 
       (.I0(lsig_0ffset_cntr),
        .I1(sig_data_fifo_data_out[37]),
        .I2(sig_data_fifo_data_out[34]),
        .I3(I4),
        .I4(I5),
        .O(sig_pop_data_fifo));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1 
       (.I0(sig_data_fifo_data_out[16]),
        .I1(sig_data_fifo_data_out[0]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[0]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1 
       (.I0(sig_data_fifo_data_out[17]),
        .I1(sig_data_fifo_data_out[1]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[1]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1 
       (.I0(sig_data_fifo_data_out[18]),
        .I1(sig_data_fifo_data_out[2]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[2]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1 
       (.I0(sig_data_fifo_data_out[19]),
        .I1(sig_data_fifo_data_out[3]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[3]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1 
       (.I0(sig_data_fifo_data_out[20]),
        .I1(sig_data_fifo_data_out[4]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[4]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1 
       (.I0(sig_data_fifo_data_out[21]),
        .I1(sig_data_fifo_data_out[5]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[5]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1 
       (.I0(sig_data_fifo_data_out[22]),
        .I1(sig_data_fifo_data_out[6]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[6]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1 
       (.I0(sig_data_fifo_data_out[23]),
        .I1(sig_data_fifo_data_out[7]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[7]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[32]),
        .O(p_1_out[0]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'h00008808)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3__0 
       (.I0(sig_data_fifo_data_out[36]),
        .I1(I4),
        .I2(sig_data_fifo_data_out[34]),
        .I3(lsig_0ffset_cntr),
        .I4(p_1_out[1]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1 
       (.I0(sig_data_fifo_data_out[24]),
        .I1(sig_data_fifo_data_out[8]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[8]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1 
       (.I0(sig_data_fifo_data_out[25]),
        .I1(sig_data_fifo_data_out[9]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[9]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1 
       (.I0(sig_data_fifo_data_out[26]),
        .I1(sig_data_fifo_data_out[10]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[10]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1 
       (.I0(sig_data_fifo_data_out[27]),
        .I1(sig_data_fifo_data_out[11]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[11]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1 
       (.I0(sig_data_fifo_data_out[28]),
        .I1(sig_data_fifo_data_out[12]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[12]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1 
       (.I0(sig_data_fifo_data_out[29]),
        .I1(sig_data_fifo_data_out[13]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[13]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1 
       (.I0(sig_data_fifo_data_out[30]),
        .I1(sig_data_fifo_data_out[14]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[14]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 
       (.I0(sig_data_fifo_data_out[31]),
        .I1(sig_data_fifo_data_out[15]),
        .I2(lsig_0ffset_cntr),
        .O(sig_sf2sout_tdata[15]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[33]),
        .O(p_1_out[1]));
LUT6 #(
    .INIT(64'hFFFFFFFFF400F4F4)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(p_1_out[1]),
        .I1(I4),
        .I2(sig_flush_db1),
        .I3(sig_skid2dre_wready),
        .I4(sig_dre2skid_wvalid),
        .I5(sig_stream_rst),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'h88080000)) 
     \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(sig_data_fifo_data_out[36]),
        .I1(I4),
        .I2(sig_data_fifo_data_out[34]),
        .I3(lsig_0ffset_cntr),
        .I4(p_1_out[1]),
        .O(sig_tlast_enables));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h5150)) 
     \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1 
       (.I0(sig_stream_rst),
        .I1(sig_good_sout_strm_dbeat12_out),
        .I2(O6),
        .I3(p_8_out),
        .O(O7));
LUT5 #(
    .INIT(32'h0000F606)) 
     \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(lsig_0ffset_cntr),
        .I1(sig_good_sout_strm_dbeat12_out),
        .I2(O6),
        .I3(Dout),
        .I4(sig_stream_rst),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_3 
       (.I0(I3),
        .I1(O1),
        .I2(sig_rd_empty),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0233)) 
     \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(I3),
        .I1(sig_stream_rst),
        .I2(O1),
        .I3(sig_rd_empty),
        .O(O4));
LUT3 #(
    .INIT(8'hFB)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1 
       (.I0(O1),
        .I1(I3),
        .I2(sig_rd_empty),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT5 #(
    .INIT(32'hB0000000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2__0 
       (.I0(lsig_0ffset_cntr),
        .I1(sig_data_fifo_data_out[34]),
        .I2(sig_data_fifo_data_out[37]),
        .I3(I5),
        .I4(I4),
        .O(O1));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h00CE000000000000)) 
     \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(sig_data_fifo_data_out[37]),
        .I1(lsig_0ffset_cntr),
        .I2(\n_0_gpregsm1.curr_fwft_state[1]_i_3 ),
        .I3(p_17_out),
        .I4(I5),
        .I5(I4),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gpregsm1.curr_fwft_state[1]_i_3 
       (.I0(sig_data_fifo_data_out[32]),
        .I1(lsig_0ffset_cntr),
        .I2(sig_data_fifo_data_out[34]),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'hB000)) 
     sig_flush_db1_i_2
       (.I0(lsig_0ffset_cntr),
        .I1(sig_data_fifo_data_out[34]),
        .I2(I4),
        .I3(sig_data_fifo_data_out[36]),
        .O(p_0_out));
LUT2 #(
    .INIT(4'hD)) 
     sig_flush_db1_i_3
       (.I0(sig_data_fifo_data_out[34]),
        .I1(lsig_0ffset_cntr),
        .O(O11));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axi_sdi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire \<const0> ;
  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire p_3_out;
  wire [32:32]sig_data_fifo_data_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

(* box_type = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({Q,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({I3,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DIADI({sig_dre2ibtt_tdata[16:9],sig_dre2ibtt_tdata[7:0]}),
        .DIBDI({DIBDI,sig_dre2ibtt_tdata[31:26],sig_dre2ibtt_tdata[24:17]}),
        .DIPADIP({\<const0> ,sig_dre2ibtt_tdata[8]}),
        .DIPBDIP({\<const0> ,sig_dre2ibtt_tdata[25]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({DOBDO,sig_data_fifo_data_out,D[31:26],D[24:17]}),
        .DOPADOP({\n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,D[8]}),
        .DOPBDOP({\n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,D[25]}),
        .ENARDEN(I1),
        .ENBWREN(p_3_out),
        .REGCEAREGCE(I2),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(sig_stream_rst),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({p_3_out,p_3_out,p_3_out,p_3_out}));
GND GND
       (.G(\<const0> ));
endmodule

module axi_sdi_fb_datamoverblk_mem_gen_top
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .Din(Din),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_sdi_fb_datamoverblk_mem_gen_top_56
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_generic_cstr_57 \valid.cstr 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_sdi_fb_datamoverblk_mem_gen_top__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_sdi_fb_datamoverblk_mem_gen_top__parameterized0_82
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0_83 \valid.cstr 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_sdi_fb_datamoverblk_mem_gen_top__parameterized1
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axi_sdi_fb_datamoverblk_mem_gen_top__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

axi_sdi_fb_datamoverblk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized0
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth inst_blk_mem_gen
       (.D(D),
        .Din(Din),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized0_54
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth_55 inst_blk_mem_gen
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized2
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0 inst_blk_mem_gen
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized2_80
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0_81 inst_blk_mem_gen
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized4
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized1 inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized6
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .Din(Din),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1_synth" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth_55
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_top_56 \gnativebmg.native_blk_mem_gen 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1_synth" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1_synth" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0_81
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_top__parameterized0_82 \gnativebmg.native_blk_mem_gen 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1_synth" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized1
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_sdi_fb_datamoverblk_mem_gen_top__parameterized1 \gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_1_synth" *) 
module axi_sdi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

axi_sdi_fb_datamoverblk_mem_gen_top__parameterized2 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamovercdc_sync
   (O1,
    sig_eop_sent_reg0,
    O7,
    O8,
    O9,
    m_axi_s2mm_aclk,
    sig_sec_neg_edge_plus_delay,
    sig_eop_sent_reg,
    I1,
    I2,
    sig_push_dqual_reg,
    sig_ld_new_cmd_reg,
    hold_ff_q,
    I3,
    I4);
  output O1;
  output sig_eop_sent_reg0;
  output O7;
  output O8;
  output O9;
  input m_axi_s2mm_aclk;
  input sig_sec_neg_edge_plus_delay;
  input sig_eop_sent_reg;
  input I1;
  input I2;
  input sig_push_dqual_reg;
  input sig_ld_new_cmd_reg;
  input hold_ff_q;
  input I3;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O7;
  wire O8;
  wire O9;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_ld_new_cmd_reg;
  wire sig_push_dqual_reg;
  wire sig_sec_neg_edge_plus_delay;

(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_sec_neg_edge_plus_delay),
        .Q(s_level_out_d1_cdc_to),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d3),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'hFFFB)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(I1),
        .I2(O1),
        .I3(I2),
        .O(sig_eop_sent_reg0));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h00000000000000E0)) 
     hold_ff_q_i_1__2
       (.I0(hold_ff_q),
        .I1(I3),
        .I2(I1),
        .I3(O1),
        .I4(I2),
        .I5(I4),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'h02)) 
     sig_addr_reg_empty_i_2
       (.I0(I1),
        .I1(O1),
        .I2(I2),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT5 #(
    .INIT(32'h00000008)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(I1),
        .I2(O1),
        .I3(I2),
        .I4(sig_ld_new_cmd_reg),
        .O(O8));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_sdi_fb_datamovercdc_sync_23
   (O1,
    O3,
    SR,
    O4,
    s2mm_dbg_data,
    O5,
    sig_strb_reg_out0,
    O6,
    sig_stream_rst,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O2,
    O7,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    m_axi_s2mm_aclk,
    I1,
    I2,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_stop_request,
    sig_addr_reg_full,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awready,
    sig_inhibit_rdy_n,
    I3,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    sig_eop_sent_reg,
    sig_mvalid_stop,
    sig_mvalid_stop_1,
    I4,
    sig_init_done,
    sig_inhibit_rdy_n_2,
    sig_init_done_3,
    sig_inhibit_rdy_n_4,
    sig_init_done_5,
    sig_halt_reg,
    sig_rst2all_stop_request,
    sig_inhibit_rdy_n_6,
    sig_init_done_7,
    sig_inhibit_rdy_n_8,
    sig_init_done_9,
    sig_halt_reg_10,
    sig_data2all_tlast_error,
    DOBDO,
    sig_sstrb_stop_mask,
    sig_inhibit_rdy_n_11,
    sig_init_done_12,
    sig_tlast_error_reg,
    sig_set_tlast_error,
    s2mm_halt_cmplt,
    sig_halt_cmplt0,
    s2mm_halt,
    S0,
    CO,
    I5,
    sig_len_fifo_empty,
    D,
    sig_advance_pipe_data57_out,
    p_0_in30_in,
    I6,
    sig_dre2ibtt_tvalid,
    p_0_in,
    I7,
    I8,
    Q,
    I9);
  output O1;
  output O3;
  output [0:0]SR;
  output [0:0]O4;
  output [2:0]s2mm_dbg_data;
  output O5;
  output sig_strb_reg_out0;
  output [0:0]O6;
  output sig_stream_rst;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O2;
  output O7;
  output O26;
  output O27;
  output [0:0]O28;
  output [0:0]O29;
  output [0:0]O30;
  output [0:0]O31;
  output [0:0]O32;
  output O33;
  output O34;
  input m_axi_s2mm_aclk;
  input I1;
  input I2;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_stop_request;
  input sig_addr_reg_full;
  input sig_addr2wsc_calc_error;
  input m_axi_s2mm_awready;
  input sig_inhibit_rdy_n;
  input I3;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input sig_eop_sent_reg;
  input sig_mvalid_stop;
  input sig_mvalid_stop_1;
  input I4;
  input sig_init_done;
  input sig_inhibit_rdy_n_2;
  input sig_init_done_3;
  input sig_inhibit_rdy_n_4;
  input sig_init_done_5;
  input sig_halt_reg;
  input sig_rst2all_stop_request;
  input sig_inhibit_rdy_n_6;
  input sig_init_done_7;
  input sig_inhibit_rdy_n_8;
  input sig_init_done_9;
  input sig_halt_reg_10;
  input sig_data2all_tlast_error;
  input [0:0]DOBDO;
  input [3:0]sig_sstrb_stop_mask;
  input sig_inhibit_rdy_n_11;
  input sig_init_done_12;
  input sig_tlast_error_reg;
  input sig_set_tlast_error;
  input s2mm_halt_cmplt;
  input sig_halt_cmplt0;
  input s2mm_halt;
  input S0;
  input [0:0]CO;
  input I5;
  input sig_len_fifo_empty;
  input [0:0]D;
  input sig_advance_pipe_data57_out;
  input p_0_in30_in;
  input I6;
  input sig_dre2ibtt_tvalid;
  input p_0_in;
  input I7;
  input I8;
  input [1:0]Q;
  input I9;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire [0:0]O28;
  wire [0:0]O29;
  wire O3;
  wire [0:0]O30;
  wire [0:0]O31;
  wire [0:0]O32;
  wire O33;
  wire O34;
  wire [0:0]O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [1:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_awready;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ;
  wire p_0_in;
  wire p_0_in30_in;
  wire [2:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_full;
  wire sig_advance_pipe_data57_out;
  wire sig_data2all_tlast_error;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_sent_reg;
  wire sig_halt_cmplt0;
  wire sig_halt_reg;
  wire sig_halt_reg_10;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_11;
  wire sig_inhibit_rdy_n_2;
  wire sig_inhibit_rdy_n_4;
  wire sig_inhibit_rdy_n_6;
  wire sig_inhibit_rdy_n_8;
  wire sig_init_done;
  wire sig_init_done_12;
  wire sig_init_done_3;
  wire sig_init_done_5;
  wire sig_init_done_7;
  wire sig_init_done_9;
  wire sig_len_fifo_empty;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_1;
  wire sig_rst2all_stop_request;
  wire sig_secondary_aresetn_reg_tmp;
  wire sig_set_tlast_error;
  wire [3:0]sig_sstrb_stop_mask;
  wire sig_stop_request;
  wire sig_strb_reg_out0;
  wire sig_stream_rst;
  wire sig_tlast_error_reg;
  wire sig_wsc2stat_status_valid;

LUT6 #(
    .INIT(64'hFFFFFFD0FFFFFFFF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(Q[0]),
        .I1(I9),
        .I2(Q[1]),
        .I3(O1),
        .I4(I1),
        .I5(I2),
        .O(O33));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     FIFO_Full_i_2
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_eop_sent_reg),
        .O(O5));
LUT1 #(
    .INIT(2'h1)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_i_1__0 
       (.I0(I4),
        .O(sig_secondary_aresetn_reg_tmp));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(sig_secondary_aresetn_reg_tmp),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFF4FFFF)) 
     \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0 
       (.I0(D),
        .I1(sig_advance_pipe_data57_out),
        .I2(O1),
        .I3(I1),
        .I4(I2),
        .O(O28));
LUT5 #(
    .INIT(32'hFFF4FFFF)) 
     \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(p_0_in30_in),
        .I1(sig_advance_pipe_data57_out),
        .I2(O1),
        .I3(I1),
        .I4(I2),
        .O(O29));
LUT6 #(
    .INIT(64'hFFFFFF20FFFFFFFF)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(I3),
        .I2(sig_wsc2stat_status_valid),
        .I3(O1),
        .I4(I1),
        .I5(I2),
        .O(O4));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_data2all_tlast_error),
        .I4(sig_halt_reg_10),
        .I5(DOBDO),
        .O(O18));
LUT5 #(
    .INIT(32'h10101000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_tlast_error_reg),
        .I4(sig_set_tlast_error),
        .O(O25));
LUT6 #(
    .INIT(64'hFFFFFF04FFFFFFFF)) 
     \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0 
       (.I0(I8),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(O1),
        .I4(I1),
        .I5(I2),
        .O(O32));
LUT6 #(
    .INIT(64'hFFFFFF04FFFFFFFF)) 
     \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(I7),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(O1),
        .I4(I1),
        .I5(I2),
        .O(O31));
LUT6 #(
    .INIT(64'hFFFFFF04FFFFFFFF)) 
     \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(I6),
        .I1(sig_dre2ibtt_tvalid),
        .I2(p_0_in),
        .I3(O1),
        .I4(I1),
        .I5(I2),
        .O(O30));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \s2mm_dbg_data[1]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O(s2mm_dbg_data[0]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \s2mm_dbg_data[2]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O(s2mm_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'hA8AA)) 
     \s2mm_dbg_data[3]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O(s2mm_dbg_data[2]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'hFEFF)) 
     \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop_1),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O(O6));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_halt_cmplt_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(s2mm_halt_cmplt),
        .I4(sig_halt_cmplt0),
        .O(O2));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_halt_reg_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_halt_reg),
        .I4(sig_rst2all_stop_request),
        .O(O14));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_halt_reg_i_1__0
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_halt_reg_10),
        .I4(sig_rst2all_stop_request),
        .O(O17));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_inhibit_rdy_n_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_init_done),
        .O(O11));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_inhibit_rdy_n_i_1__0
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_inhibit_rdy_n_2),
        .I4(sig_init_done_3),
        .O(O12));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_inhibit_rdy_n_i_1__1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_inhibit_rdy_n_4),
        .I4(sig_init_done_5),
        .O(O13));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_inhibit_rdy_n_i_1__2
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_inhibit_rdy_n_6),
        .I4(sig_init_done_7),
        .O(O15));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_inhibit_rdy_n_i_1__3
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_inhibit_rdy_n_8),
        .I4(sig_init_done_9),
        .O(O16));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_inhibit_rdy_n_i_1__4
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_inhibit_rdy_n_11),
        .I4(sig_init_done_12),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'hFEFF)) 
     sig_m_valid_dup_i_2__1
       (.I0(sig_mvalid_stop),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O(sig_strb_reg_out0));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     sig_mvalid_stop_reg_i_1__0
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_mvalid_stop),
        .O(O34));
LUT6 #(
    .INIT(64'hEFEFFFEFEFEFEFEF)) 
     \sig_next_addr_reg[31]_i_1__0 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_addr_reg_full),
        .I4(sig_addr2wsc_calc_error),
        .I5(m_axi_s2mm_awready),
        .O(SR));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     sig_ok_to_post_wr_addr_i_1
       (.I0(CO),
        .I1(I5),
        .I2(O1),
        .I3(I1),
        .I4(I2),
        .I5(sig_len_fifo_empty),
        .O(O27));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h0200)) 
     sig_posted_to_axi_2_i_1__0
       (.I0(S0),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .O(O26));
LUT5 #(
    .INIT(32'h10101000)) 
     sig_s_h_halt_reg_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_rst2all_stop_request),
        .I4(s2mm_halt),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFFFFFEFEFFFEF)) 
     sig_s_ready_dup_i_2__0
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .I5(sig_stop_request),
        .O(O3));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     sig_sready_stop_reg_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_stop_request),
        .I4(sig_halt_reg_dly3),
        .I5(sig_halt_reg_dly2),
        .O(O19));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     \sig_sstrb_stop_mask[0]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_sstrb_stop_mask[0]),
        .I4(sig_halt_reg_dly3),
        .I5(sig_halt_reg_dly2),
        .O(O23));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     \sig_sstrb_stop_mask[1]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_sstrb_stop_mask[1]),
        .I4(sig_halt_reg_dly3),
        .I5(sig_halt_reg_dly2),
        .O(O22));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     \sig_sstrb_stop_mask[2]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_sstrb_stop_mask[2]),
        .I4(sig_halt_reg_dly3),
        .I5(sig_halt_reg_dly2),
        .O(O21));
LUT6 #(
    .INIT(64'h1000101010001000)) 
     \sig_sstrb_stop_mask[3]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(sig_sstrb_stop_mask[3]),
        .I4(sig_halt_reg_dly3),
        .I5(sig_halt_reg_dly2),
        .O(O20));
LUT3 #(
    .INIT(8'hEF)) 
     sig_wr_xfer_cmplt_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_sdi_fb_datamovercdc_sync_24
   (O1,
    sig_fifo_ainit,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    O10,
    s2mm_dbg_data,
    O35,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    I3,
    I4,
    sig_init_reg,
    s2mm_dbg_sel,
    m_axis_s2mm_sts_tready,
    hold_ff_q_13,
    I8);
  output O1;
  output sig_fifo_ainit;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output O10;
  output [0:0]s2mm_dbg_data;
  output O35;
  input m_axis_s2mm_cmdsts_awclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input sig_init_reg;
  input [0:0]s2mm_dbg_sel;
  input m_axis_s2mm_sts_tready;
  input hold_ff_q_13;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I8;
  wire O1;
  wire O10;
  wire O35;
  wire hold_ff_q_13;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_init_reg;

(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'h40404000)) 
     hold_ff_q_i_1__3
       (.I0(m_axis_s2mm_sts_tready),
        .I1(O1),
        .I2(I2),
        .I3(hold_ff_q_13),
        .I4(I8),
        .O(O35));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_2__1 
       (.I0(I2),
        .I1(O1),
        .I2(I3),
        .I3(I4),
        .I4(I1),
        .O(sig_fifo_ainit));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_2__2 
       (.I0(I2),
        .I1(O1),
        .I2(I3),
        .I3(I4),
        .I4(I1),
        .O(sig_fifo_ainit_0));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \s2mm_dbg_data[0]_INST_0 
       (.I0(I2),
        .I1(O1),
        .I2(s2mm_dbg_sel),
        .O(s2mm_dbg_data));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     sig_init_reg2_i_1__0
       (.I0(sig_init_reg),
        .I1(I2),
        .I2(O1),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'h7)) 
     sig_init_reg_i_1__0
       (.I0(O1),
        .I1(I2),
        .O(sig_cmd_stat_rst_user));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_sdi_fb_datamovercdc_sync_95
   (p_2_out,
    m_axi_mm2s_aclk,
    sig_sec_neg_edge_plus_delay);
  output p_2_out;
  input m_axi_mm2s_aclk;
  input sig_sec_neg_edge_plus_delay;

  wire \<const0> ;
  wire \<const1> ;
  wire m_axi_mm2s_aclk;
  wire p_2_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sig_sec_neg_edge_plus_delay;

(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_sec_neg_edge_plus_delay),
        .Q(s_level_out_d1_cdc_to),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(s_level_out_d3),
        .Q(p_2_out),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_sdi_fb_datamovercdc_sync_96
   (sig_fifo_ainit,
    O1,
    SR,
    mm2s_dbg_data,
    m_axi_mm2s_aclk,
    I1,
    I2,
    sig_mvalid_stop,
    I3,
    p_2_out,
    mm2s_dbg_sel);
  output sig_fifo_ainit;
  output O1;
  output [0:0]SR;
  output [2:0]mm2s_dbg_data;
  input m_axi_mm2s_aclk;
  input I1;
  input I2;
  input sig_mvalid_stop;
  input I3;
  input p_2_out;
  input [0:0]mm2s_dbg_sel;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [2:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ;
  wire p_1_out;
  wire p_2_out;
  wire sig_fifo_ainit;
  wire sig_mvalid_stop;
  wire sig_secondary_aresetn_reg_tmp;

LUT1 #(
    .INIT(2'h1)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_i_1 
       (.I0(I2),
        .O(sig_secondary_aresetn_reg_tmp));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(sig_secondary_aresetn_reg_tmp),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .Q(p_1_out),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[1]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(O1),
        .O(mm2s_dbg_data[0]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[2]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(O1),
        .O(mm2s_dbg_data[1]));
LUT2 #(
    .INIT(4'h8)) 
     \mm2s_dbg_data[3]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(O1),
        .O(mm2s_dbg_data[2]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .O(sig_fifo_ainit));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(O1),
        .I1(sig_mvalid_stop),
        .O(SR));
LUT3 #(
    .INIT(8'hFD)) 
     sig_last_mmap_dbeat_reg_i_1
       (.I0(I3),
        .I1(p_1_out),
        .I2(p_2_out),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module axi_sdi_fb_datamovercdc_sync_97
   (O1,
    mm2s_dbg_data,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    O2,
    m_axis_mm2s_cmdsts_aclk,
    I1,
    I2,
    mm2s_dbg_sel,
    I3,
    sig_init_reg);
  output O1;
  output [0:0]mm2s_dbg_data;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output O2;
  input m_axis_mm2s_cmdsts_aclk;
  input I1;
  input I2;
  input [0:0]mm2s_dbg_sel;
  input I3;
  input sig_init_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit_0;
  wire sig_init_reg;

(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg ),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \mm2s_dbg_data[0]_INST_0 
       (.I0(O1),
        .I1(I2),
        .I2(mm2s_dbg_sel),
        .O(mm2s_dbg_data));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hF7)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_2__0 
       (.I0(O1),
        .I1(I2),
        .I2(I3),
        .O(sig_fifo_ainit_0));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     sig_init_reg2_i_1
       (.I0(sig_init_reg),
        .I1(O1),
        .I2(I2),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h7)) 
     sig_init_reg_i_1
       (.I0(I2),
        .I1(O1),
        .O(sig_cmd_stat_rst_user));
endmodule

module axi_sdi_fb_datamoverclk_x_pntrs
   (O1,
    O2,
    O3,
    O4,
    I1,
    I2,
    I3,
    m_axi_s2mm_aclk,
    I4,
    m_axis_s2mm_cmdsts_awclk,
    I5,
    D);
  output O1;
  output [3:0]O2;
  output O3;
  output [3:0]O4;
  input [3:0]I1;
  input [2:0]I2;
  input [3:0]I3;
  input m_axi_s2mm_aclk;
  input [0:0]I4;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I5;
  input [2:0]D;

  wire \<const1> ;
  wire [2:0]D;
  wire [3:0]D_0;
  wire [3:0]I1;
  wire [2:0]I2;
  wire [3:0]I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire O1;
  wire [3:0]O2;
  wire O3;
  wire [3:0]O4;
  wire [3:3]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_gsync_stage[1].wr_stg_inst ;
  wire \n_0_gsync_stage[2].wr_stg_inst ;
  wire n_0_ram_full_i_i_4__1;
  wire \n_1_gsync_stage[1].wr_stg_inst ;
  wire \n_1_gsync_stage[2].wr_stg_inst ;
  wire \n_2_gsync_stage[1].wr_stg_inst ;
  wire \n_2_gsync_stage[2].rd_stg_inst ;
  wire \n_2_gsync_stage[2].wr_stg_inst ;
  wire \n_3_gsync_stage[1].wr_stg_inst ;
  wire \n_3_gsync_stage[2].rd_stg_inst ;
  wire \n_3_gsync_stage[2].wr_stg_inst ;
  wire p_0_in0;
  wire [2:0]p_0_in1_out;
  wire [3:0]rd_pntr_gc;
  wire [3:0]wr_pntr_gc;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamoversynchronizer_ff \gsync_stage[1].rd_stg_inst 
       (.I1(wr_pntr_gc),
        .I4(I4),
        .Q(D_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
axi_sdi_fb_datamoversynchronizer_ff_0 \gsync_stage[1].wr_stg_inst 
       (.I1(rd_pntr_gc),
        .I5(I5),
        .Q({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
axi_sdi_fb_datamoversynchronizer_ff_1 \gsync_stage[2].rd_stg_inst 
       (.D(D_0),
        .I4(I4),
        .O1(Q),
        .O2({p_0_in0,\n_2_gsync_stage[2].rd_stg_inst ,\n_3_gsync_stage[2].rd_stg_inst }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
axi_sdi_fb_datamoversynchronizer_ff_2 \gsync_stage[2].wr_stg_inst 
       (.D({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .I5(I5),
        .O1({\n_1_gsync_stage[2].wr_stg_inst ,\n_2_gsync_stage[2].wr_stg_inst ,\n_3_gsync_stage[2].wr_stg_inst }),
        .Q(\n_0_gsync_stage[2].wr_stg_inst ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_3__2
       (.I0(O4[0]),
        .I1(I2[0]),
        .I2(O4[2]),
        .I3(I2[1]),
        .O(O3));
LUT5 #(
    .INIT(32'h00009009)) 
     ram_full_i_i_3__1
       (.I0(I1[3]),
        .I1(O2[3]),
        .I2(I1[1]),
        .I3(O2[1]),
        .I4(n_0_ram_full_i_i_4__1),
        .O(O1));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_4__1
       (.I0(O2[0]),
        .I1(I1[0]),
        .I2(O2[2]),
        .I3(I1[2]),
        .O(n_0_ram_full_i_i_4__1));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_3_gsync_stage[2].wr_stg_inst ),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_2_gsync_stage[2].wr_stg_inst ),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_1_gsync_stage[2].wr_stg_inst ),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_0_gsync_stage[2].wr_stg_inst ),
        .Q(O2[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(I2[2]),
        .Q(rd_pntr_gc[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(\n_3_gsync_stage[2].rd_stg_inst ),
        .Q(O4[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(\n_2_gsync_stage[2].rd_stg_inst ),
        .Q(O4[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(p_0_in0),
        .Q(O4[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(Q),
        .Q(O4[3]));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[0]_i_1 
       (.I0(I3[0]),
        .I1(I3[1]),
        .O(p_0_in1_out[0]));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[1]_i_1 
       (.I0(I3[1]),
        .I1(I3[2]),
        .O(p_0_in1_out[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[2]_i_1 
       (.I0(I3[2]),
        .I1(I3[3]),
        .O(p_0_in1_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(p_0_in1_out[0]),
        .Q(wr_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(p_0_in1_out[1]),
        .Q(wr_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(p_0_in1_out[2]),
        .Q(wr_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I3[3]),
        .Q(wr_pntr_gc[3]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_sdi_fb_datamoverclk_x_pntrs_4
   (ram_full_i,
    Q,
    O1,
    O2,
    I1,
    I2,
    I3,
    I4,
    m_axis_s2mm_cmdsts_awclk,
    I5,
    m_axi_s2mm_aclk,
    I6,
    D);
  output ram_full_i;
  output [3:0]Q;
  output O1;
  output [3:0]O2;
  input [3:0]I1;
  input I2;
  input [2:0]I3;
  input [3:0]I4;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I5;
  input m_axi_s2mm_aclk;
  input [0:0]I6;
  input [2:0]D;

  wire \<const1> ;
  wire [2:0]D;
  wire [3:0]I1;
  wire I2;
  wire [2:0]I3;
  wire [3:0]I4;
  wire [0:0]I5;
  wire [0:0]I6;
  wire O1;
  wire [3:0]O2;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_gsync_stage[1].rd_stg_inst ;
  wire \n_0_gsync_stage[1].wr_stg_inst ;
  wire \n_0_gsync_stage[2].rd_stg_inst ;
  wire \n_0_gsync_stage[2].wr_stg_inst ;
  wire n_0_ram_full_i_i_2__2;
  wire \n_0_rd_pntr_gc_reg[0] ;
  wire \n_0_rd_pntr_gc_reg[1] ;
  wire \n_0_rd_pntr_gc_reg[2] ;
  wire \n_0_rd_pntr_gc_reg[3] ;
  wire \n_0_wr_pntr_gc_reg[0] ;
  wire \n_0_wr_pntr_gc_reg[1] ;
  wire \n_0_wr_pntr_gc_reg[2] ;
  wire \n_0_wr_pntr_gc_reg[3] ;
  wire \n_1_gsync_stage[1].rd_stg_inst ;
  wire \n_1_gsync_stage[1].wr_stg_inst ;
  wire \n_1_gsync_stage[2].rd_stg_inst ;
  wire \n_1_gsync_stage[2].wr_stg_inst ;
  wire \n_2_gsync_stage[1].rd_stg_inst ;
  wire \n_2_gsync_stage[1].wr_stg_inst ;
  wire \n_2_gsync_stage[2].rd_stg_inst ;
  wire \n_2_gsync_stage[2].wr_stg_inst ;
  wire \n_3_gsync_stage[1].rd_stg_inst ;
  wire \n_3_gsync_stage[1].wr_stg_inst ;
  wire \n_3_gsync_stage[2].rd_stg_inst ;
  wire \n_3_gsync_stage[2].wr_stg_inst ;
  wire [2:0]p_0_in1_out;
  wire ram_full_i;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamoversynchronizer_ff_9 \gsync_stage[1].rd_stg_inst 
       (.I1({\n_0_wr_pntr_gc_reg[3] ,\n_0_wr_pntr_gc_reg[2] ,\n_0_wr_pntr_gc_reg[1] ,\n_0_wr_pntr_gc_reg[0] }),
        .I5(I5),
        .Q({\n_0_gsync_stage[1].rd_stg_inst ,\n_1_gsync_stage[1].rd_stg_inst ,\n_2_gsync_stage[1].rd_stg_inst ,\n_3_gsync_stage[1].rd_stg_inst }),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
axi_sdi_fb_datamoversynchronizer_ff_10 \gsync_stage[1].wr_stg_inst 
       (.I1({\n_0_rd_pntr_gc_reg[3] ,\n_0_rd_pntr_gc_reg[2] ,\n_0_rd_pntr_gc_reg[1] ,\n_0_rd_pntr_gc_reg[0] }),
        .I6(I6),
        .Q({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
axi_sdi_fb_datamoversynchronizer_ff_11 \gsync_stage[2].rd_stg_inst 
       (.D({\n_0_gsync_stage[1].rd_stg_inst ,\n_1_gsync_stage[1].rd_stg_inst ,\n_2_gsync_stage[1].rd_stg_inst ,\n_3_gsync_stage[1].rd_stg_inst }),
        .I5(I5),
        .O1({\n_1_gsync_stage[2].rd_stg_inst ,\n_2_gsync_stage[2].rd_stg_inst ,\n_3_gsync_stage[2].rd_stg_inst }),
        .Q(\n_0_gsync_stage[2].rd_stg_inst ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
axi_sdi_fb_datamoversynchronizer_ff_12 \gsync_stage[2].wr_stg_inst 
       (.D({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .I6(I6),
        .O1({\n_1_gsync_stage[2].wr_stg_inst ,\n_2_gsync_stage[2].wr_stg_inst ,\n_3_gsync_stage[2].wr_stg_inst }),
        .Q(\n_0_gsync_stage[2].wr_stg_inst ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_3__3
       (.I0(O2[0]),
        .I1(I3[0]),
        .I2(O2[2]),
        .I3(I3[1]),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
     ram_full_i_i_1__3
       (.I0(n_0_ram_full_i_i_2__2),
        .I1(Q[3]),
        .I2(I1[3]),
        .I3(Q[1]),
        .I4(I1[1]),
        .I5(I2),
        .O(ram_full_i));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_2__2
       (.I0(Q[2]),
        .I1(I1[2]),
        .I2(Q[0]),
        .I3(I1[0]),
        .O(n_0_ram_full_i_i_2__2));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(\n_3_gsync_stage[2].wr_stg_inst ),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(\n_2_gsync_stage[2].wr_stg_inst ),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(\n_1_gsync_stage[2].wr_stg_inst ),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(\n_0_gsync_stage[2].wr_stg_inst ),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[0]),
        .Q(\n_0_rd_pntr_gc_reg[0] ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[1]),
        .Q(\n_0_rd_pntr_gc_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[2]),
        .Q(\n_0_rd_pntr_gc_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I3[2]),
        .Q(\n_0_rd_pntr_gc_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_3_gsync_stage[2].rd_stg_inst ),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_2_gsync_stage[2].rd_stg_inst ),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_1_gsync_stage[2].rd_stg_inst ),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(\n_0_gsync_stage[2].rd_stg_inst ),
        .Q(O2[3]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[0]_i_1 
       (.I0(I4[0]),
        .I1(I4[1]),
        .O(p_0_in1_out[0]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[1]_i_1 
       (.I0(I4[1]),
        .I1(I4[2]),
        .O(p_0_in1_out[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[2]_i_1 
       (.I0(I4[2]),
        .I1(I4[3]),
        .O(p_0_in1_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(p_0_in1_out[0]),
        .Q(\n_0_wr_pntr_gc_reg[0] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(p_0_in1_out[1]),
        .Q(\n_0_wr_pntr_gc_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(p_0_in1_out[2]),
        .Q(\n_0_wr_pntr_gc_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(I4[3]),
        .Q(\n_0_wr_pntr_gc_reg[3] ));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_sdi_fb_datamoverclk_x_pntrs_48
   (ram_empty_i0,
    O1,
    ADDRARDADDR,
    O3,
    E,
    I1,
    m_axi_mm2s_aclk,
    I2,
    m_axis_mm2s_cmdsts_aclk,
    I3,
    I4);
  output ram_empty_i0;
  output [3:0]O1;
  input [3:0]ADDRARDADDR;
  input [3:0]O3;
  input [0:0]E;
  input [3:0]I1;
  input m_axi_mm2s_aclk;
  input [0:0]I2;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]I3;
  input [2:0]I4;

  wire \<const1> ;
  wire [3:0]ADDRARDADDR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [2:0]I4;
  wire [3:0]O1;
  wire [3:0]O3;
  wire [3:3]Q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \n_0_gsync_stage[1].wr_stg_inst ;
  wire \n_0_gsync_stage[2].wr_stg_inst ;
  wire n_0_ram_empty_i_i_2;
  wire n_0_ram_empty_i_i_3;
  wire n_0_ram_empty_i_i_4;
  wire \n_1_gsync_stage[1].wr_stg_inst ;
  wire \n_1_gsync_stage[2].wr_stg_inst ;
  wire \n_2_gsync_stage[1].wr_stg_inst ;
  wire \n_2_gsync_stage[2].rd_stg_inst ;
  wire \n_2_gsync_stage[2].wr_stg_inst ;
  wire \n_3_gsync_stage[1].wr_stg_inst ;
  wire \n_3_gsync_stage[2].rd_stg_inst ;
  wire \n_3_gsync_stage[2].wr_stg_inst ;
  wire p_0_in0;
  wire [2:0]p_0_in1_out;
  wire [3:0]p_1_out;
  wire ram_empty_i0;
  wire [3:0]rd_pntr_gc;
  wire [3:0]wr_pntr_gc;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamoversynchronizer_ff_60 \gsync_stage[1].rd_stg_inst 
       (.I1(wr_pntr_gc),
        .I2(I2),
        .Q(D),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
axi_sdi_fb_datamoversynchronizer_ff_61 \gsync_stage[1].wr_stg_inst 
       (.I1(rd_pntr_gc),
        .I3(I3),
        .Q({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
axi_sdi_fb_datamoversynchronizer_ff_62 \gsync_stage[2].rd_stg_inst 
       (.D(D),
        .I2(I2),
        .O1(Q),
        .O2({p_0_in0,\n_2_gsync_stage[2].rd_stg_inst ,\n_3_gsync_stage[2].rd_stg_inst }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
axi_sdi_fb_datamoversynchronizer_ff_63 \gsync_stage[2].wr_stg_inst 
       (.D({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .I3(I3),
        .O1({\n_1_gsync_stage[2].wr_stg_inst ,\n_2_gsync_stage[2].wr_stg_inst ,\n_3_gsync_stage[2].wr_stg_inst }),
        .Q(\n_0_gsync_stage[2].wr_stg_inst ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
     ram_empty_i_i_1
       (.I0(n_0_ram_empty_i_i_2),
        .I1(p_1_out[2]),
        .I2(ADDRARDADDR[2]),
        .I3(p_1_out[3]),
        .I4(ADDRARDADDR[3]),
        .I5(n_0_ram_empty_i_i_3),
        .O(ram_empty_i0));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_2
       (.I0(p_1_out[1]),
        .I1(ADDRARDADDR[1]),
        .I2(p_1_out[0]),
        .I3(ADDRARDADDR[0]),
        .O(n_0_ram_empty_i_i_2));
LUT6 #(
    .INIT(64'h4100004100000000)) 
     ram_empty_i_i_3
       (.I0(n_0_ram_empty_i_i_4),
        .I1(p_1_out[2]),
        .I2(O3[2]),
        .I3(p_1_out[3]),
        .I4(O3[3]),
        .I5(E),
        .O(n_0_ram_empty_i_i_3));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_4
       (.I0(p_1_out[1]),
        .I1(O3[1]),
        .I2(p_1_out[0]),
        .I3(O3[0]),
        .O(n_0_ram_empty_i_i_4));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(\n_3_gsync_stage[2].wr_stg_inst ),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(\n_2_gsync_stage[2].wr_stg_inst ),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(\n_1_gsync_stage[2].wr_stg_inst ),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(\n_0_gsync_stage[2].wr_stg_inst ),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I4[0]),
        .Q(rd_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I4[1]),
        .Q(rd_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I4[2]),
        .Q(rd_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(ADDRARDADDR[3]),
        .Q(rd_pntr_gc[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(\n_3_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(\n_2_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(p_0_in0),
        .Q(p_1_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(Q),
        .Q(p_1_out[3]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[0]_i_1 
       (.I0(I1[0]),
        .I1(I1[1]),
        .O(p_0_in1_out[0]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[1]_i_1 
       (.I0(I1[1]),
        .I1(I1[2]),
        .O(p_0_in1_out[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[2]_i_1 
       (.I0(I1[2]),
        .I1(I1[3]),
        .O(p_0_in1_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(p_0_in1_out[0]),
        .Q(wr_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(p_0_in1_out[1]),
        .Q(wr_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(p_0_in1_out[2]),
        .Q(wr_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(I1[3]),
        .Q(wr_pntr_gc[3]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axi_sdi_fb_datamoverclk_x_pntrs_74
   (ram_empty_i0,
    O1,
    ADDRARDADDR,
    O3,
    E,
    Q,
    m_axis_mm2s_cmdsts_aclk,
    I1,
    m_axi_mm2s_aclk,
    I2,
    D);
  output ram_empty_i0;
  output [3:0]O1;
  input [3:0]ADDRARDADDR;
  input [3:0]O3;
  input [0:0]E;
  input [3:0]Q;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]I1;
  input m_axi_mm2s_aclk;
  input [0:0]I2;
  input [2:0]D;

  wire \<const1> ;
  wire [3:0]ADDRARDADDR;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [0:0]I2;
  wire [3:0]O1;
  wire [3:0]O3;
  wire [3:0]Q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \n_0_gsync_stage[1].rd_stg_inst ;
  wire \n_0_gsync_stage[1].wr_stg_inst ;
  wire \n_0_gsync_stage[2].rd_stg_inst ;
  wire \n_0_gsync_stage[2].wr_stg_inst ;
  wire n_0_ram_empty_i_i_2__0;
  wire n_0_ram_empty_i_i_3__0;
  wire n_0_ram_empty_i_i_4__0;
  wire \n_0_rd_pntr_gc_reg[0] ;
  wire \n_0_rd_pntr_gc_reg[1] ;
  wire \n_0_rd_pntr_gc_reg[2] ;
  wire \n_0_rd_pntr_gc_reg[3] ;
  wire \n_0_wr_pntr_gc_reg[0] ;
  wire \n_0_wr_pntr_gc_reg[1] ;
  wire \n_0_wr_pntr_gc_reg[2] ;
  wire \n_0_wr_pntr_gc_reg[3] ;
  wire \n_1_gsync_stage[1].rd_stg_inst ;
  wire \n_1_gsync_stage[1].wr_stg_inst ;
  wire \n_1_gsync_stage[2].rd_stg_inst ;
  wire \n_1_gsync_stage[2].wr_stg_inst ;
  wire \n_2_gsync_stage[1].rd_stg_inst ;
  wire \n_2_gsync_stage[1].wr_stg_inst ;
  wire \n_2_gsync_stage[2].rd_stg_inst ;
  wire \n_2_gsync_stage[2].wr_stg_inst ;
  wire \n_3_gsync_stage[1].rd_stg_inst ;
  wire \n_3_gsync_stage[1].wr_stg_inst ;
  wire \n_3_gsync_stage[2].rd_stg_inst ;
  wire \n_3_gsync_stage[2].wr_stg_inst ;
  wire [2:0]p_0_in1_out;
  wire [3:0]p_1_out;
  wire ram_empty_i0;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamoversynchronizer_ff_86 \gsync_stage[1].rd_stg_inst 
       (.I1({\n_0_wr_pntr_gc_reg[3] ,\n_0_wr_pntr_gc_reg[2] ,\n_0_wr_pntr_gc_reg[1] ,\n_0_wr_pntr_gc_reg[0] }),
        .I2(I1),
        .Q({\n_0_gsync_stage[1].rd_stg_inst ,\n_1_gsync_stage[1].rd_stg_inst ,\n_2_gsync_stage[1].rd_stg_inst ,\n_3_gsync_stage[1].rd_stg_inst }),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
axi_sdi_fb_datamoversynchronizer_ff_87 \gsync_stage[1].wr_stg_inst 
       (.I1({\n_0_rd_pntr_gc_reg[3] ,\n_0_rd_pntr_gc_reg[2] ,\n_0_rd_pntr_gc_reg[1] ,\n_0_rd_pntr_gc_reg[0] }),
        .I2(I2),
        .Q({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
axi_sdi_fb_datamoversynchronizer_ff_88 \gsync_stage[2].rd_stg_inst 
       (.D({\n_0_gsync_stage[1].rd_stg_inst ,\n_1_gsync_stage[1].rd_stg_inst ,\n_2_gsync_stage[1].rd_stg_inst ,\n_3_gsync_stage[1].rd_stg_inst }),
        .I1(I1),
        .O1({\n_1_gsync_stage[2].rd_stg_inst ,\n_2_gsync_stage[2].rd_stg_inst ,\n_3_gsync_stage[2].rd_stg_inst }),
        .Q(\n_0_gsync_stage[2].rd_stg_inst ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
axi_sdi_fb_datamoversynchronizer_ff_89 \gsync_stage[2].wr_stg_inst 
       (.D({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst }),
        .I2(I2),
        .O1({\n_1_gsync_stage[2].wr_stg_inst ,\n_2_gsync_stage[2].wr_stg_inst ,\n_3_gsync_stage[2].wr_stg_inst }),
        .Q(\n_0_gsync_stage[2].wr_stg_inst ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
     ram_empty_i_i_1__0
       (.I0(n_0_ram_empty_i_i_2__0),
        .I1(p_1_out[2]),
        .I2(ADDRARDADDR[2]),
        .I3(p_1_out[3]),
        .I4(ADDRARDADDR[3]),
        .I5(n_0_ram_empty_i_i_3__0),
        .O(ram_empty_i0));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_2__0
       (.I0(p_1_out[1]),
        .I1(ADDRARDADDR[1]),
        .I2(p_1_out[0]),
        .I3(ADDRARDADDR[0]),
        .O(n_0_ram_empty_i_i_2__0));
LUT6 #(
    .INIT(64'h4100004100000000)) 
     ram_empty_i_i_3__0
       (.I0(n_0_ram_empty_i_i_4__0),
        .I1(p_1_out[2]),
        .I2(O3[2]),
        .I3(p_1_out[3]),
        .I4(O3[3]),
        .I5(E),
        .O(n_0_ram_empty_i_i_3__0));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_4__0
       (.I0(p_1_out[1]),
        .I1(O3[1]),
        .I2(p_1_out[0]),
        .I3(O3[0]),
        .O(n_0_ram_empty_i_i_4__0));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(\n_3_gsync_stage[2].wr_stg_inst ),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(\n_2_gsync_stage[2].wr_stg_inst ),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(\n_1_gsync_stage[2].wr_stg_inst ),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(\n_0_gsync_stage[2].wr_stg_inst ),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[0]),
        .Q(\n_0_rd_pntr_gc_reg[0] ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[1]),
        .Q(\n_0_rd_pntr_gc_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[2]),
        .Q(\n_0_rd_pntr_gc_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(ADDRARDADDR[3]),
        .Q(\n_0_rd_pntr_gc_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(\n_3_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(\n_2_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(\n_1_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(\n_0_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out[3]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in1_out[0]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_in1_out[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_in1_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(p_0_in1_out[0]),
        .Q(\n_0_wr_pntr_gc_reg[0] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(p_0_in1_out[1]),
        .Q(\n_0_wr_pntr_gc_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(p_0_in1_out[2]),
        .Q(\n_0_wr_pntr_gc_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(Q[3]),
        .Q(\n_0_wr_pntr_gc_reg[3] ));
endmodule

module axi_sdi_fb_datamovercntr_incr_decr_addn_f
   (sig_rd_empty,
    O1,
    O2,
    O3,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    S0,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    s2mm_allow_addr_req,
    sig_halt_reg,
    sig_data2all_tlast_error);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input S0;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input s2mm_allow_addr_req;
  input sig_halt_reg;
  input sig_data2all_tlast_error;

  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire S;
  wire S0;
  wire S2_out;
  wire S5_out;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire s2mm_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT3 #(
    .INIT(8'h40)) 
     FIFO_Full_i_1__5
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[0]),
        .O(O3));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I1),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3 
       (.I0(O2),
        .I1(S0),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(sig_stream_rst));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3 
       (.I0(O1),
        .I1(S0),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
LUT6 #(
    .INIT(64'hFF00FF00FF00FF80)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__3 
       (.I0(sig_ok_to_post_wr_addr),
        .I1(sig_addr_reg_empty),
        .I2(s2mm_allow_addr_req),
        .I3(sig_rd_empty),
        .I4(sig_halt_reg),
        .I5(sig_data2all_tlast_error),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f_19
   (O1,
    O2,
    E,
    S0,
    O3,
    O4,
    O5,
    O7,
    O6,
    SR,
    O8,
    O9,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    I2,
    sig_next_sequential_reg,
    I3,
    sig_dqual_reg_empty,
    sig_skid2data_wready,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    I6,
    sig_wsc2stat_status_valid,
    I7,
    sig_wdc_status_going_full,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_addr2data_addr_posted,
    I9,
    p_1_in,
    I10,
    I11,
    p_1_out,
    p_2_out,
    I12);
  output O1;
  output O2;
  output [0:0]E;
  output S0;
  output O3;
  output O4;
  output O5;
  output O7;
  output O6;
  output [0:0]SR;
  output O8;
  output O9;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input I2;
  input sig_next_sequential_reg;
  input I3;
  input sig_dqual_reg_empty;
  input sig_skid2data_wready;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input I6;
  input sig_wsc2stat_status_valid;
  input I7;
  input sig_wdc_status_going_full;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_addr2data_addr_posted;
  input I9;
  input p_1_in;
  input I10;
  input I11;
  input p_1_out;
  input p_2_out;
  input I12;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I6;
  wire I7;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire S;
  wire S0;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire n_0_sig_next_calc_error_reg_i_3;
  wire n_0_sig_next_calc_error_reg_i_4;
  wire p_1_in;
  wire p_1_out;
  wire p_2_out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_last_mmap_dbeat_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT3 #(
    .INIT(8'h40)) 
     FIFO_Full_i_1__6
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[0]),
        .O(O6));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I1),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2 
       (.I0(O2),
        .I1(S0),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(sig_stream_rst));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2 
       (.I0(O1),
        .I1(S0),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2 
       (.I0(sig_rd_empty),
        .I1(S0),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h0000FF80)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2 
       (.I0(O4),
        .I1(sig_next_sequential_reg),
        .I2(I3),
        .I3(sig_dqual_reg_empty),
        .I4(n_0_sig_next_calc_error_reg_i_3),
        .O(S0));
VCC VCC
       (.P(VCC_1));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'h00101111)) 
     \sig_data2wsc_tag[3]_i_5 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr2data_addr_posted),
        .I4(sig_addr_posted_cntr[0]),
        .O(O5));
LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[7]_i_1 
       (.I0(S0),
        .I1(I2),
        .O(E));
LUT6 #(
    .INIT(64'h0F00FFFF8F88FFFF)) 
     sig_dqual_reg_empty_i_1
       (.I0(O4),
        .I1(I11),
        .I2(O3),
        .I3(sig_dqual_reg_empty),
        .I4(I10),
        .I5(S0),
        .O(O8));
LUT6 #(
    .INIT(64'hFFF0000077700000)) 
     sig_dqual_reg_full_i_1
       (.I0(O4),
        .I1(I11),
        .I2(sig_dqual_reg_full),
        .I3(O3),
        .I4(I10),
        .I5(S0),
        .O(O9));
LUT5 #(
    .INIT(32'h00000020)) 
     sig_dqual_reg_full_i_2
       (.I0(sig_skid2data_wready),
        .I1(O5),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(I6),
        .O(O4));
LUT6 #(
    .INIT(64'hE2000000E2E20000)) 
     sig_first_dbeat_i_1__0
       (.I0(I9),
        .I1(O3),
        .I2(p_1_in),
        .I3(S0),
        .I4(I10),
        .I5(I2),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFFF08FFFFFFFF)) 
     sig_next_calc_error_reg_i_1
       (.I0(O4),
        .I1(I11),
        .I2(S0),
        .I3(p_1_out),
        .I4(p_2_out),
        .I5(I12),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h0000FF80)) 
     sig_next_calc_error_reg_i_2
       (.I0(O4),
        .I1(sig_next_sequential_reg),
        .I2(I3),
        .I3(sig_dqual_reg_empty),
        .I4(n_0_sig_next_calc_error_reg_i_3),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
     sig_next_calc_error_reg_i_3
       (.I0(n_0_sig_next_calc_error_reg_i_4),
        .I1(sig_wsc2stat_status_valid),
        .I2(I7),
        .I3(sig_rd_empty),
        .I4(sig_wdc_status_going_full),
        .I5(sig_next_calc_error_reg),
        .O(n_0_sig_next_calc_error_reg_i_3));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_4
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_sig_next_calc_error_reg_i_4));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f_20
   (O1,
    O2,
    O3,
    sig_sm_ld_dre_cmd_ns,
    O4,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I1,
    sig_sm_ld_dre_cmd,
    I2,
    Q,
    Dout);
  output O1;
  output O2;
  output O3;
  output sig_sm_ld_dre_cmd_ns;
  output O4;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I1;
  input sig_sm_ld_dre_cmd;
  input I2;
  input [1:0]Q;
  input [0:0]Dout;

  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [1:0]Q;
  wire S;
  wire S2_out;
  wire S5_out;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_stream_rst;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT3 #(
    .INIT(8'h40)) 
     FIFO_Full_i_1__7
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[0]),
        .O(O4));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(I1),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__5 
       (.I0(O3),
        .I1(O1),
        .I2(sig_sm_ld_dre_cmd),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(sig_stream_rst));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__5 
       (.I0(O2),
        .I1(O1),
        .I2(sig_sm_ld_dre_cmd),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__4 
       (.I0(O1),
        .I1(sig_sm_ld_dre_cmd),
        .O(S));
VCC VCC
       (.P(VCC_1));
LUT5 #(
    .INIT(32'h08000808)) 
     sig_sm_ld_dre_cmd_i_1
       (.I0(I2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(O1),
        .I4(Dout),
        .O(sig_sm_ld_dre_cmd_ns));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f_27
   (sig_rd_empty,
    O1,
    O2,
    O3,
    S,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_wr_fifo,
    lsig_cmd_cmplt_dbeat7_out,
    I2);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  input S;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_wr_fifo;
  input lsig_cmd_cmplt_dbeat7_out;
  input I2;

  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire S;
  wire S2_out;
  wire S5_out;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire lsig_cmd_cmplt_dbeat7_out;
  wire m_axi_mm2s_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0040)) 
     FIFO_Full_i_1__0
       (.I0(sig_stream_rst),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O3));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hBA45)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(sig_rd_empty),
        .I1(lsig_cmd_cmplt_dbeat7_out),
        .I2(I2),
        .I3(O2),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(sig_stream_rst));
LUT4 #(
    .INIT(16'hBA45)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(sig_rd_empty),
        .I1(lsig_cmd_cmplt_dbeat7_out),
        .I2(I2),
        .I3(O1),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f_93
   (O1,
    O2,
    O3,
    O4,
    E,
    O5,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_wr_fifo,
    sig_data2addr_stop_req,
    I2,
    sig_sf_allow_addr_req,
    mm2s_allow_addr_req);
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]E;
  output O5;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_wr_fifo;
  input sig_data2addr_stop_req;
  input I2;
  input sig_sf_allow_addr_req;
  input mm2s_allow_addr_req;

  wire [0:0]E;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S2_out;
  wire S5_out;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_data2addr_stop_req;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0010)) 
     FIFO_Full_i_1__1
       (.I0(addr_i_p1[0]),
        .I1(addr_i_p1[2]),
        .I2(addr_i_p1[1]),
        .I3(sig_stream_rst),
        .O(O5));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(O1),
        .I1(sig_data2addr_stop_req),
        .I2(I2),
        .I3(sig_sf_allow_addr_req),
        .I4(mm2s_allow_addr_req),
        .I5(O3),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(sig_stream_rst));
LUT6 #(
    .INIT(64'hEFFFFFFF10000000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(O1),
        .I1(sig_data2addr_stop_req),
        .I2(I2),
        .I3(sig_sf_allow_addr_req),
        .I4(mm2s_allow_addr_req),
        .I5(O2),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(sig_stream_rst));
LUT5 #(
    .INIT(32'hFFFF4000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(I2),
        .I2(sig_sf_allow_addr_req),
        .I3(mm2s_allow_addr_req),
        .I4(O1),
        .O(S));
VCC VCC
       (.P(VCC_1));
LUT5 #(
    .INIT(32'h00000080)) 
     \sig_next_addr_reg[31]_i_2__0 
       (.I0(mm2s_allow_addr_req),
        .I1(sig_sf_allow_addr_req),
        .I2(I2),
        .I3(sig_data2addr_stop_req),
        .I4(O1),
        .O(E));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     sig_posted_to_axi_2_i_1
       (.I0(O1),
        .I1(sig_data2addr_stop_req),
        .I2(I2),
        .I3(sig_sf_allow_addr_req),
        .I4(mm2s_allow_addr_req),
        .I5(sig_stream_rst),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f_94
   (O1,
    O2,
    O3,
    SR,
    O4,
    O5,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_wr_fifo,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    sig_next_sequential_reg,
    I5,
    sig_dqual_reg_empty,
    m_axi_mm2s_rvalid,
    I6,
    sig_data_fifo_wr_cnt,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    I7,
    sig_inhibit_rdy_n_0,
    I9,
    Q);
  output O1;
  output O2;
  output O3;
  output [0:0]SR;
  output O4;
  output O5;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_wr_fifo;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input sig_next_sequential_reg;
  input I5;
  input sig_dqual_reg_empty;
  input m_axi_mm2s_rvalid;
  input I6;
  input [0:0]sig_data_fifo_wr_cnt;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input I7;
  input sig_inhibit_rdy_n_0;
  input I9;
  input [1:0]Q;

  wire [0:0]E;
  wire I5;
  wire I6;
  wire I7;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [1:0]Q;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire n_0_sig_next_cmd_cmplt_reg_i_3;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max;
  wire sig_advance_pipe21_out;
  wire sig_data2rsc_valid;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n_0;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0010)) 
     FIFO_Full_i_1__2
       (.I0(addr_i_p1[0]),
        .I1(addr_i_p1[2]),
        .I2(addr_i_p1[1]),
        .I3(sig_stream_rst),
        .O(O5));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT3 #(
    .INIT(8'hB4)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(sig_rd_empty),
        .I1(O3),
        .I2(O2),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(sig_stream_rst));
LUT3 #(
    .INIT(8'hB4)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(sig_rd_empty),
        .I1(O3),
        .I2(O1),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_mm2s_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0 
       (.I0(O3),
        .I1(sig_rd_empty),
        .O(S));
VCC VCC
       (.P(VCC_1));
LUT5 #(
    .INIT(32'hFFFFAAA2)) 
     \sig_dbeat_cntr[7]_i_1__0 
       (.I0(O4),
        .I1(I9),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(O3),
        .O(E));
LUT4 #(
    .INIT(16'h8A00)) 
     sig_last_mmap_dbeat_reg_i_3
       (.I0(m_axi_mm2s_rvalid),
        .I1(I6),
        .I2(sig_data_fifo_wr_cnt),
        .I3(sig_advance_pipe21_out),
        .O(O4));
LUT6 #(
    .INIT(64'h000000000000FE00)) 
     sig_last_mmap_dbeat_reg_i_4
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(sig_data2rsc_valid),
        .O(sig_advance_pipe21_out));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_stream_rst),
        .I1(O3),
        .I2(sig_next_calc_error_reg),
        .I3(sig_dqual_reg_full),
        .I4(O4),
        .I5(m_axi_mm2s_rlast),
        .O(SR));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     sig_next_cmd_cmplt_reg_i_2
       (.I0(n_0_sig_next_cmd_cmplt_reg_i_3),
        .I1(sig_next_sequential_reg),
        .I2(I5),
        .I3(O4),
        .I4(sig_dqual_reg_empty),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000075)) 
     sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_rsc2stat_status_valid),
        .I1(I7),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_addr_posted_cntr_max),
        .I4(sig_rd_empty),
        .I5(sig_next_calc_error_reg),
        .O(n_0_sig_next_cmd_cmplt_reg_i_3));
LUT3 #(
    .INIT(8'h80)) 
     sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Clken,
    I6);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input Clken;
  input I6;

  wire Clken;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire VCC_1;
  wire [3:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire sig_stream_rst;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

LUT4 #(
    .INIT(16'h2000)) 
     FIFO_Full_i_1__8
       (.I0(addr_i_p1[2]),
        .I1(addr_i_p1[3]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[0]),
        .O(O5));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O4),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(Clken),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],O2,O3,O4}),
        .O(addr_i_p1),
        .S({S,S2_out,S5_out,S8_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__6 
       (.I0(O4),
        .I1(O1),
        .I2(I6),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O3),
        .S(sig_stream_rst));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__6 
       (.I0(O3),
        .I1(O1),
        .I2(I6),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O2),
        .S(sig_stream_rst));
LUT3 #(
    .INIT(8'h9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(O2),
        .I1(O1),
        .I2(I6),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(O1),
        .I1(I6),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized0_21
   (O1,
    Addr,
    O2,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    sig_rd_empty_0);
  output O1;
  output [0:2]Addr;
  output O2;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;

  wire [0:2]Addr;
  wire O1;
  wire O2;
  wire S;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire VCC_1;
  wire [3:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

LUT4 #(
    .INIT(16'h1000)) 
     FIFO_Full_i_1__3
       (.I0(addr_i_p1[3]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[2]),
        .I3(addr_i_p1[0]),
        .O(O2));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(Addr[2]),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Addr[0],Addr[1],Addr[2]}),
        .O(addr_i_p1),
        .S({S,S2_out,S5_out,S8_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__7 
       (.I0(Addr[2]),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(Addr[1]),
        .S(sig_stream_rst));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__7 
       (.I0(Addr[1]),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(Addr[0]),
        .S(sig_stream_rst));
LUT4 #(
    .INIT(16'hAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(Addr[0]),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(sig_stream_rst));
LUT3 #(
    .INIT(8'hAE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized0_22
   (O1,
    O2,
    O3,
    O4,
    O5,
    S,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  input S;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [1:0]Dout;

  wire [1:0]Dout;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire VCC_1;
  wire [3:0]addr_i_p1;
  wire lopt;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

LUT4 #(
    .INIT(16'h1000)) 
     FIFO_Full_i_1__4
       (.I0(addr_i_p1[3]),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[2]),
        .I3(addr_i_p1[0]),
        .O(O5));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O4),
        .S(sig_stream_rst));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],O2,O3,O4}),
        .O(addr_i_p1),
        .S({S,S2_out,S5_out,S8_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT6 #(
    .INIT(64'h9A9A9A9A9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4 
       (.I0(O4),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout[0]),
        .I5(Dout[1]),
        .O(S8_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O3),
        .S(sig_stream_rst));
LUT6 #(
    .INIT(64'h9A9A9A9A9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4 
       (.I0(O3),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout[0]),
        .I5(Dout[1]),
        .O(S5_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O2),
        .S(sig_stream_rst));
LUT6 #(
    .INIT(64'h9A9A9A9A9A9AAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(O2),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(sig_rd_empty_0),
        .I4(Dout[0]),
        .I5(Dout[1]),
        .O(S2_out));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(sig_stream_rst));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized1
   (sig_rd_empty,
    O1,
    O2,
    O3,
    O4,
    O5,
    sig_data_reg_out_en,
    O6,
    O7,
    O8,
    O9,
    O10,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    sel,
    I5,
    p_1_in2_in,
    sig_flush_db1,
    sig_flush_db2,
    out,
    I4,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_strm_tvalid,
    in,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg3,
    I1,
    sig_btt_eq_0,
    ld_btt_cntr_reg1,
    I13,
    I2,
    I14,
    I3,
    I9,
    I10);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output sig_data_reg_out_en;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input sel;
  input I5;
  input p_1_in2_in;
  input sig_flush_db1;
  input sig_flush_db2;
  input [1:0]out;
  input I4;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_strm_tvalid;
  input [0:0]in;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg3;
  input I1;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg1;
  input I13;
  input I2;
  input I14;
  input I3;
  input I9;
  input I10;

  wire I1;
  wire I10;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I9;
  wire LO;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire VCC_1;
  wire [4:0]addr_i_p1;
  wire [0:0]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lopt;
  wire lopt_1;
  wire m_axi_s2mm_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1 ;
  wire [1:0]out;
  wire p_1_in2_in;
  wire sel;
  wire sig_btt_eq_0;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg0;
  wire sig_err_underflow_reg;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_rd_empty;
  wire sig_strm_tvalid;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0800000000000000)) 
     FIFO_Full_i_1
       (.I0(I5),
        .I1(addr_i_p1[1]),
        .I2(addr_i_p1[4]),
        .I3(addr_i_p1[3]),
        .I4(addr_i_p1[0]),
        .I5(addr_i_p1[2]),
        .O(O5));
LUT5 #(
    .INIT(32'hFEFEFEFF)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3 
       (.I0(I4),
        .I1(sig_rd_empty),
        .I2(sig_eop_halt_xfer),
        .I3(sig_err_underflow_reg),
        .I4(sig_strm_tvalid),
        .O(O6));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O4),
        .S(sig_eop_sent_reg0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({LO,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sel),
        .DI({O1,O2,O3,O4}),
        .O(addr_i_p1[3:0]),
        .S({\n_0_STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1 ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2 ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 }));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT2 #(
    .INIT(4'h9)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 
       (.I0(O4),
        .I1(I10),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8 ));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O3),
        .S(sig_eop_sent_reg0));
LUT2 #(
    .INIT(4'h9)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 
       (.I0(O3),
        .I1(I10),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8 ));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O2),
        .S(sig_eop_sent_reg0));
LUT2 #(
    .INIT(4'h9)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2 
       (.I0(O2),
        .I1(I10),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2 ));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(sig_eop_sent_reg0));
LUT2 #(
    .INIT(4'h9)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1 
       (.I0(O1),
        .I1(I10),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1 ));
(* XILINX_LEGACY_PRIM = "FDS" *) 
   (* box_type = "PRIMITIVE" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I 
       (.C(m_axi_s2mm_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[4]),
        .Q(sig_rd_empty),
        .S(sig_eop_sent_reg0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4 
       (.CI(LO),
        .CO(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(lopt_1),
        .DI(\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED [3:1],addr_i_p1[4]}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1 }));
GND \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND 
       (.G(lopt_1));
LUT2 #(
    .INIT(4'h9)) 
     \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1 
       (.I0(sig_rd_empty),
        .I1(I10),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1 ));
VCC VCC
       (.P(VCC_1));
LUT6 #(
    .INIT(64'h0000000000B8B8B8)) 
     ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(I1),
        .I2(ld_btt_cntr_reg1),
        .I3(in),
        .I4(sel),
        .I5(O8),
        .O(O9));
LUT6 #(
    .INIT(64'h00000000F074F054)) 
     ld_btt_cntr_reg3_i_1
       (.I0(in),
        .I1(ld_btt_cntr_reg2),
        .I2(ld_btt_cntr_reg3),
        .I3(I1),
        .I4(sig_btt_eq_0),
        .I5(O8),
        .O(O7));
LUT5 #(
    .INIT(32'h0100FFFF)) 
     \sig_btt_cntr[22]_i_1 
       (.I0(O6),
        .I1(sig_flush_db1),
        .I2(sig_flush_db2),
        .I3(out[1]),
        .I4(I9),
        .O(O8));
LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
     sig_btt_eq_0_i_1
       (.I0(I13),
        .I1(I2),
        .I2(I14),
        .I3(I3),
        .I4(sig_btt_eq_0),
        .I5(O8),
        .O(O10));
LUT5 #(
    .INIT(32'h55555557)) 
     \sig_data_reg_out[31]_i_1__1 
       (.I0(p_1_in2_in),
        .I1(O6),
        .I2(sig_flush_db1),
        .I3(sig_flush_db2),
        .I4(out[0]),
        .O(sig_data_reg_out_en));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_16
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_17
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_18
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_32
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_33
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_37
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axi_sdi_fb_datamovercompare__parameterized0_38
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

module axi_sdi_fb_datamoverdc_ss
   (Q,
    O9,
    DI,
    S,
    I1,
    I4,
    I5,
    sig_data_fifo_wr_cnt,
    sig_stream_rst,
    E,
    m_axi_mm2s_aclk);
  output [1:0]Q;
  output O9;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]I1;
  input I4;
  input I5;
  input [0:0]sig_data_fifo_wr_cnt;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [1:0]DI;
  wire [0:0]E;
  wire [2:0]I1;
  wire I4;
  wire I5;
  wire O9;
  wire [1:0]Q;
  wire [1:0]S;
  wire m_axi_mm2s_aclk;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_stream_rst;

axi_sdi_fb_datamoverupdn_cntr dc
       (.DI(DI),
        .E(E),
        .I1(I1),
        .I4(I4),
        .I5(I5),
        .O9(O9),
        .Q(Q),
        .S(S),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverdynshreg_f
   (sig_wr_fifo,
    O3,
    Dout,
    sig_mstr2addr_cmd_valid,
    O2,
    I1,
    Din,
    I2,
    I3,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output O3;
  output [45:0]Dout;
  input sig_mstr2addr_cmd_valid;
  input O2;
  input I1;
  input [39:0]Din;
  input I2;
  input I3;
  input m_axi_mm2s_aclk;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire [45:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire O2;
  wire O3;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(O2),
        .I2(I1),
        .O(sig_wr_fifo));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(Dout[44]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[38]),
        .Q(Dout[43]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(Dout[42]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const1> ),
        .Q(Dout[41]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(Dout[40]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(Dout[39]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(Dout[38]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[37]),
        .Q(Dout[37]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[36]),
        .Q(Dout[36]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[35]),
        .Q(Dout[35]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[34]),
        .Q(Dout[34]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[33]),
        .Q(Dout[33]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[32]),
        .Q(Dout[32]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[31]),
        .Q(Dout[31]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[30]),
        .Q(Dout[30]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[29]),
        .Q(Dout[29]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[28]),
        .Q(Dout[28]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[27]),
        .Q(Dout[27]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[26]),
        .Q(Dout[26]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[39]),
        .Q(Dout[45]));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1
       (.I0(Dout[45]),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized0
   (sig_wr_fifo,
    D,
    O4,
    O5,
    Dout,
    sig_mstr2data_cmd_valid,
    O1,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    sig_first_dbeat1,
    sig_stream_rst,
    sig_last_dbeat,
    I6,
    I8,
    Din,
    I7,
    I9,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [7:0]D;
  output O4;
  output O5;
  output [15:0]Dout;
  input sig_mstr2data_cmd_valid;
  input O1;
  input I1;
  input I2;
  input [7:0]Q;
  input I3;
  input I4;
  input I5;
  input sig_first_dbeat1;
  input sig_stream_rst;
  input sig_last_dbeat;
  input I6;
  input I8;
  input [21:0]Din;
  input I7;
  input I9;
  input m_axi_mm2s_aclk;

  wire \<const0> ;
  wire [7:0]D;
  wire [21:0]Din;
  wire [15:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire m_axi_mm2s_aclk;
  wire n_0_sig_last_dbeat_i_6;
  wire [7:0]sig_fifo_next_len;
  wire sig_first_dbeat1;
  wire sig_last_dbeat;
  wire sig_mstr2data_cmd_valid;
  wire sig_new_len_eq_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(O1),
        .I2(I1),
        .O(sig_wr_fifo));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[14]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[13]),
        .Q(Dout[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[12]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[11]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[10]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(sig_fifo_next_len[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\<const0> ),
        .Q(sig_fifo_next_len[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[9]),
        .Q(sig_fifo_next_len[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[8]),
        .Q(sig_fifo_next_len[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[7]),
        .Q(sig_fifo_next_len[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[6]),
        .Q(sig_fifo_next_len[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[5]),
        .Q(sig_fifo_next_len[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[4]),
        .Q(sig_fifo_next_len[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[21]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[20]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[19]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[18]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[17]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[16]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[15]),
        .Q(Dout[9]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_fifo_next_len[0]),
        .I1(I2),
        .I2(Q[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_fifo_next_len[1]),
        .I1(I2),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hBBB8888B)) 
     \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_fifo_next_len[2]),
        .I1(I2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_fifo_next_len[3]),
        .I1(I2),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_fifo_next_len[4]),
        .I1(I2),
        .I2(I3),
        .I3(Q[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_fifo_next_len[5]),
        .I1(I2),
        .I2(I4),
        .I3(Q[5]),
        .O(D[5]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_fifo_next_len[6]),
        .I1(I2),
        .I2(I5),
        .I3(Q[6]),
        .O(D[6]));
LUT5 #(
    .INIT(32'hBBB8888B)) 
     \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_fifo_next_len[7]),
        .I1(I2),
        .I2(Q[6]),
        .I3(I5),
        .I4(Q[7]),
        .O(D[7]));
LUT5 #(
    .INIT(32'h0000330A)) 
     sig_first_dbeat_i_1
       (.I0(I8),
        .I1(sig_new_len_eq_0),
        .I2(sig_last_dbeat),
        .I3(I2),
        .I4(sig_stream_rst),
        .O(O5));
LUT6 #(
    .INIT(64'h00CA00CF00CA00C0)) 
     sig_last_dbeat_i_1
       (.I0(sig_first_dbeat1),
        .I1(sig_new_len_eq_0),
        .I2(I2),
        .I3(sig_stream_rst),
        .I4(sig_last_dbeat),
        .I5(I6),
        .O(O4));
LUT3 #(
    .INIT(8'h10)) 
     sig_last_dbeat_i_3
       (.I0(sig_fifo_next_len[7]),
        .I1(sig_fifo_next_len[6]),
        .I2(n_0_sig_last_dbeat_i_6),
        .O(sig_new_len_eq_0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_last_dbeat_i_6
       (.I0(sig_fifo_next_len[4]),
        .I1(sig_fifo_next_len[5]),
        .I2(sig_fifo_next_len[1]),
        .I3(sig_fifo_next_len[0]),
        .I4(sig_fifo_next_len[3]),
        .I5(sig_fifo_next_len[2]),
        .O(n_0_sig_last_dbeat_i_6));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized1
   (sig_wr_fifo,
    O3,
    O4,
    O5,
    Dout,
    sig_mstr2sf_cmd_valid,
    O1,
    I1,
    p_7_out,
    sig_good_sout_strm_dbeat12_out,
    I3,
    sig_stream_rst,
    p_6_out,
    p_5_out,
    Din,
    I2,
    I4,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output O3;
  output O4;
  output O5;
  output [0:0]Dout;
  input sig_mstr2sf_cmd_valid;
  input O1;
  input I1;
  input p_7_out;
  input sig_good_sout_strm_dbeat12_out;
  input I3;
  input sig_stream_rst;
  input p_6_out;
  input p_5_out;
  input [3:0]Din;
  input I2;
  input I4;
  input m_axi_mm2s_aclk;

  wire \<const0> ;
  wire [3:0]Din;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire sig_curr_dest_align_reg;
  wire sig_curr_drr_reg;
  wire sig_curr_src_align_reg;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h8B88)) 
     \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[0]_i_1 
       (.I0(sig_curr_dest_align_reg),
        .I1(I3),
        .I2(sig_good_sout_strm_dbeat12_out),
        .I3(p_5_out),
        .O(O5));
LUT4 #(
    .INIT(16'h8B88)) 
     \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1 
       (.I0(sig_curr_src_align_reg),
        .I1(I3),
        .I2(sig_good_sout_strm_dbeat12_out),
        .I3(p_6_out),
        .O(O4));
LUT5 #(
    .INIT(32'h0000330A)) 
     \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1 
       (.I0(p_7_out),
        .I1(sig_curr_drr_reg),
        .I2(sig_good_sout_strm_dbeat12_out),
        .I3(I3),
        .I4(sig_stream_rst),
        .O(O3));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(O1),
        .I2(I1),
        .O(sig_wr_fifo));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[3]),
        .Q(Dout));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[2]),
        .Q(sig_curr_drr_reg));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[1]),
        .Q(sig_curr_dest_align_reg));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(Din[0]),
        .Q(sig_curr_src_align_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized2
   (sig_wr_fifo,
    O2,
    O3,
    O4,
    m_axi_s2mm_bvalid,
    I1,
    sig_inhibit_rdy_n,
    Dout,
    I2,
    I3,
    m_axi_s2mm_bresp,
    Addr,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output O2;
  output [0:0]O3;
  output O4;
  input m_axi_s2mm_bvalid;
  input I1;
  input sig_inhibit_rdy_n;
  input [0:0]Dout;
  input I2;
  input I3;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]Addr;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [0:2]Addr;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire [0:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h5540)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(Dout),
        .I1(O3),
        .I2(sig_wresp_sfifo_out),
        .I3(I2),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h5504)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(Dout),
        .I1(O3),
        .I2(sig_wresp_sfifo_out),
        .I3(I3),
        .O(O4));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2 
       (.I0(m_axi_s2mm_bvalid),
        .I1(I1),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[2]),
        .A1(Addr[1]),
        .A2(Addr[0]),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(O3));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[2]),
        .A1(Addr[1]),
        .A2(Addr[0]),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized3
   (S,
    Dout,
    E,
    O2,
    p_4_out,
    sig_wr_fifo,
    p_0_in,
    D,
    O5,
    O1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I5,
    Q,
    I1,
    sig_inhibit_rdy_n_0,
    I2,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    I4,
    I6,
    Din,
    I7,
    I8,
    I9,
    m_axi_s2mm_aclk);
  output S;
  output [0:6]Dout;
  output [0:0]E;
  output O2;
  output p_4_out;
  output sig_wr_fifo;
  output p_0_in;
  output [2:0]D;
  output O5;
  input O1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I5;
  input [3:0]Q;
  input I1;
  input sig_inhibit_rdy_n_0;
  input I2;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input I3;
  input [0:0]I4;
  input I6;
  input [0:6]Din;
  input I7;
  input I8;
  input I9;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [2:0]D;
  wire [0:6]Din;
  wire [0:6]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O5;
  wire [3:0]Q;
  wire S;
  wire m_axi_s2mm_aclk;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_0;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(Dout[4]),
        .I1(Dout[5]),
        .I2(I1),
        .O(p_4_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(I1),
        .I1(Dout[5]),
        .I2(Dout[4]),
        .I3(I3),
        .I4(I4),
        .I5(I6),
        .O(O5));
LUT5 #(
    .INIT(32'h0000EF00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(Dout[4]),
        .I1(Dout[5]),
        .I2(sig_rd_empty_0),
        .I3(sig_coelsc_reg_empty),
        .I4(O1),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(Dout[6]),
        .O(p_0_in));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h0020)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3 
       (.I0(sig_inhibit_rdy_n_0),
        .I1(I2),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sig_wr_fifo));
LUT5 #(
    .INIT(32'hEEEEEEAE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1 
       (.I0(O1),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(Dout[5]),
        .I4(Dout[4]),
        .O(S));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I8),
        .A2(I9),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
LUT6 #(
    .INIT(64'hF0F00F0FA5A54A5A)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(O2),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I5),
        .O(D[0]));
LUT5 #(
    .INIT(32'hF0C3B4D2)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(O2),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(I5),
        .O(D[1]));
LUT6 #(
    .INIT(64'hAAAAAAA855515555)) 
     \sig_wdc_statcnt[3]_i_1 
       (.I0(I5),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(O2),
        .O(E));
LUT6 #(
    .INIT(64'hCCCCCCC39CCCCCC6)) 
     \sig_wdc_statcnt[3]_i_2 
       (.I0(O2),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I5),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized4
   (O1,
    D,
    Dout,
    p_9_out,
    O3,
    sig_inhibit_rdy_n,
    Q,
    I1,
    I2,
    Din,
    I3,
    I4,
    m_axi_s2mm_aclk);
  output O1;
  output [2:0]D;
  output [26:0]Dout;
  input p_9_out;
  input O3;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input I1;
  input I2;
  input [27:0]Din;
  input I3;
  input I4;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [2:0]D;
  wire [27:0]Din;
  wire [26:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O3;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire \n_0_sig_cmdcntl_sm_state[1]_i_2 ;
  wire p_9_out;
  wire sig_curr_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__6 
       (.I0(p_9_out),
        .I1(O3),
        .I2(sig_inhibit_rdy_n),
        .O(O1));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[27]),
        .Q(Dout[26]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[26]),
        .Q(sig_curr_cmd_cmplt_reg));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I3),
        .A1(I4),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
LUT6 #(
    .INIT(64'h550C55FF55FF55FF)) 
     \sig_cmdcntl_sm_state[0]_i_1 
       (.I0(Q[1]),
        .I1(Dout[26]),
        .I2(I1),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I2),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0000000004F404C4)) 
     \sig_cmdcntl_sm_state[1]_i_1 
       (.I0(sig_curr_cmd_cmplt_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\n_0_sig_cmdcntl_sm_state[1]_i_2 ),
        .I4(I2),
        .I5(Q[2]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_cmdcntl_sm_state[1]_i_2 
       (.I0(Dout[26]),
        .I1(I1),
        .O(\n_0_sig_cmdcntl_sm_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT5 #(
    .INIT(32'h0020F020)) 
     \sig_cmdcntl_sm_state[2]_i_1 
       (.I0(Dout[26]),
        .I1(I1),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized5
   (in,
    p_0_out,
    sig_set_tlast_error,
    out,
    sig_eop_sent,
    sig_flush_db1031_out,
    sel,
    O7,
    O10,
    sig_tlast_error_reg,
    sig_strm_tlast,
    I1,
    O2,
    sig_flush_db2,
    sig_flush_db1,
    sig_rd_empty,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_strm_tvalid,
    sig_curr_eof_reg,
    sig_btt_eq_0,
    I2,
    sig_inhibit_rdy_n,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_fifo_mssai,
    sig_curr_strt_offset,
    Q,
    sig_mssa_index,
    I3,
    I4,
    I6,
    I9,
    I10,
    I5,
    I7,
    I8,
    I11,
    m_axi_s2mm_aclk);
  output [0:0]in;
  output p_0_out;
  output sig_set_tlast_error;
  output [6:0]out;
  output sig_eop_sent;
  output sig_flush_db1031_out;
  output sel;
  output O7;
  output O10;
  input sig_tlast_error_reg;
  input sig_strm_tlast;
  input I1;
  input O2;
  input sig_flush_db2;
  input sig_flush_db1;
  input sig_rd_empty;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_strm_tvalid;
  input sig_curr_eof_reg;
  input sig_btt_eq_0;
  input I2;
  input sig_inhibit_rdy_n;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input [1:0]sig_fifo_mssai;
  input [1:0]sig_curr_strt_offset;
  input [22:0]Q;
  input [1:0]sig_mssa_index;
  input I3;
  input I4;
  input I6;
  input I9;
  input I10;
  input I5;
  input I7;
  input I8;
  input I11;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O10;
  wire O2;
  wire O7;
  wire [22:0]Q;
  wire [0:0]in;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 ;
  wire \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4 ;
  wire \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5 ;
  wire \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_12 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_13 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_14 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_15 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_16 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_17 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8 ;
  wire \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9 ;
  wire \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ;
  wire \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ;
  wire \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ;
  wire \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ;
  wire \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ;
  wire \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ;
  wire \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ;
  wire [6:0]out;
  wire p_0_out;
  wire sel;
  wire sig_btt_eq_0;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_err_underflow_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire [1:0]sig_mssa_index;
  wire sig_rd_empty;
  wire sig_set_tlast_error;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;
  wire [7:3]sig_tstrb_fifo_data_in;
  wire [1:0]sig_tstrb_fifo_mssai_out;
  wire [3:0]\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_7_O_UNCONNECTED ;

LUT2 #(
    .INIT(4'hE)) 
     \GEN_INCLUDE_DRE.lsig_tlast_err_reg1_i_1 
       (.I0(sig_tlast_error_reg),
        .I1(sig_set_tlast_error),
        .O(p_0_out));
LUT4 #(
    .INIT(16'h0010)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(out[1]),
        .I1(out[3]),
        .I2(sig_flush_db1031_out),
        .I3(out[2]),
        .O(O10));
LUT5 #(
    .INIT(32'h02020200)) 
     \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(out[6]),
        .I1(sig_rd_empty),
        .I2(sig_eop_halt_xfer),
        .I3(sig_err_underflow_reg),
        .I4(sig_strm_tvalid),
        .O(sig_flush_db1031_out));
LUT6 #(
    .INIT(64'h88888888888A8888)) 
     \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1 
       (.I0(I9),
        .I1(sig_err_underflow_reg),
        .I2(out[4]),
        .I3(I10),
        .I4(sig_strm_tlast),
        .I5(out[5]),
        .O(O7));
LUT6 #(
    .INIT(64'h00000F0000000200)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(sig_strm_tlast),
        .I1(out[5]),
        .I2(out[4]),
        .I3(I1),
        .I4(O2),
        .I5(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 ),
        .O(sig_set_tlast_error));
LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 
       (.I0(out[5]),
        .I1(sig_tstrb_fifo_mssai_out[0]),
        .I2(sig_mssa_index[0]),
        .I3(sig_strm_tlast),
        .I4(sig_mssa_index[1]),
        .I5(sig_tstrb_fifo_mssai_out[1]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4 ));
GND GND
       (.G(\<const0> ));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(\n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1 ),
        .Q(out[0]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][0]_srl16_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1 ));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1 ),
        .Q(out[1]));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(Q[1]),
        .I2(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ),
        .I3(sig_curr_strt_offset[1]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_2 
       (.I0(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[20]),
        .I4(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4 ),
        .I5(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5 ),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_3 
       (.I0(Q[4]),
        .I1(Q[22]),
        .I2(Q[19]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[13]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_4 
       (.I0(Q[14]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[15]),
        .I5(Q[18]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \INFERRED_GEN.data_reg[15][1]_srl16_i_5 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[21]),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5 ));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(\n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1 ),
        .Q(out[2]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT5 #(
    .INIT(32'h5550FFEA)) 
     \INFERRED_GEN.data_reg[15][2]_srl16_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ),
        .I4(sig_curr_strt_offset[0]),
        .O(\n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1 ));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[3]),
        .Q(out[3]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT5 #(
    .INIT(32'hFFEEFF80)) 
     \INFERRED_GEN.data_reg[15][3]_srl16_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2 ),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[3]));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(sig_tstrb_fifo_mssai_out[0]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[15][4]_srl16_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(in),
        .O(sig_tstrb_fifo_data_in[4]));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(sig_tstrb_fifo_mssai_out[1]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \INFERRED_GEN.data_reg[15][5]_srl16_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(in),
        .O(sig_tstrb_fifo_data_in[5]));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(out[4]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \INFERRED_GEN.data_reg[15][6]_srl16_i_1 
       (.I0(sel),
        .I1(sig_curr_eof_reg),
        .I2(sig_tstrb_fifo_data_in[3]),
        .O(sig_tstrb_fifo_data_in[6]));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(out[5]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \INFERRED_GEN.data_reg[15][7]_srl16_i_1 
       (.I0(in),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
(* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
   (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(I5),
        .A1(I7),
        .A2(I8),
        .A3(I11),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(in),
        .Q(out[6]));
CARRY4 \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.CI(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ),
        .CO({in,\n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ,\n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1 ,\n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED [3:0]),
        .S({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6 }));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_10 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_11 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11 ));
LUT3 #(
    .INIT(8'h04)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_12 
       (.I0(Q[2]),
        .I1(I3),
        .I2(Q[3]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_12 ));
LUT4 #(
    .INIT(16'h22B2)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_13 
       (.I0(I4),
        .I1(Q[1]),
        .I2(I6),
        .I3(Q[0]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_13 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_14 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_14 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_15 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_15 ));
LUT3 #(
    .INIT(8'h41)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_16 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(I3),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_16 ));
LUT4 #(
    .INIT(16'h9009)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_17 
       (.I0(Q[1]),
        .I1(I4),
        .I2(Q[0]),
        .I3(I6),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_17 ));
CARRY4 \INFERRED_GEN.data_reg[15][8]_srl16_i_2 
       (.CI(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ),
        .CO({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ,\n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ,\n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2 ,\n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11 }));
LUT1 #(
    .INIT(2'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_3 
       (.I0(Q[22]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_4 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_5 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_6 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6 ));
CARRY4 \INFERRED_GEN.data_reg[15][8]_srl16_i_7 
       (.CI(\<const0> ),
        .CO({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ,\n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ,\n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_7 ,\n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_7 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_12 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_13 }),
        .O(\NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_7_O_UNCONNECTED [3:0]),
        .S({\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_14 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_15 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_16 ,\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_17 }));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_8 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8 ));
LUT2 #(
    .INIT(4'h1)) 
     \INFERRED_GEN.data_reg[15][8]_srl16_i_9 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9 ));
LUT5 #(
    .INIT(32'h30301000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__7 
       (.I0(sig_btt_eq_0),
        .I1(I2),
        .I2(sig_inhibit_rdy_n),
        .I3(ld_btt_cntr_reg3),
        .I4(ld_btt_cntr_reg2),
        .O(sel));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0002)) 
     sig_eop_sent_reg_i_1
       (.I0(out[5]),
        .I1(sig_flush_db2),
        .I2(sig_flush_db1),
        .I3(O2),
        .O(sig_eop_sent));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized6
   (CO,
    p_0_in,
    Dout,
    O1,
    O3,
    O4,
    O5,
    O6,
    O7,
    I6,
    p_3_out,
    I1,
    sig_dre2ibtt_tvalid,
    Q,
    Clken,
    I2,
    I3,
    I4,
    m_axi_s2mm_aclk,
    s2mm_wr_len);
  output [0:0]CO;
  output [7:0]p_0_in;
  output [0:7]Dout;
  output O1;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  input I6;
  input p_3_out;
  input I1;
  input sig_dre2ibtt_tvalid;
  input [9:0]Q;
  input Clken;
  input I2;
  input I3;
  input I4;
  input m_axi_s2mm_aclk;
  input [5:0]s2mm_wr_len;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire Clken;
  wire [0:7]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [9:0]Q;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_ok_to_post_wr_addr_i_10;
  wire n_0_sig_ok_to_post_wr_addr_i_11;
  wire n_0_sig_ok_to_post_wr_addr_i_12;
  wire n_0_sig_ok_to_post_wr_addr_i_13;
  wire n_0_sig_ok_to_post_wr_addr_i_14;
  wire n_0_sig_ok_to_post_wr_addr_i_4;
  wire n_0_sig_ok_to_post_wr_addr_i_5;
  wire n_0_sig_ok_to_post_wr_addr_i_6;
  wire n_0_sig_ok_to_post_wr_addr_i_7;
  wire n_0_sig_ok_to_post_wr_addr_i_8;
  wire n_0_sig_ok_to_post_wr_addr_i_9;
  wire n_0_sig_ok_to_post_wr_addr_reg_i_3;
  wire n_1_sig_ok_to_post_wr_addr_reg_i_3;
  wire n_2_sig_ok_to_post_wr_addr_reg_i_3;
  wire n_3_sig_ok_to_post_wr_addr_reg_i_3;
  wire [7:0]p_0_in;
  wire p_3_out;
  wire [5:0]s2mm_wr_len;
  wire sig_dre2ibtt_tvalid;
  wire [3:1]NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_ok_to_post_wr_addr_reg_i_3_O_UNCONNECTED;

GND GND
       (.G(\<const0> ));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[5]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[4]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[3]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[2]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[1]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(I4),
        .A3(\<const0> ),
        .CE(Clken),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[0]),
        .Q(Dout[7]));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h90090960)) 
     sig_ok_to_post_wr_addr_i_10
       (.I0(Dout[0]),
        .I1(Q[7]),
        .I2(Dout[1]),
        .I3(O1),
        .I4(Q[6]),
        .O(n_0_sig_ok_to_post_wr_addr_i_10));
LUT5 #(
    .INIT(32'h90090960)) 
     sig_ok_to_post_wr_addr_i_11
       (.I0(Dout[2]),
        .I1(Q[5]),
        .I2(Dout[3]),
        .I3(n_0_sig_ok_to_post_wr_addr_i_14),
        .I4(Q[4]),
        .O(n_0_sig_ok_to_post_wr_addr_i_11));
LUT6 #(
    .INIT(64'h0990909060090909)) 
     sig_ok_to_post_wr_addr_i_12
       (.I0(Dout[4]),
        .I1(Q[3]),
        .I2(Dout[5]),
        .I3(Dout[6]),
        .I4(Dout[7]),
        .I5(Q[2]),
        .O(n_0_sig_ok_to_post_wr_addr_i_12));
LUT4 #(
    .INIT(16'h0960)) 
     sig_ok_to_post_wr_addr_i_13
       (.I0(Dout[6]),
        .I1(Q[1]),
        .I2(Dout[7]),
        .I3(Q[0]),
        .O(n_0_sig_ok_to_post_wr_addr_i_13));
LUT4 #(
    .INIT(16'h7FFF)) 
     sig_ok_to_post_wr_addr_i_14
       (.I0(Dout[4]),
        .I1(Dout[5]),
        .I2(Dout[7]),
        .I3(Dout[6]),
        .O(n_0_sig_ok_to_post_wr_addr_i_14));
LUT5 #(
    .INIT(32'hFFFFA2AA)) 
     sig_ok_to_post_wr_addr_i_4
       (.I0(Q[8]),
        .I1(Dout[1]),
        .I2(O1),
        .I3(Dout[0]),
        .I4(Q[9]),
        .O(n_0_sig_ok_to_post_wr_addr_i_4));
LUT5 #(
    .INIT(32'h000020DF)) 
     sig_ok_to_post_wr_addr_i_5
       (.I0(Dout[0]),
        .I1(O1),
        .I2(Dout[1]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(n_0_sig_ok_to_post_wr_addr_i_5));
LUT5 #(
    .INIT(32'h2CBA08A2)) 
     sig_ok_to_post_wr_addr_i_6
       (.I0(Q[7]),
        .I1(Dout[1]),
        .I2(O1),
        .I3(Dout[0]),
        .I4(Q[6]),
        .O(n_0_sig_ok_to_post_wr_addr_i_6));
LUT5 #(
    .INIT(32'h38AE208A)) 
     sig_ok_to_post_wr_addr_i_7
       (.I0(Q[5]),
        .I1(n_0_sig_ok_to_post_wr_addr_i_14),
        .I2(Dout[3]),
        .I3(Dout[2]),
        .I4(Q[4]),
        .O(n_0_sig_ok_to_post_wr_addr_i_7));
LUT6 #(
    .INIT(64'hC02AAABF80002AAA)) 
     sig_ok_to_post_wr_addr_i_8
       (.I0(Q[3]),
        .I1(Dout[6]),
        .I2(Dout[7]),
        .I3(Dout[5]),
        .I4(Dout[4]),
        .I5(Q[2]),
        .O(n_0_sig_ok_to_post_wr_addr_i_8));
LUT4 #(
    .INIT(16'hE282)) 
     sig_ok_to_post_wr_addr_i_9
       (.I0(Q[1]),
        .I1(Dout[6]),
        .I2(Dout[7]),
        .I3(Q[0]),
        .O(n_0_sig_ok_to_post_wr_addr_i_9));
CARRY4 sig_ok_to_post_wr_addr_reg_i_2
       (.CI(n_0_sig_ok_to_post_wr_addr_reg_i_3),
        .CO({NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,n_0_sig_ok_to_post_wr_addr_i_4}),
        .O(NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\<const0> ,\<const0> ,\<const0> ,n_0_sig_ok_to_post_wr_addr_i_5}));
CARRY4 sig_ok_to_post_wr_addr_reg_i_3
       (.CI(\<const0> ),
        .CO({n_0_sig_ok_to_post_wr_addr_reg_i_3,n_1_sig_ok_to_post_wr_addr_reg_i_3,n_2_sig_ok_to_post_wr_addr_reg_i_3,n_3_sig_ok_to_post_wr_addr_reg_i_3}),
        .CYINIT(\<const1> ),
        .DI({n_0_sig_ok_to_post_wr_addr_i_6,n_0_sig_ok_to_post_wr_addr_i_7,n_0_sig_ok_to_post_wr_addr_i_8,n_0_sig_ok_to_post_wr_addr_i_9}),
        .O(NLW_sig_ok_to_post_wr_addr_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_sig_ok_to_post_wr_addr_i_10,n_0_sig_ok_to_post_wr_addr_i_11,n_0_sig_ok_to_post_wr_addr_i_12,n_0_sig_ok_to_post_wr_addr_i_13}));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \sig_uncom_wrcnt[3]_i_10 
       (.I0(Dout[4]),
        .I1(Dout[5]),
        .I2(Dout[7]),
        .I3(Dout[6]),
        .O(O7));
LUT6 #(
    .INIT(64'h00008080FF007F7F)) 
     \sig_uncom_wrcnt[3]_i_2 
       (.I0(Dout[5]),
        .I1(Dout[7]),
        .I2(Dout[6]),
        .I3(I6),
        .I4(p_3_out),
        .I5(Dout[4]),
        .O(p_0_in[2]));
LUT6 #(
    .INIT(64'h8800888877F07777)) 
     \sig_uncom_wrcnt[3]_i_3 
       (.I0(Dout[6]),
        .I1(Dout[7]),
        .I2(I6),
        .I3(I1),
        .I4(sig_dre2ibtt_tvalid),
        .I5(Dout[5]),
        .O(p_0_in[1]));
LUT5 #(
    .INIT(32'hA0AA5C55)) 
     \sig_uncom_wrcnt[3]_i_4 
       (.I0(Dout[7]),
        .I1(I6),
        .I2(I1),
        .I3(sig_dre2ibtt_tvalid),
        .I4(Dout[6]),
        .O(p_0_in[0]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \sig_uncom_wrcnt[7]_i_10 
       (.I0(Dout[2]),
        .I1(Dout[3]),
        .I2(Dout[4]),
        .I3(Dout[5]),
        .I4(Dout[7]),
        .I5(Dout[6]),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \sig_uncom_wrcnt[7]_i_11 
       (.I0(Dout[3]),
        .I1(Dout[6]),
        .I2(Dout[7]),
        .I3(Dout[5]),
        .I4(Dout[4]),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_uncom_wrcnt[7]_i_12 
       (.I0(Dout[1]),
        .I1(O1),
        .O(O6));
LUT6 #(
    .INIT(64'h44004444BBF0BBBB)) 
     \sig_uncom_wrcnt[7]_i_2 
       (.I0(O1),
        .I1(Dout[1]),
        .I2(I6),
        .I3(I1),
        .I4(sig_dre2ibtt_tvalid),
        .I5(Dout[0]),
        .O(p_0_in[6]));
LUT5 #(
    .INIT(32'h5055ACAA)) 
     \sig_uncom_wrcnt[7]_i_3 
       (.I0(O1),
        .I1(I6),
        .I2(I1),
        .I3(sig_dre2ibtt_tvalid),
        .I4(Dout[1]),
        .O(p_0_in[5]));
LUT5 #(
    .INIT(32'h50555C55)) 
     \sig_uncom_wrcnt[7]_i_4 
       (.I0(O3),
        .I1(I6),
        .I2(I1),
        .I3(sig_dre2ibtt_tvalid),
        .I4(Dout[2]),
        .O(p_0_in[4]));
LUT5 #(
    .INIT(32'h50555C55)) 
     \sig_uncom_wrcnt[7]_i_5 
       (.I0(O4),
        .I1(I6),
        .I2(I1),
        .I3(sig_dre2ibtt_tvalid),
        .I4(Dout[3]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'hFBFB08FBFBFBFBFB)) 
     \sig_uncom_wrcnt[9]_i_3 
       (.I0(I6),
        .I1(sig_dre2ibtt_tvalid),
        .I2(I1),
        .I3(Dout[0]),
        .I4(O1),
        .I5(Dout[1]),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \sig_uncom_wrcnt[9]_i_6 
       (.I0(Dout[3]),
        .I1(Dout[4]),
        .I2(Dout[5]),
        .I3(Dout[7]),
        .I4(Dout[6]),
        .I5(Dout[2]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     \sig_uncom_wrcnt[9]_i_7 
       (.I0(Dout[0]),
        .I1(O1),
        .I2(Dout[1]),
        .O(O5));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized7
   (O1,
    p_0_in_0,
    Dout,
    sig_inhibit_rdy_n,
    p_22_out,
    I1,
    Din,
    I2,
    I3,
    m_axi_s2mm_aclk);
  output O1;
  output p_0_in_0;
  output [45:0]Dout;
  input sig_inhibit_rdy_n;
  input p_22_out;
  input I1;
  input [39:0]Din;
  input I2;
  input I3;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire [45:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire m_axi_s2mm_aclk;
  wire p_0_in_0;
  wire p_22_out;
  wire sig_inhibit_rdy_n;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h08)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4 
       (.I0(sig_inhibit_rdy_n),
        .I1(p_22_out),
        .I2(I1),
        .O(O1));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[44]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[38]),
        .Q(Dout[43]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[42]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const1> ),
        .Q(Dout[41]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[40]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[39]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(Dout[38]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[37]),
        .Q(Dout[37]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[36]),
        .Q(Dout[36]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[35]),
        .Q(Dout[35]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[34]),
        .Q(Dout[34]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[33]),
        .Q(Dout[33]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[32]),
        .Q(Dout[32]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[31]),
        .Q(Dout[31]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[30]),
        .Q(Dout[30]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[29]),
        .Q(Dout[29]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[28]),
        .Q(Dout[28]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[27]),
        .Q(Dout[27]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[26]),
        .Q(Dout[26]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I2),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[39]),
        .Q(Dout[45]));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_1__0
       (.I0(Dout[45]),
        .O(p_0_in_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_sdi_fb_datamoverdynshreg_f__parameterized8
   (D,
    O1,
    O6,
    p_1_in,
    Dout,
    S0,
    Q,
    I4,
    I5,
    p_11_out,
    I1,
    I2,
    I8,
    I10,
    I3,
    I6,
    Din,
    I7,
    I9,
    m_axi_s2mm_aclk);
  output [7:0]D;
  output O1;
  output O6;
  output p_1_in;
  output [14:0]Dout;
  input S0;
  input [7:0]Q;
  input I4;
  input I5;
  input p_11_out;
  input I1;
  input I2;
  input I8;
  input I10;
  input I3;
  input I6;
  input [20:0]Din;
  input I7;
  input I9;
  input m_axi_s2mm_aclk;

  wire \<const0> ;
  wire [7:0]D;
  wire [20:0]Din;
  wire [14:0]Dout;
  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O6;
  wire [7:0]Q;
  wire S0;
  wire m_axi_s2mm_aclk;
  wire n_0_sig_last_dbeat_i_5__0;
  wire [13:6]p_0_out;
  wire p_11_out;
  wire p_1_in;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h08)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__5 
       (.I0(p_11_out),
        .I1(I1),
        .I2(I2),
        .O(O1));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[20]),
        .Q(Dout[14]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[12]),
        .Q(Dout[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[11]),
        .Q(Dout[5]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[10]),
        .Q(Dout[4]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(p_0_out[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(\<const0> ),
        .Q(p_0_out[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[9]),
        .Q(p_0_out[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[8]),
        .Q(p_0_out[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[7]),
        .Q(p_0_out[9]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[6]),
        .Q(p_0_out[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[5]),
        .Q(p_0_out[7]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[19]),
        .Q(Dout[13]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[4]),
        .Q(p_0_out[6]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[18]),
        .Q(Dout[12]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[17]),
        .Q(Dout[11]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[16]),
        .Q(Dout[10]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[15]),
        .Q(Dout[9]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[14]),
        .Q(Dout[8]));
(* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   (* box_type = "PRIMITIVE" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I7),
        .A1(I9),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(O1),
        .CLK(m_axi_s2mm_aclk),
        .D(Din[13]),
        .Q(Dout[7]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \sig_dbeat_cntr[0]_i_1__0 
       (.I0(p_0_out[6]),
        .I1(S0),
        .I2(Q[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1__0 
       (.I0(p_0_out[7]),
        .I1(S0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hBBB8888B)) 
     \sig_dbeat_cntr[2]_i_1__0 
       (.I0(p_0_out[8]),
        .I1(S0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \sig_dbeat_cntr[3]_i_1__0 
       (.I0(p_0_out[9]),
        .I1(S0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_dbeat_cntr[4]_i_1__0 
       (.I0(p_0_out[10]),
        .I1(S0),
        .I2(Q[4]),
        .I3(I5),
        .O(D[4]));
LUT5 #(
    .INIT(32'hB8BB8B88)) 
     \sig_dbeat_cntr[5]_i_1__0 
       (.I0(p_0_out[11]),
        .I1(S0),
        .I2(Q[4]),
        .I3(I5),
        .I4(Q[5]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
     \sig_dbeat_cntr[6]_i_1__0 
       (.I0(p_0_out[12]),
        .I1(S0),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(I5),
        .I5(Q[5]),
        .O(D[6]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[7]_i_2__0 
       (.I0(p_0_out[13]),
        .I1(S0),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(I4),
        .O(D[7]));
LUT6 #(
    .INIT(64'h35003F0035003000)) 
     sig_last_dbeat_i_1__0
       (.I0(I8),
        .I1(p_1_in),
        .I2(S0),
        .I3(I10),
        .I4(I3),
        .I5(I6),
        .O(O6));
LUT3 #(
    .INIT(8'hFE)) 
     sig_last_dbeat_i_3__0
       (.I0(p_0_out[8]),
        .I1(p_0_out[7]),
        .I2(n_0_sig_last_dbeat_i_5__0),
        .O(p_1_in));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_dbeat_i_5__0
       (.I0(p_0_out[10]),
        .I1(p_0_out[9]),
        .I2(p_0_out[6]),
        .I3(p_0_out[13]),
        .I4(p_0_out[11]),
        .I5(p_0_out[12]),
        .O(n_0_sig_last_dbeat_i_5__0));
endmodule

module axi_sdi_fb_datamoverfifo_generator_ramfifo
   (O1,
    sig_afifo_empty,
    O2,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    hold_ff_q,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire RST;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_10_gntv_or_sync_fifo.gl0.rd ;
  wire \n_11_gntv_or_sync_fifo.gl0.rd ;
  wire \n_5_gntv_or_sync_fifo.gcx.clkx ;
  wire n_5_rstblk;
  wire \n_9_gntv_or_sync_fifo.gl0.rd ;
  wire [3:0]p_0_out;
  wire p_13_out;
  wire [3:0]p_19_out;
  wire [3:0]p_1_out;
  wire p_3_out;
  wire [3:0]p_8_out;
  wire ram_valid_i;
  wire [0:0]rd_rst_i;
  wire [2:1]rd_rst_reg;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;
  wire [3:0]wr_pntr_plus1;

axi_sdi_fb_datamoverclk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\n_9_gntv_or_sync_fifo.gl0.rd ,\n_10_gntv_or_sync_fifo.gl0.rd ,\n_11_gntv_or_sync_fifo.gl0.rd }),
        .I1(wr_pntr_plus1),
        .I2({p_19_out[3:2],p_19_out[0]}),
        .I3(p_8_out),
        .I4(rd_rst_reg[1]),
        .I5(n_5_rstblk),
        .O1(\n_0_gntv_or_sync_fifo.gcx.clkx ),
        .O2(p_0_out),
        .O3(\n_5_gntv_or_sync_fifo.gcx.clkx ),
        .O4(p_1_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
axi_sdi_fb_datamoverrd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\n_9_gntv_or_sync_fifo.gl0.rd ,\n_10_gntv_or_sync_fifo.gl0.rd ,\n_11_gntv_or_sync_fifo.gl0.rd }),
        .E(p_13_out),
        .I1(\n_5_gntv_or_sync_fifo.gcx.clkx ),
        .I2(p_1_out),
        .O1(p_19_out),
        .O2(O2),
        .O5(O5),
        .Q(rd_rst_reg[2]),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
axi_sdi_fb_datamoverwr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(p_3_out),
        .I1(\n_0_gntv_or_sync_fifo.gcx.clkx ),
        .O1(wr_pntr_plus1),
        .O2(p_0_out),
        .O3(p_8_out),
        .Q({RST,n_5_rstblk}),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
axi_sdi_fb_datamovermemory \gntv_or_sync_fifo.mem 
       (.D(D),
        .Din(Din),
        .E(p_3_out),
        .I1(p_19_out),
        .I2(p_8_out),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(rd_rst_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverreset_blk_ramfifo rstblk
       (.E(p_13_out),
        .O1({RST,n_5_rstblk}),
        .Q({rd_rst_reg,rd_rst_i}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .sig_fifo_ainit(sig_fifo_ainit),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_sdi_fb_datamoverfifo_generator_ramfifo_46
   (O1,
    O2,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg);
  output [40:0]O1;
  output O2;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;

  wire I1;
  wire [40:0]O1;
  wire O2;
  wire [21:0]O4;
  wire O5;
  wire RST;
  wire \gras.rsts/ram_empty_i0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \n_0_gntv_or_sync_fifo.gl0.wr ;
  wire \n_3_gntv_or_sync_fifo.gl0.rd ;
  wire n_4_rstblk;
  wire \n_6_gntv_or_sync_fifo.gl0.rd ;
  wire \n_7_gntv_or_sync_fifo.gl0.rd ;
  wire \n_8_gntv_or_sync_fifo.gl0.rd ;
  wire [3:0]p_0_out;
  wire [3:0]p_19_out;
  wire [3:0]p_8_out;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire [2:1]rd_rst_reg;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverclk_x_pntrs_48 \gntv_or_sync_fifo.gcx.clkx 
       (.ADDRARDADDR(p_19_out),
        .E(\n_3_gntv_or_sync_fifo.gl0.rd ),
        .I1(p_8_out),
        .I2(rd_rst_reg[1]),
        .I3(n_4_rstblk),
        .I4({\n_6_gntv_or_sync_fifo.gl0.rd ,\n_7_gntv_or_sync_fifo.gl0.rd ,\n_8_gntv_or_sync_fifo.gl0.rd }),
        .O1(p_0_out),
        .O3(rd_pntr_plus1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ));
axi_sdi_fb_datamoverrd_logic_47 \gntv_or_sync_fifo.gl0.rd 
       (.D({p_19_out[3],\n_6_gntv_or_sync_fifo.gl0.rd ,\n_7_gntv_or_sync_fifo.gl0.rd ,\n_8_gntv_or_sync_fifo.gl0.rd }),
        .E(\n_3_gntv_or_sync_fifo.gl0.rd ),
        .I1(I1),
        .O1(O2),
        .O2(p_19_out[2:0]),
        .O3(rd_pntr_plus1),
        .Q({rd_rst_reg[2],rd_rst_i}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverwr_logic_50 \gntv_or_sync_fifo.gl0.wr 
       (.E(\n_0_gntv_or_sync_fifo.gl0.wr ),
        .O1(p_0_out),
        .O2(p_8_out),
        .Q({RST,n_4_rstblk}),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
axi_sdi_fb_datamovermemory_49 \gntv_or_sync_fifo.mem 
       (.ADDRARDADDR(p_19_out),
        .I1(p_8_out),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(rd_rst_i),
        .WEBWE(\n_0_gntv_or_sync_fifo.gl0.wr ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverreset_blk_ramfifo_51 rstblk
       (.O1({RST,n_4_rstblk}),
        .Q({rd_rst_reg,rd_rst_i}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .sig_fifo_ainit(sig_fifo_ainit));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_1,
    I1,
    sig_wsc2stat_status_valid,
    I2,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_1;
  input I1;
  input sig_wsc2stat_status_valid;
  input I2;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O6;
  wire \gwas.wsts/ram_full_i ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire n_0_rstblk;
  wire \n_1_gntv_or_sync_fifo.gl0.wr ;
  wire n_1_rstblk;
  wire n_3_rstblk;
  wire n_4_rstblk;
  wire \n_5_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_7_gntv_or_sync_fifo.gl0.rd ;
  wire \n_8_gntv_or_sync_fifo.gl0.rd ;
  wire \n_9_gntv_or_sync_fifo.gl0.rd ;
  wire [3:0]p_0_out;
  wire [3:0]p_19_out;
  wire [3:0]p_1_out;
  wire p_3_out;
  wire [3:0]p_8_out;
  wire [0:0]rd_rst_i;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire tmp_ram_rd_en;
  wire [3:0]wr_pntr_plus1;

axi_sdi_fb_datamoverclk_x_pntrs_4 \gntv_or_sync_fifo.gcx.clkx 
       (.D({\n_7_gntv_or_sync_fifo.gl0.rd ,\n_8_gntv_or_sync_fifo.gl0.rd ,\n_9_gntv_or_sync_fifo.gl0.rd }),
        .I1(wr_pntr_plus1),
        .I2(\n_1_gntv_or_sync_fifo.gl0.wr ),
        .I3({p_19_out[3:2],p_19_out[0]}),
        .I4(p_8_out),
        .I5(n_1_rstblk),
        .I6(n_4_rstblk),
        .O1(\n_5_gntv_or_sync_fifo.gcx.clkx ),
        .O2(p_1_out),
        .Q(p_0_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_full_i(\gwas.wsts/ram_full_i ));
axi_sdi_fb_datamoverrd_logic_3 \gntv_or_sync_fifo.gl0.rd 
       (.D({\n_7_gntv_or_sync_fifo.gl0.rd ,\n_8_gntv_or_sync_fifo.gl0.rd ,\n_9_gntv_or_sync_fifo.gl0.rd }),
        .I1(\n_5_gntv_or_sync_fifo.gcx.clkx ),
        .I2(I2),
        .I3(p_1_out),
        .O1(O1),
        .O2(p_19_out),
        .Q({n_0_rstblk,rd_rst_i}),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverwr_logic_5 \gntv_or_sync_fifo.gl0.wr 
       (.E(p_3_out),
        .I1(p_0_out),
        .I2(I1),
        .O1(O2),
        .O2(\n_1_gntv_or_sync_fifo.gl0.wr ),
        .O3(wr_pntr_plus1),
        .O4(p_8_out),
        .O6(O6),
        .Q({n_3_rstblk,n_4_rstblk}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i(\gwas.wsts/ram_full_i ),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamovermemory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .I1(p_8_out),
        .O2(p_19_out),
        .Q(rd_rst_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverreset_blk_ramfifo_6 rstblk
       (.O1({n_3_rstblk,n_4_rstblk}),
        .Q({n_0_rstblk,n_1_rstblk,rd_rst_i}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .sig_fifo_ainit_1(sig_fifo_ainit_1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized0_72
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    O2,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    I1,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output O2;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input I1;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire \gras.rsts/ram_empty_i0 ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire n_0_rstblk;
  wire \n_10_gntv_or_sync_fifo.gl0.rd ;
  wire \n_1_gntv_or_sync_fifo.gl0.wr ;
  wire n_1_rstblk;
  wire \n_3_gntv_or_sync_fifo.gl0.rd ;
  wire n_3_rstblk;
  wire \n_4_gntv_or_sync_fifo.gl0.rd ;
  wire n_4_rstblk;
  wire \n_5_gntv_or_sync_fifo.gl0.rd ;
  wire p_0_out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_19_out;
  wire [3:0]p_8_out;
  wire [3:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire sig_fifo_ainit_0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverclk_x_pntrs_74 \gntv_or_sync_fifo.gcx.clkx 
       (.ADDRARDADDR(p_19_out),
        .D({\n_3_gntv_or_sync_fifo.gl0.rd ,\n_4_gntv_or_sync_fifo.gl0.rd ,\n_5_gntv_or_sync_fifo.gl0.rd }),
        .E(\n_10_gntv_or_sync_fifo.gl0.rd ),
        .I1(n_1_rstblk),
        .I2(n_4_rstblk),
        .O1(p_0_out_0),
        .O3(rd_pntr_plus1),
        .Q(p_8_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ));
axi_sdi_fb_datamoverrd_logic_73 \gntv_or_sync_fifo.gl0.rd 
       (.D({p_19_out[3],\n_3_gntv_or_sync_fifo.gl0.rd ,\n_4_gntv_or_sync_fifo.gl0.rd ,\n_5_gntv_or_sync_fifo.gl0.rd }),
        .E(\n_10_gntv_or_sync_fifo.gl0.rd ),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O1(p_19_out[2:0]),
        .O2(O2),
        .O3(rd_pntr_plus1),
        .Q({n_0_rstblk,rd_rst_i}),
        .hold_ff_q(hold_ff_q),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .p_0_out(p_0_out),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverwr_logic_76 \gntv_or_sync_fifo.gl0.wr 
       (.E(\n_1_gntv_or_sync_fifo.gl0.wr ),
        .I1(p_0_out_0),
        .I2(I1),
        .O1(O1),
        .O2(p_8_out),
        .Q({n_3_rstblk,n_4_rstblk}),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamovermemory__parameterized0_75 \gntv_or_sync_fifo.mem 
       (.ADDRARDADDR(p_19_out),
        .I1(p_8_out),
        .Q(rd_rst_i),
        .WEBWE(\n_1_gntv_or_sync_fifo.gl0.wr ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverreset_blk_ramfifo_77 rstblk
       (.O1({n_3_rstblk,n_4_rstblk}),
        .Q({n_0_rstblk,n_1_rstblk,rd_rst_i}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .sig_fifo_ainit_0(sig_fifo_ainit_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized1
   (DOBDO,
    sig_data_fifo_wr_cnt,
    S,
    O1,
    O2,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    I2,
    sig_rd_empty,
    hold_ff_q,
    Q,
    lsig_0ffset_cntr,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    I3,
    I5);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output S;
  output O1;
  output O2;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I2;
  input sig_rd_empty;
  input hold_ff_q;
  input [2:0]Q;
  input lsig_0ffset_cntr;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input I3;
  input I5;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire S;
  wire [3:0]\grss.rsts/c1/v1_reg ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/ram_full_comb ;
  wire hold_ff_q;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire \n_24_gntv_or_sync_fifo.gl0.rd ;
  wire \n_25_gntv_or_sync_fifo.gl0.rd ;
  wire \n_27_gntv_or_sync_fifo.mem ;
  wire p_0_out;
  wire p_17_out;
  wire [8:0]p_19_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [8:0]p_8_out_0;
  wire [7:0]rd_pntr_plus1;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire [8:8]wr_pntr_plus1;

axi_sdi_fb_datamoverrd_logic__parameterized0_28 \gntv_or_sync_fifo.gl0.rd 
       (.I1(\n_27_gntv_or_sync_fifo.mem ),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(I5),
        .I6(p_8_out_0[8]),
        .I7(wr_pntr_plus1),
        .O1(p_19_out),
        .O2(O2),
        .O3(O3),
        .O4(rd_pntr_plus1),
        .O5(\n_24_gntv_or_sync_fifo.gl0.rd ),
        .O6(\n_25_gntv_or_sync_fifo.gl0.rd ),
        .O9(O9),
        .Q(Q),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_17_out(p_17_out),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ));
axi_sdi_fb_datamoverwr_logic__parameterized0_29 \gntv_or_sync_fifo.gl0.wr 
       (.I1(\n_24_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_25_gntv_or_sync_fifo.gl0.rd ),
        .I3(p_19_out[7:0]),
        .I4(I1),
        .O1(p_8_out_0),
        .O4(rd_pntr_plus1),
        .Q(wr_pntr_plus1),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ));
axi_sdi_fb_datamovermemory__parameterized1 \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(p_8_out_0),
        .I3(I2),
        .I4(O2),
        .I5(I4),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(\n_27_gntv_or_sync_fifo.mem ),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(p_19_out),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized2
   (D,
    DOBDO,
    O1,
    O2,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    I4,
    I5,
    hold_ff_q,
    I7,
    sig_dre2ibtt_tvalid);
  output [31:0]D;
  output [0:0]DOBDO;
  output O1;
  output O2;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input I4;
  input I5;
  input hold_ff_q;
  input I7;
  input sig_dre2ibtt_tvalid;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire \grss.rsts/comp0 ;
  wire \grss.rsts/comp1 ;
  wire \grss.rsts/ram_empty_i_reg0 ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_19_gntv_or_sync_fifo.gl0.wr ;
  wire \n_20_gntv_or_sync_fifo.gl0.wr ;
  wire \n_25_gntv_or_sync_fifo.gl0.rd ;
  wire p_17_out;
  wire [8:0]p_19_out;
  wire p_3_out;
  wire [8:0]p_8_out;
  wire [8:8]rd_pntr_plus1;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire [7:0]wr_pntr_plus1;

axi_sdi_fb_datamoverrd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.I1(\n_20_gntv_or_sync_fifo.gl0.wr ),
        .I2(\n_19_gntv_or_sync_fifo.gl0.wr ),
        .I3(p_8_out[7:0]),
        .I4(I4),
        .I5(wr_pntr_plus1),
        .I7(I7),
        .O1(O1),
        .O2(p_19_out),
        .O3(rd_pntr_plus1),
        .O4(\n_25_gntv_or_sync_fifo.gl0.rd ),
        .Q(Q),
        .comp0(\grss.rsts/comp0 ),
        .comp1(\grss.rsts/comp1 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out),
        .ram_empty_i_reg0(\grss.rsts/ram_empty_i_reg0 ),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
axi_sdi_fb_datamoverwr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.I1(p_19_out[8]),
        .I2(rd_pntr_plus1),
        .I5(I5),
        .O1(wr_pntr_plus1),
        .O2(O2),
        .O3(p_8_out),
        .O4(\n_19_gntv_or_sync_fifo.gl0.wr ),
        .O5(\n_20_gntv_or_sync_fifo.gl0.wr ),
        .Q(Q[1]),
        .comp0(\grss.rsts/comp0 ),
        .comp1(\grss.rsts/comp1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(\grss.rsts/ram_empty_i_reg0 ),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ));
axi_sdi_fb_datamovermemory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(\n_25_gntv_or_sync_fifo.gl0.rd ),
        .I2(I1),
        .I3(p_8_out),
        .Q(p_19_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverfifo_generator_top
   (O1,
    sig_afifo_empty,
    O2,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    hold_ff_q,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_ramfifo \grf.rf 
       (.D(D),
        .Din(Din),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_sdi_fb_datamoverfifo_generator_top_45
   (O1,
    O2,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg);
  output [40:0]O1;
  output O2;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;

  wire I1;
  wire [40:0]O1;
  wire O2;
  wire [21:0]O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_ramfifo_46 \grf.rf 
       (.I1(I1),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_sdi_fb_datamoverfifo_generator_top__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_1,
    I1,
    sig_wsc2stat_status_valid,
    I2,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_1;
  input I1;
  input sig_wsc2stat_status_valid;
  input I2;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O6;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized0 \grf.rf 
       (.I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_sdi_fb_datamoverfifo_generator_top__parameterized0_71
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    O2,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    I1,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output O2;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input I1;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire p_0_out;
  wire sig_fifo_ainit_0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized0_72 \grf.rf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_sdi_fb_datamoverfifo_generator_top__parameterized1
   (DOBDO,
    sig_data_fifo_wr_cnt,
    S,
    O1,
    O2,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    I2,
    sig_rd_empty,
    hold_ff_q,
    Q,
    lsig_0ffset_cntr,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    I3,
    I5);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output S;
  output O1;
  output O2;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I2;
  input sig_rd_empty;
  input hold_ff_q;
  input [2:0]Q;
  input lsig_0ffset_cntr;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input I3;
  input I5;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire S;
  wire hold_ff_q;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;

axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized1 \grf.rf 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .S(S),
        .hold_ff_q(hold_ff_q),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axi_sdi_fb_datamoverfifo_generator_top__parameterized2
   (D,
    DOBDO,
    O1,
    O2,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    I4,
    I5,
    hold_ff_q,
    I7,
    sig_dre2ibtt_tvalid);
  output [31:0]D;
  output [0:0]DOBDO;
  output O1;
  output O2;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input I4;
  input I5;
  input hold_ff_q;
  input I7;
  input sig_dre2ibtt_tvalid;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverfifo_generator_v11_0
   (O1,
    sig_afifo_empty,
    O2,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    hold_ff_q,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_v11_0_synth inst_fifo_gen
       (.D(D),
        .Din(Din),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0_43
   (O1,
    O2,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg);
  output [40:0]O1;
  output O2;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;

  wire I1;
  wire [40:0]O1;
  wire O2;
  wire [21:0]O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_v11_0_synth_44 inst_fifo_gen
       (.I1(I1),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_1,
    I1,
    sig_wsc2stat_status_valid,
    I2,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_1;
  input I1;
  input sig_wsc2stat_status_valid;
  input I2;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O6;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized0 inst_fifo_gen
       (.I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized0_69
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    O2,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    I1,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output O2;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input I1;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire p_0_out;
  wire sig_fifo_ainit_0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized0_70 inst_fifo_gen
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized1
   (DOBDO,
    sig_data_fifo_wr_cnt,
    S,
    O1,
    O2,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    I2,
    sig_rd_empty,
    hold_ff_q,
    Q,
    lsig_0ffset_cntr,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    I3,
    I5);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output S;
  output O1;
  output O2;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I2;
  input sig_rd_empty;
  input hold_ff_q;
  input [2:0]Q;
  input lsig_0ffset_cntr;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input I3;
  input I5;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire S;
  wire hold_ff_q;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;

axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized1 inst_fifo_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .S(S),
        .hold_ff_q(hold_ff_q),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized2
   (D,
    DOBDO,
    O1,
    O2,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    I4,
    I5,
    hold_ff_q,
    I7,
    sig_dre2ibtt_tvalid);
  output [31:0]D;
  output [0:0]DOBDO;
  output O1;
  output O2;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input I4;
  input I5;
  input hold_ff_q;
  input I7;
  input sig_dre2ibtt_tvalid;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverfifo_generator_v11_0_synth
   (O1,
    sig_afifo_empty,
    O2,
    s_axis_s2mm_cmd_tready,
    O5,
    D,
    s2mm_dbg_data,
    O7,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    ram_valid_i,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    s2mm_dbg_sel,
    hold_ff_q,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output sig_afifo_empty;
  output O2;
  output s_axis_s2mm_cmd_tready;
  output O5;
  output [21:0]D;
  output [0:0]s2mm_dbg_data;
  output O7;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input ram_valid_i;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire I5;
  wire [38:0]O1;
  wire O2;
  wire O5;
  wire O7;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_afifo_empty;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_top \gconvfifo.rf 
       (.D(D),
        .Din(Din),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O5(O5),
        .O7(O7),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0_synth_44
   (O1,
    O2,
    O4,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    O5,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    sig_reset_reg);
  output [40:0]O1;
  output O2;
  output [21:0]O4;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output O5;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input sig_reset_reg;

  wire I1;
  wire [40:0]O1;
  wire O2;
  wire [21:0]O4;
  wire O5;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverfifo_generator_top_45 \gconvfifo.rf 
       (.I1(I1),
        .O1(O1),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized0
   (m_axis_s2mm_sts_tdata,
    O1,
    O2,
    O6,
    m_axis_s2mm_sts_tvalid,
    s2mm_dbg_data,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_1,
    I1,
    sig_wsc2stat_status_valid,
    I2,
    m_axis_s2mm_sts_tready,
    s2mm_dbg_sel);
  output [7:0]m_axis_s2mm_sts_tdata;
  output O1;
  output O2;
  output O6;
  output m_axis_s2mm_sts_tvalid;
  output [1:0]s2mm_dbg_data;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_1;
  input I1;
  input sig_wsc2stat_status_valid;
  input I2;
  input m_axis_s2mm_sts_tready;
  input [0:0]s2mm_dbg_sel;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O6;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_fifo_ainit_1;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoverfifo_generator_top__parameterized0 \gconvfifo.rf 
       (.I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O6(O6),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_fifo_ainit_1(sig_fifo_ainit_1),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized0_70
   (m_axis_mm2s_sts_tdata,
    O1,
    m_axis_mm2s_sts_tvalid,
    SR,
    O2,
    mm2s_dbg_data,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit_0,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    sig_stream_rst,
    I1,
    sig_rsc2stat_status_valid,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    mm2s_dbg_sel);
  output [7:0]m_axis_mm2s_sts_tdata;
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]SR;
  output O2;
  output [1:0]mm2s_dbg_data;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit_0;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input sig_stream_rst;
  input I1;
  input sig_rsc2stat_status_valid;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input [0:0]mm2s_dbg_sel;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]SR;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire p_0_out;
  wire sig_fifo_ainit_0;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_top__parameterized0_71 \gconvfifo.rf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .SR(SR),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .p_0_out(p_0_out),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized1
   (DOBDO,
    sig_data_fifo_wr_cnt,
    S,
    O1,
    O2,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    I2,
    sig_rd_empty,
    hold_ff_q,
    Q,
    lsig_0ffset_cntr,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    I3,
    I5);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output S;
  output O1;
  output O2;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I2;
  input sig_rd_empty;
  input hold_ff_q;
  input [2:0]Q;
  input lsig_0ffset_cntr;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input I3;
  input I5;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire S;
  wire hold_ff_q;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;

axi_sdi_fb_datamoverfifo_generator_top__parameterized1 \gconvfifo.rf 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .S(S),
        .hold_ff_q(hold_ff_q),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v11_0_synth" *) 
module axi_sdi_fb_datamoverfifo_generator_v11_0_synth__parameterized2
   (D,
    DOBDO,
    O1,
    O2,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    I4,
    I5,
    hold_ff_q,
    I7,
    sig_dre2ibtt_tvalid);
  output [31:0]D;
  output [0:0]DOBDO;
  output O1;
  output O2;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input I4;
  input I5;
  input hold_ff_q;
  input I7;
  input sig_dre2ibtt_tvalid;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamovermemory
   (O1,
    D,
    O7,
    tmp_ram_rd_en,
    m_axi_s2mm_aclk,
    Q,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I1,
    I2,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg12_out,
    sig_btt_cntr_im00,
    I5,
    Din,
    sig_mmap_reset_reg);
  output [38:0]O1;
  output [21:0]D;
  output O7;
  input tmp_ram_rd_en;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [3:0]I1;
  input [3:0]I2;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg12_out;
  input [21:0]sig_btt_cntr_im00;
  input I5;
  input [0:0]Din;
  input sig_mmap_reset_reg;

  wire [21:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I2;
  wire I5;
  wire [38:0]O1;
  wire O7;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_mmap_reset_reg;
  wire sig_push_input_reg12_out;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized0 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(D),
        .Din(Din),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_sdi_fb_datamovermemory_49
   (O1,
    O4,
    O5,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    Q,
    WEBWE,
    m_axis_mm2s_cmdsts_aclk,
    ADDRARDADDR,
    I1,
    s_axis_mm2s_cmd_tdata,
    sig_btt_cntr_im00,
    sig_push_input_reg12_out,
    sig_reset_reg);
  output [40:0]O1;
  output [21:0]O4;
  output O5;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input [0:0]WEBWE;
  input m_axis_mm2s_cmdsts_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [21:0]sig_btt_cntr_im00;
  input sig_push_input_reg12_out;
  input sig_reset_reg;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [40:0]O1;
  wire [21:0]O4;
  wire O5;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire [21:0]sig_btt_cntr_im00;
  wire sig_push_input_reg12_out;
  wire sig_reset_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized0_54 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_btt_cntr_im00(sig_btt_cntr_im00),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_reset_reg(sig_reset_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_sdi_fb_datamovermemory__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    E,
    Q,
    O2,
    I1,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]Q;
  input [3:0]O2;
  input [3:0]I1;
  input [7:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_sdi_fb_datamovermemory__parameterized0_75
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    WEBWE,
    Q,
    ADDRARDADDR,
    I1,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [3:0]ADDRARDADDR;
  input [3:0]I1;
  input [7:0]sig_rsc2stat_status;

  wire [3:0]ADDRARDADDR;
  wire [3:0]I1;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized2_80 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ADDRARDADDR(ADDRARDADDR),
        .I1(I1),
        .Q(Q),
        .WEBWE(WEBWE),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_sdi_fb_datamovermemory__parameterized1
   (DOBDO,
    S,
    O1,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O4,
    O5,
    O6,
    O7,
    O2,
    O8,
    sig_pop_data_fifo,
    O10,
    O11,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    tmp_ram_regout_en,
    I1,
    Q,
    I2,
    m_axi_mm2s_rdata,
    DIBDI,
    I3,
    sig_rd_empty,
    lsig_0ffset_cntr,
    I4,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    p_17_out,
    I5,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid);
  output [0:0]DOBDO;
  output S;
  output O1;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O4;
  output O5;
  output O6;
  output O7;
  output O2;
  output O8;
  output sig_pop_data_fifo;
  output O10;
  output O11;
  input tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input tmp_ram_regout_en;
  input I1;
  input [8:0]Q;
  input [8:0]I2;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I3;
  input sig_rd_empty;
  input lsig_0ffset_cntr;
  input I4;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input p_17_out;
  input I5;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire [8:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire S;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire p_17_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_pop_data_fifo;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized4 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(Q),
        .S(S),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axi_sdi_fb_datamovermemory__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    I1,
    p_3_out,
    I2,
    sig_stream_rst,
    Q,
    I3,
    sig_dre2ibtt_tdata,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input I1;
  input p_3_out;
  input I2;
  input sig_stream_rst;
  input [8:0]Q;
  input [8:0]I3;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I2;
  wire [8:0]I3;
  wire [8:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_stream_rst;

axi_sdi_fb_datamoverblk_mem_gen_v8_1__parameterized6 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverrd_bin_cntr
   (ram_empty_i0,
    Q,
    D,
    I1,
    I2,
    E,
    m_axi_s2mm_aclk,
    I3);
  output ram_empty_i0;
  output [3:0]Q;
  output [2:0]D;
  input I1;
  input [3:0]I2;
  input [0:0]E;
  input m_axi_s2mm_aclk;
  input [0:0]I3;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [0:0]I3;
  wire [3:0]Q;
  wire [3:0]\gc1.count_reg__0 ;
  wire m_axi_s2mm_aclk;
  wire n_0_ram_empty_i_i_2__1;
  wire n_0_ram_empty_i_i_4__1;
  wire [3:0]plusOp;
  wire ram_empty_i0;
  wire [3:0]rd_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__2 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__2 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__2 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__2 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [2]),
        .O(plusOp[3]));
FDPE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .PRE(I3),
        .Q(rd_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(\gc1.count_reg__0 [1]),
        .Q(rd_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(\gc1.count_reg__0 [2]),
        .Q(rd_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(\gc1.count_reg__0 [3]),
        .Q(rd_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp[0]),
        .Q(\gc1.count_reg__0 [0]));
(* counter = "13" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(I3),
        .Q(\gc1.count_reg__0 [1]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp[2]),
        .Q(\gc1.count_reg__0 [2]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp[3]),
        .Q(\gc1.count_reg__0 [3]));
LUT6 #(
    .INIT(64'hBAABAAAAAAAABAAB)) 
     ram_empty_i_i_1__2
       (.I0(n_0_ram_empty_i_i_2__1),
        .I1(I1),
        .I2(I2[1]),
        .I3(Q[1]),
        .I4(I2[3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
LUT6 #(
    .INIT(64'h2002000000002002)) 
     ram_empty_i_i_2__1
       (.I0(E),
        .I1(n_0_ram_empty_i_i_4__1),
        .I2(rd_pntr_plus1[0]),
        .I3(I2[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(I2[2]),
        .O(n_0_ram_empty_i_i_2__1));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_4__1
       (.I0(rd_pntr_plus1[1]),
        .I1(I2[1]),
        .I2(rd_pntr_plus1[3]),
        .I3(I2[3]),
        .O(n_0_ram_empty_i_i_4__1));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_sdi_fb_datamoverrd_bin_cntr_13
   (ram_empty_i0,
    Q,
    D,
    I1,
    I3,
    E,
    m_axis_s2mm_cmdsts_awclk,
    I2);
  output ram_empty_i0;
  output [3:0]Q;
  output [2:0]D;
  input I1;
  input [3:0]I3;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I2;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [3:0]I3;
  wire [3:0]Q;
  wire [3:0]\gc1.count_reg__0 ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire n_0_ram_empty_i_i_2__2;
  wire n_0_ram_empty_i_i_4__2;
  wire [3:0]plusOp__1;
  wire ram_empty_i0;
  wire [3:0]rd_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__3 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__3 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__3 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__3 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [2]),
        .O(plusOp__1[3]));
FDPE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .PRE(I2),
        .Q(rd_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(\gc1.count_reg__0 [1]),
        .Q(rd_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(\gc1.count_reg__0 [2]),
        .Q(rd_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(\gc1.count_reg__0 [3]),
        .Q(rd_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[0]),
        .Q(\gc1.count_reg__0 [0]));
(* counter = "15" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(I2),
        .Q(\gc1.count_reg__0 [1]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[2]),
        .Q(\gc1.count_reg__0 [2]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[3]),
        .Q(\gc1.count_reg__0 [3]));
LUT6 #(
    .INIT(64'hBAABAAAAAAAABAAB)) 
     ram_empty_i_i_1__3
       (.I0(n_0_ram_empty_i_i_2__2),
        .I1(I1),
        .I2(I3[1]),
        .I3(Q[1]),
        .I4(I3[3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
LUT6 #(
    .INIT(64'h2002000000002002)) 
     ram_empty_i_i_2__2
       (.I0(E),
        .I1(n_0_ram_empty_i_i_4__2),
        .I2(rd_pntr_plus1[0]),
        .I3(I3[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(I3[2]),
        .O(n_0_ram_empty_i_i_2__2));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_empty_i_i_4__2
       (.I0(rd_pntr_plus1[1]),
        .I1(I3[1]),
        .I2(rd_pntr_plus1[3]),
        .I3(I3[3]),
        .O(n_0_ram_empty_i_i_4__2));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[0]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_sdi_fb_datamoverrd_bin_cntr_64
   (D,
    O2,
    O3,
    E,
    m_axi_mm2s_aclk,
    Q);
  output [3:0]D;
  output [2:0]O2;
  output [3:0]O3;
  input [0:0]E;
  input m_axi_mm2s_aclk;
  input [0:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]O2;
  wire [3:0]O3;
  wire [0:0]Q;
  wire [3:0]\gc1.count_reg__0 ;
  wire m_axi_mm2s_aclk;
  wire [3:0]plusOp__0;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[2]_i_1 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [2]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc1.count[3]_i_1 
       (.I0(\gc1.count_reg__0 [1]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [2]),
        .I3(\gc1.count_reg__0 [3]),
        .O(plusOp__0[3]));
FDPE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .PRE(Q),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gc1.count_reg__0 [1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gc1.count_reg__0 [2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gc1.count_reg__0 [3]),
        .Q(O3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[0]),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[1]),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[2]),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[3]),
        .Q(D[3]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__0[0]),
        .Q(\gc1.count_reg__0 [0]));
(* counter = "29" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(Q),
        .Q(\gc1.count_reg__0 [1]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__0[2]),
        .Q(\gc1.count_reg__0 [2]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__0[3]),
        .Q(\gc1.count_reg__0 [3]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[0]_i_1 
       (.I0(O2[0]),
        .I1(O2[1]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[1]_i_1 
       (.I0(O2[1]),
        .I1(O2[2]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[2]_i_1 
       (.I0(O2[2]),
        .I1(D[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_sdi_fb_datamoverrd_bin_cntr_90
   (D,
    O1,
    O3,
    E,
    m_axis_mm2s_cmdsts_aclk,
    Q);
  output [3:0]D;
  output [2:0]O1;
  output [3:0]O3;
  input [0:0]E;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]O1;
  wire [3:0]O3;
  wire [0:0]Q;
  wire [3:0]\gc1.count_reg__0 ;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [3:0]plusOp__2;

LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__0 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__0 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[2]_i_1__0 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [2]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc1.count[3]_i_1__0 
       (.I0(\gc1.count_reg__0 [1]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [2]),
        .I3(\gc1.count_reg__0 [3]),
        .O(plusOp__2[3]));
FDPE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .PRE(Q),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gc1.count_reg__0 [1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gc1.count_reg__0 [2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gc1.count_reg__0 [3]),
        .Q(O3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[3]),
        .Q(D[3]));
(* counter = "31" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__2[0]),
        .Q(\gc1.count_reg__0 [0]));
(* counter = "31" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .PRE(Q),
        .Q(\gc1.count_reg__0 [1]));
(* counter = "31" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__2[2]),
        .Q(\gc1.count_reg__0 [2]));
(* counter = "31" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__2[3]),
        .Q(\gc1.count_reg__0 [3]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[0]_i_1__0 
       (.I0(O1[0]),
        .I1(O1[1]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[1]_i_1__0 
       (.I0(O1[1]),
        .I1(O1[2]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[2]_i_1__0 
       (.I0(O1[2]),
        .I1(D[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_sdi_fb_datamoverrd_bin_cntr__parameterized0
   (v1_reg,
    Q,
    v1_reg_1,
    v1_reg_2,
    v1_reg_0,
    O3,
    I3,
    I5,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output [3:0]v1_reg;
  output [8:0]Q;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg_0;
  output [0:0]O3;
  input [7:0]I3;
  input [7:0]I5;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [7:0]I3;
  wire [7:0]I5;
  wire [0:0]O3;
  wire [8:0]Q;
  wire [8:0]\gc1.count_reg__0 ;
  wire m_axi_s2mm_aclk;
  wire \n_0_gc1.count[8]_i_2__0 ;
  wire [8:0]plusOp__4;
  wire [7:0]rd_pntr_plus1;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__4 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__4[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__4 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__4[1]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[2]_i_1__4 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .O(plusOp__4[2]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[3]_i_1__4 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [2]),
        .O(plusOp__4[3]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc1.count[4]_i_1__0 
       (.I0(\gc1.count_reg__0 [4]),
        .I1(\gc1.count_reg__0 [2]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [3]),
        .O(plusOp__4[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc1.count[5]_i_1__0 
       (.I0(\gc1.count_reg__0 [5]),
        .I1(\gc1.count_reg__0 [3]),
        .I2(\gc1.count_reg__0 [0]),
        .I3(\gc1.count_reg__0 [1]),
        .I4(\gc1.count_reg__0 [2]),
        .I5(\gc1.count_reg__0 [4]),
        .O(plusOp__4[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[6]_i_1__0 
       (.I0(\gc1.count_reg__0 [6]),
        .I1(\n_0_gc1.count[8]_i_2__0 ),
        .O(plusOp__4[6]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc1.count[7]_i_1__0 
       (.I0(\gc1.count_reg__0 [7]),
        .I1(\n_0_gc1.count[8]_i_2__0 ),
        .I2(\gc1.count_reg__0 [6]),
        .O(plusOp__4[7]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc1.count[8]_i_1__0 
       (.I0(\gc1.count_reg__0 [8]),
        .I1(\gc1.count_reg__0 [6]),
        .I2(\n_0_gc1.count[8]_i_2__0 ),
        .I3(\gc1.count_reg__0 [7]),
        .O(plusOp__4[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc1.count[8]_i_2__0 
       (.I0(\gc1.count_reg__0 [5]),
        .I1(\gc1.count_reg__0 [3]),
        .I2(\gc1.count_reg__0 [0]),
        .I3(\gc1.count_reg__0 [1]),
        .I4(\gc1.count_reg__0 [2]),
        .I5(\gc1.count_reg__0 [4]),
        .O(\n_0_gc1.count[8]_i_2__0 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [0]),
        .Q(rd_pntr_plus1[0]),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [1]),
        .Q(rd_pntr_plus1[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [2]),
        .Q(rd_pntr_plus1[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [3]),
        .Q(rd_pntr_plus1[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [4]),
        .Q(rd_pntr_plus1[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [5]),
        .Q(rd_pntr_plus1[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [6]),
        .Q(rd_pntr_plus1[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [7]),
        .Q(rd_pntr_plus1[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_reg__0 [8]),
        .Q(O3),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(O3),
        .Q(Q[8]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(\gc1.count_reg__0 [0]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(\gc1.count_reg__0 [1]),
        .S(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(\gc1.count_reg__0 [2]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(\gc1.count_reg__0 [3]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[4]),
        .Q(\gc1.count_reg__0 [4]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[5]),
        .Q(\gc1.count_reg__0 [5]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[6]),
        .Q(\gc1.count_reg__0 [6]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[7]),
        .Q(\gc1.count_reg__0 [7]),
        .R(sig_stream_rst));
(* counter = "23" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__4[8]),
        .Q(\gc1.count_reg__0 [8]),
        .R(sig_stream_rst));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(Q[1]),
        .I1(I3[1]),
        .I2(Q[0]),
        .I3(I3[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(Q[1]),
        .I1(I3[1]),
        .I2(Q[0]),
        .I3(I3[0]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(rd_pntr_plus1[1]),
        .I1(I3[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(I3[0]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(Q[1]),
        .I1(I5[1]),
        .I2(Q[0]),
        .I3(I5[0]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__3 
       (.I0(Q[3]),
        .I1(I3[3]),
        .I2(Q[2]),
        .I3(I3[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__4 
       (.I0(Q[3]),
        .I1(I3[3]),
        .I2(Q[2]),
        .I3(I3[2]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1[3]),
        .I1(I3[3]),
        .I2(rd_pntr_plus1[2]),
        .I3(I3[2]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__6 
       (.I0(Q[3]),
        .I1(I5[3]),
        .I2(Q[2]),
        .I3(I5[2]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__3 
       (.I0(Q[5]),
        .I1(I3[5]),
        .I2(Q[4]),
        .I3(I3[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__4 
       (.I0(Q[5]),
        .I1(I3[5]),
        .I2(Q[4]),
        .I3(I3[4]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1[5]),
        .I1(I3[5]),
        .I2(rd_pntr_plus1[4]),
        .I3(I3[4]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__6 
       (.I0(Q[5]),
        .I1(I5[5]),
        .I2(Q[4]),
        .I3(I5[4]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__3 
       (.I0(Q[7]),
        .I1(I3[7]),
        .I2(Q[6]),
        .I3(I3[6]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__4 
       (.I0(Q[7]),
        .I1(I3[7]),
        .I2(Q[6]),
        .I3(I3[6]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1[7]),
        .I1(I3[7]),
        .I2(rd_pntr_plus1[6]),
        .I3(I3[6]),
        .O(v1_reg_2[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__6 
       (.I0(Q[7]),
        .I1(I5[7]),
        .I2(Q[6]),
        .I3(I5[6]),
        .O(v1_reg_0[3]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axi_sdi_fb_datamoverrd_bin_cntr__parameterized0_35
   (ram_empty_i_reg0,
    ram_full_comb,
    O1,
    Q,
    O2,
    O5,
    O6,
    O4,
    comp1_0,
    DI,
    comp0_1,
    I2,
    I1,
    comp0,
    comp1,
    sig_data_fifo_wr_cnt,
    I6,
    I7,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output ram_empty_i_reg0;
  output ram_full_comb;
  output O1;
  output [8:0]Q;
  output O2;
  output O5;
  output O6;
  output [7:0]O4;
  input comp1_0;
  input [0:0]DI;
  input comp0_1;
  input I2;
  input I1;
  input comp0;
  input comp1;
  input [0:0]sig_data_fifo_wr_cnt;
  input [0:0]I6;
  input [0:0]I7;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire [0:0]DI;
  wire I1;
  wire I2;
  wire [0:0]I6;
  wire [0:0]I7;
  wire O1;
  wire O2;
  wire [7:0]O4;
  wire O5;
  wire O6;
  wire [8:0]Q;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire [8:0]\gc1.count_reg__0 ;
  wire m_axi_mm2s_aclk;
  wire \n_0_gc1.count[8]_i_2 ;
  wire [8:0]plusOp__4;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire [8:8]rd_pntr_plus1;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_stream_rst;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gc1.count[0]_i_1__1 
       (.I0(\gc1.count_reg__0 [0]),
        .O(plusOp__4[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[1]_i_1__1 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .O(plusOp__4[1]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[2]_i_1__1 
       (.I0(\gc1.count_reg__0 [0]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [2]),
        .O(plusOp__4[2]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc1.count[3]_i_1__1 
       (.I0(\gc1.count_reg__0 [1]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [2]),
        .I3(\gc1.count_reg__0 [3]),
        .O(plusOp__4[3]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc1.count[4]_i_1 
       (.I0(\gc1.count_reg__0 [2]),
        .I1(\gc1.count_reg__0 [0]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [3]),
        .I4(\gc1.count_reg__0 [4]),
        .O(plusOp__4[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc1.count[5]_i_1 
       (.I0(\gc1.count_reg__0 [3]),
        .I1(\gc1.count_reg__0 [1]),
        .I2(\gc1.count_reg__0 [0]),
        .I3(\gc1.count_reg__0 [2]),
        .I4(\gc1.count_reg__0 [4]),
        .I5(\gc1.count_reg__0 [5]),
        .O(plusOp__4[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc1.count[6]_i_1 
       (.I0(\n_0_gc1.count[8]_i_2 ),
        .I1(\gc1.count_reg__0 [6]),
        .O(plusOp__4[6]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc1.count[7]_i_1 
       (.I0(\n_0_gc1.count[8]_i_2 ),
        .I1(\gc1.count_reg__0 [6]),
        .I2(\gc1.count_reg__0 [7]),
        .O(plusOp__4[7]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc1.count[8]_i_1 
       (.I0(\gc1.count_reg__0 [6]),
        .I1(\n_0_gc1.count[8]_i_2 ),
        .I2(\gc1.count_reg__0 [7]),
        .I3(\gc1.count_reg__0 [8]),
        .O(plusOp__4[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc1.count[8]_i_2 
       (.I0(\gc1.count_reg__0 [5]),
        .I1(\gc1.count_reg__0 [3]),
        .I2(\gc1.count_reg__0 [1]),
        .I3(\gc1.count_reg__0 [0]),
        .I4(\gc1.count_reg__0 [2]),
        .I5(\gc1.count_reg__0 [4]),
        .O(\n_0_gc1.count[8]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [0]),
        .Q(O4[0]),
        .S(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [1]),
        .Q(O4[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [2]),
        .Q(O4[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [3]),
        .Q(O4[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [4]),
        .Q(O4[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [5]),
        .Q(O4[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [6]),
        .Q(O4[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [7]),
        .Q(O4[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(\gc1.count_reg__0 [8]),
        .Q(rd_pntr_plus1),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(O4[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gc1.count_d2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(rd_pntr_plus1),
        .Q(Q[8]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[0]),
        .Q(\gc1.count_reg__0 [0]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[1]),
        .Q(\gc1.count_reg__0 [1]),
        .S(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[2]),
        .Q(\gc1.count_reg__0 [2]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[3]),
        .Q(\gc1.count_reg__0 [3]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[4]),
        .Q(\gc1.count_reg__0 [4]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[5]),
        .Q(\gc1.count_reg__0 [5]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[6]),
        .Q(\gc1.count_reg__0 [6]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[7]),
        .Q(\gc1.count_reg__0 [7]),
        .R(sig_stream_rst));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gc1.count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(DI),
        .D(plusOp__4[8]),
        .Q(\gc1.count_reg__0 [8]),
        .R(sig_stream_rst));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(I6),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(I6),
        .O(O2));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(I6),
        .O(O5));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(I7),
        .O(O6));
LUT5 #(
    .INIT(32'h0FFF0088)) 
     ram_empty_i_i_1__1
       (.I0(comp1_0),
        .I1(DI),
        .I2(comp0_1),
        .I3(I2),
        .I4(I1),
        .O(ram_empty_i_reg0));
LUT5 #(
    .INIT(32'h5500FFC0)) 
     ram_full_i_i_1__1
       (.I0(comp0),
        .I1(I2),
        .I2(comp1),
        .I3(sig_data_fifo_wr_cnt),
        .I4(DI),
        .O(ram_full_comb));
endmodule

module axi_sdi_fb_datamoverrd_fwft
   (O1,
    Q,
    sig_ibtt2wdc_tvalid,
    O4,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I4,
    hold_ff_q,
    I1,
    I7);
  output O1;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  output O4;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I4;
  input hold_ff_q;
  input I1;
  input I7;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I4;
  wire I7;
  wire O1;
  wire O4;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ;
  wire [0:0]next_fwft_state;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;

LUT5 #(
    .INIT(32'h00DFFFFF)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__1 
       (.I0(Q[1]),
        .I1(I4),
        .I2(Q[0]),
        .I3(I1),
        .I4(I7),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT4 #(
    .INIT(16'h5155)) 
     \gc1.count_d1[8]_i_1__0 
       (.I0(I1),
        .I1(Q[0]),
        .I2(I4),
        .I3(Q[1]),
        .O(E));
LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(Q[1]),
        .I1(I4),
        .I2(Q[0]),
        .O(next_fwft_state));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT4 #(
    .INIT(16'h20FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(I4),
        .I2(Q[1]),
        .I3(I1),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(Q[0]),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1__0 ),
        .Q(Q[1]),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state),
        .Q(O1),
        .R(sig_stream_rst));
LUT2 #(
    .INIT(4'hE)) 
     ram_empty_i_i_3__1
       (.I0(O1),
        .I1(hold_ff_q),
        .O(sig_ibtt2wdc_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axi_sdi_fb_datamoverrd_fwft_36
   (tmp_ram_regout_en,
    E,
    DI,
    O2,
    S,
    O3,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_pop_data_fifo,
    I1,
    I2,
    I3,
    hold_ff_q,
    I4,
    Q);
  output tmp_ram_regout_en;
  output [0:0]E;
  output [1:0]DI;
  output O2;
  output [1:0]S;
  output O3;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_pop_data_fifo;
  input I1;
  input I2;
  input I3;
  input hold_ff_q;
  input I4;
  input [1:0]Q;

  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O2;
  wire O3;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]curr_fwft_state;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire \n_0_gpregsm1.user_valid_reg ;
  wire [1:0]next_fwft_state;
  wire sig_pop_data_fifo;
  wire sig_stream_rst;
  wire tmp_ram_regout_en;

LUT4 #(
    .INIT(16'hFFB0)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(sig_stream_rst),
        .O(tmp_ram_regout_en));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5 
       (.I0(\n_0_gpregsm1.user_valid_reg ),
        .I1(hold_ff_q),
        .I2(I4),
        .O(O2));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_2 
       (.I0(DI[0]),
        .O(DI[1]));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_4 
       (.I0(DI[0]),
        .I1(Q[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h6)) 
     \count[3]_i_5 
       (.I0(DI[0]),
        .I1(Q[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h6)) 
     \count[8]_i_1 
       (.I0(DI[0]),
        .I1(I3),
        .O(E));
LUT4 #(
    .INIT(16'h80BF)) 
     \gc1.count_d1[8]_i_1 
       (.I0(I1),
        .I1(curr_fwft_state),
        .I2(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I3(I2),
        .O(DI[0]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hAABFAAAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(sig_pop_data_fifo),
        .I2(I2),
        .I3(I1),
        .I4(curr_fwft_state),
        .O(next_fwft_state[0]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'h5040FFDF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(sig_pop_data_fifo),
        .I1(I1),
        .I2(curr_fwft_state),
        .I3(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I4(I2),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state[1]),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .R(sig_stream_rst));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(next_fwft_state[0]),
        .Q(\n_0_gpregsm1.user_valid_reg ),
        .R(sig_stream_rst));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     hold_ff_q_i_1
       (.I0(\n_0_gpregsm1.user_valid_reg ),
        .I1(hold_ff_q),
        .I2(sig_pop_data_fifo),
        .I3(sig_stream_rst),
        .O(O3));
endmodule

module axi_sdi_fb_datamoverrd_handshaking_flags
   (O2,
    s2mm_dbg_data,
    O5,
    ram_valid_i,
    m_axi_s2mm_aclk,
    Q,
    s2mm_dbg_sel,
    hold_ff_q);
  output O2;
  output [0:0]s2mm_dbg_data;
  output O5;
  input ram_valid_i;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;

  wire \<const1> ;
  wire O2;
  wire O5;
  wire [0:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;

VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gc1.count_d1[3]_i_2__0 
       (.I0(O2),
        .I1(hold_ff_q),
        .O(O5));
FDCE #(
    .INIT(1'b0)) 
     \gv.ram_valid_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_valid_i),
        .Q(O2));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \s2mm_dbg_data[4]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(hold_ff_q),
        .I2(O2),
        .O(s2mm_dbg_data));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module axi_sdi_fb_datamoverrd_handshaking_flags_15
   (O1,
    m_axis_s2mm_sts_tvalid,
    m_axis_s2mm_cmdsts_awclk,
    Q,
    I2,
    m_axis_s2mm_sts_tready,
    sig_afifo_empty);
  output O1;
  output m_axis_s2mm_sts_tvalid;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]Q;
  input I2;
  input m_axis_s2mm_sts_tready;
  input sig_afifo_empty;

  wire \<const1> ;
  wire I2;
  wire O1;
  wire [0:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire ram_valid_i;
  wire sig_afifo_empty;

VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT4 #(
    .INIT(16'h00F1)) 
     \gv.ram_valid_d1_i_1__0 
       (.I0(O1),
        .I1(I2),
        .I2(m_axis_s2mm_sts_tready),
        .I3(sig_afifo_empty),
        .O(ram_valid_i));
FDCE #(
    .INIT(1'b0)) 
     \gv.ram_valid_d1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_valid_i),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT2 #(
    .INIT(4'hE)) 
     m_axis_s2mm_sts_tvalid_INST_0
       (.I0(I2),
        .I1(O1),
        .O(m_axis_s2mm_sts_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module axi_sdi_fb_datamoverrd_handshaking_flags_66
   (O1,
    mm2s_dbg_data,
    sig_cmd2mstr_cmd_valid,
    m_axi_mm2s_aclk,
    Q,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    sig_afifo_empty);
  output O1;
  output [0:0]mm2s_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input sig_afifo_empty;

  wire \<const1> ;
  wire I1;
  wire O1;
  wire [0:0]Q;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \n_0_gv.ram_valid_d1_i_1__1 ;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gc1.count_d1[3]_i_2 
       (.I0(I1),
        .I1(O1),
        .O(sig_cmd2mstr_cmd_valid));
LUT6 #(
    .INIT(64'h0000000011111F11)) 
     \gv.ram_valid_d1_i_1__1 
       (.I0(O1),
        .I1(I1),
        .I2(sig_calc_error_pushed),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_afifo_empty),
        .O(\n_0_gv.ram_valid_d1_i_1__1 ));
FDCE #(
    .INIT(1'b0)) 
     \gv.ram_valid_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gv.ram_valid_d1_i_1__1 ),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \mm2s_dbg_data[4]_INST_0 
       (.I0(O1),
        .I1(I1),
        .I2(mm2s_dbg_sel),
        .O(mm2s_dbg_data));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module axi_sdi_fb_datamoverrd_handshaking_flags_92
   (O1,
    m_axis_mm2s_sts_tvalid,
    O2,
    m_axis_mm2s_cmdsts_aclk,
    Q,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out,
    sig_afifo_empty);
  output O1;
  output m_axis_mm2s_sts_tvalid;
  output O2;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]Q;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;
  input sig_afifo_empty;

  wire \<const1> ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire O1;
  wire O2;
  wire [0:0]Q;
  wire hold_ff_q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire \n_0_gv.ram_valid_d1_i_1__2 ;
  wire p_0_out;
  wire sig_afifo_empty;

VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h00F1)) 
     \gv.ram_valid_d1_i_1__2 
       (.I0(O1),
        .I1(hold_ff_q),
        .I2(m_axis_mm2s_sts_tready),
        .I3(sig_afifo_empty),
        .O(\n_0_gv.ram_valid_d1_i_1__2 ));
FDCE #(
    .INIT(1'b0)) 
     \gv.ram_valid_d1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gv.ram_valid_d1_i_1__2 ),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'h54000000)) 
     hold_ff_q_i_1__1
       (.I0(m_axis_mm2s_sts_tready),
        .I1(hold_ff_q),
        .I2(O1),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(p_0_out),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT2 #(
    .INIT(4'hE)) 
     m_axis_mm2s_sts_tvalid_INST_0
       (.I0(hold_ff_q),
        .I1(O1),
        .O(m_axis_mm2s_sts_tvalid));
endmodule

module axi_sdi_fb_datamoverrd_logic
   (sig_afifo_empty,
    O2,
    O1,
    E,
    O5,
    s2mm_dbg_data,
    D,
    m_axi_s2mm_aclk,
    Q,
    ram_valid_i,
    I1,
    I2,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s2mm_dbg_sel,
    hold_ff_q);
  output sig_afifo_empty;
  output O2;
  output [3:0]O1;
  output [0:0]E;
  output O5;
  output [0:0]s2mm_dbg_data;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input ram_valid_i;
  input I1;
  input [3:0]I2;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [3:0]O1;
  wire O2;
  wire O5;
  wire [0:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire ram_empty_i0;
  wire ram_valid_i;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

axi_sdi_fb_datamoverrd_status_flags_as \gras.rsts 
       (.E(E),
        .O5(O5),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_i0(ram_empty_i0),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
axi_sdi_fb_datamoverrd_handshaking_flags \grhf.rhf 
       (.O2(O2),
        .O5(O5),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_valid_i(ram_valid_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel));
axi_sdi_fb_datamoverrd_bin_cntr rpntr
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(Q),
        .Q(O1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_i0(ram_empty_i0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_sdi_fb_datamoverrd_logic_3
   (O1,
    m_axis_s2mm_sts_tvalid,
    tmp_ram_rd_en,
    O2,
    D,
    m_axis_s2mm_cmdsts_awclk,
    Q,
    I2,
    m_axis_s2mm_sts_tready,
    I1,
    I3);
  output O1;
  output m_axis_s2mm_sts_tvalid;
  output tmp_ram_rd_en;
  output [3:0]O2;
  output [2:0]D;
  input m_axis_s2mm_cmdsts_awclk;
  input [1:0]Q;
  input I2;
  input m_axis_s2mm_sts_tready;
  input I1;
  input [3:0]I3;

  wire [2:0]D;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire O1;
  wire [3:0]O2;
  wire [1:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_13_out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverrd_status_flags_as_14 \gras.rsts 
       (.E(p_13_out),
        .I1(O1),
        .I2(I2),
        .Q(Q),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ram_empty_i0(ram_empty_i0),
        .sig_afifo_empty(sig_afifo_empty),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverrd_handshaking_flags_15 \grhf.rhf 
       (.I2(I2),
        .O1(O1),
        .Q(Q[1]),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .sig_afifo_empty(sig_afifo_empty));
axi_sdi_fb_datamoverrd_bin_cntr_13 rpntr
       (.D(D),
        .E(p_13_out),
        .I1(I1),
        .I2(Q[1]),
        .I3(I3),
        .Q(O2),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_empty_i0(ram_empty_i0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_sdi_fb_datamoverrd_logic_47
   (O1,
    mm2s_dbg_data,
    tmp_ram_rd_en,
    E,
    sig_cmd2mstr_cmd_valid,
    D,
    O2,
    O3,
    ram_empty_i0,
    m_axi_mm2s_aclk,
    Q,
    I1,
    mm2s_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output O1;
  output [0:0]mm2s_dbg_data;
  output tmp_ram_rd_en;
  output [0:0]E;
  output sig_cmd2mstr_cmd_valid;
  output [3:0]D;
  output [2:0]O2;
  output [3:0]O3;
  input ram_empty_i0;
  input m_axi_mm2s_aclk;
  input [1:0]Q;
  input I1;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire [2:0]O2;
  wire [3:0]O3;
  wire [1:0]Q;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverrd_status_flags_as_65 \gras.rsts 
       (.E(E),
        .Q(Q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i0(ram_empty_i0),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverrd_handshaking_flags_66 \grhf.rhf 
       (.I1(I1),
        .O1(O1),
        .Q(Q[1]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_afifo_empty(sig_afifo_empty),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
axi_sdi_fb_datamoverrd_bin_cntr_64 rpntr
       (.D(D),
        .E(E),
        .O2(O2),
        .O3(O3),
        .Q(Q[1]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_sdi_fb_datamoverrd_logic_73
   (tmp_ram_rd_en,
    m_axis_mm2s_sts_tvalid,
    D,
    O1,
    O2,
    E,
    O3,
    ram_empty_i0,
    m_axis_mm2s_cmdsts_aclk,
    Q,
    hold_ff_q,
    m_axis_mm2s_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    p_0_out);
  output tmp_ram_rd_en;
  output m_axis_mm2s_sts_tvalid;
  output [3:0]D;
  output [2:0]O1;
  output O2;
  output [0:0]E;
  output [3:0]O3;
  input ram_empty_i0;
  input m_axis_mm2s_cmdsts_aclk;
  input [1:0]Q;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input p_0_out;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire [2:0]O1;
  wire O2;
  wire [3:0]O3;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire \n_0_grhf.rhf ;
  wire p_0_out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire tmp_ram_rd_en;

axi_sdi_fb_datamoverrd_status_flags_as_91 \gras.rsts 
       (.E(E),
        .I1(\n_0_grhf.rhf ),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .ram_empty_i0(ram_empty_i0),
        .sig_afifo_empty(sig_afifo_empty),
        .tmp_ram_rd_en(tmp_ram_rd_en));
axi_sdi_fb_datamoverrd_handshaking_flags_92 \grhf.rhf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O1(\n_0_grhf.rhf ),
        .O2(O2),
        .Q(Q[1]),
        .hold_ff_q(hold_ff_q),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .p_0_out(p_0_out),
        .sig_afifo_empty(sig_afifo_empty));
axi_sdi_fb_datamoverrd_bin_cntr_90 rpntr
       (.D(D),
        .E(E),
        .O1(O1),
        .O3(O3),
        .Q(Q[1]),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_sdi_fb_datamoverrd_logic__parameterized0
   (comp0,
    comp1,
    p_17_out,
    O1,
    Q,
    sig_ibtt2wdc_tvalid,
    v1_reg,
    O2,
    O3,
    v1_reg_0,
    O4,
    I1,
    I2,
    sig_stream_rst,
    ram_empty_i_reg0,
    m_axi_s2mm_aclk,
    I4,
    hold_ff_q,
    I3,
    I5,
    I7);
  output comp0;
  output comp1;
  output p_17_out;
  output O1;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  output [3:0]v1_reg;
  output [8:0]O2;
  output [0:0]O3;
  output [3:0]v1_reg_0;
  output O4;
  input I1;
  input I2;
  input sig_stream_rst;
  input ram_empty_i_reg0;
  input m_axi_s2mm_aclk;
  input I4;
  input hold_ff_q;
  input [7:0]I3;
  input [7:0]I5;
  input I7;

  wire I1;
  wire I2;
  wire [7:0]I3;
  wire I4;
  wire [7:0]I5;
  wire I7;
  wire O1;
  wire [8:0]O2;
  wire [0:0]O3;
  wire O4;
  wire [1:0]Q;
  wire [3:0]\c1/v1_reg ;
  wire [3:0]\c2/v1_reg ;
  wire comp0;
  wire comp1;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire \n_5_gr1.rfwft ;
  wire p_17_out;
  wire ram_empty_i_reg0;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

axi_sdi_fb_datamoverrd_fwft \gr1.rfwft 
       (.E(\n_5_gr1.rfwft ),
        .I1(p_17_out),
        .I4(I4),
        .I7(I7),
        .O1(O1),
        .O4(O4),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoverrd_status_flags_ss \grss.rsts 
       (.I1(I1),
        .I2(I2),
        .comp0(comp0),
        .comp1(comp1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
axi_sdi_fb_datamoverrd_bin_cntr__parameterized0 rpntr
       (.E(\n_5_gr1.rfwft ),
        .I3(I3),
        .I5(I5),
        .O3(O3),
        .Q(O2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c1/v1_reg ),
        .v1_reg_2(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axi_sdi_fb_datamoverrd_logic__parameterized0_28
   (p_17_out,
    tmp_ram_regout_en,
    tmp_ram_rd_en,
    ram_full_comb,
    O2,
    O3,
    O9,
    O1,
    O4,
    O5,
    O6,
    v1_reg,
    v1_reg_0,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_pop_data_fifo,
    I1,
    I2,
    comp0,
    comp1,
    sig_data_fifo_wr_cnt,
    hold_ff_q,
    I3,
    Q,
    I4,
    I5,
    I6,
    I7);
  output p_17_out;
  output tmp_ram_regout_en;
  output tmp_ram_rd_en;
  output ram_full_comb;
  output O2;
  output O3;
  output O9;
  output [8:0]O1;
  output [7:0]O4;
  output O5;
  output O6;
  input [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_pop_data_fifo;
  input I1;
  input I2;
  input comp0;
  input comp1;
  input [0:0]sig_data_fifo_wr_cnt;
  input hold_ff_q;
  input I3;
  input [2:0]Q;
  input I4;
  input I5;
  input [0:0]I6;
  input [0:0]I7;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire [0:0]I7;
  wire [8:0]O1;
  wire O2;
  wire O3;
  wire [7:0]O4;
  wire O5;
  wire O6;
  wire O9;
  wire [2:0]Q;
  wire cntr_en;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire \n_0_grss.gdc.dc ;
  wire n_12_rpntr;
  wire \n_1_grss.gdc.dc ;
  wire \n_2_gr1.rfwft ;
  wire n_2_rpntr;
  wire \n_5_gr1.rfwft ;
  wire \n_6_gr1.rfwft ;
  wire p_13_out;
  wire p_17_out;
  wire ram_empty_i_reg0;
  wire ram_full_comb;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_pop_data_fifo;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

axi_sdi_fb_datamoverrd_fwft_36 \gr1.rfwft 
       (.DI({\n_2_gr1.rfwft ,p_13_out}),
        .E(cntr_en),
        .I1(I1),
        .I2(p_17_out),
        .I3(I2),
        .I4(I3),
        .O2(O2),
        .O3(O3),
        .Q({\n_0_grss.gdc.dc ,\n_1_grss.gdc.dc }),
        .S({\n_5_gr1.rfwft ,\n_6_gr1.rfwft }),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_regout_en(tmp_ram_regout_en));
axi_sdi_fb_datamoverdc_ss \grss.gdc.dc 
       (.DI({\n_2_gr1.rfwft ,p_13_out}),
        .E(cntr_en),
        .I1(Q),
        .I4(I4),
        .I5(I5),
        .O9(O9),
        .Q({\n_0_grss.gdc.dc ,\n_1_grss.gdc.dc }),
        .S({\n_5_gr1.rfwft ,\n_6_gr1.rfwft }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoverrd_status_flags_ss_34 \grss.rsts 
       (.DI(p_13_out),
        .I1(n_2_rpntr),
        .I2(n_12_rpntr),
        .O1(p_17_out),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
axi_sdi_fb_datamoverrd_bin_cntr__parameterized0_35 rpntr
       (.DI(p_13_out),
        .I1(p_17_out),
        .I2(I2),
        .I6(I6),
        .I7(I7),
        .O1(n_2_rpntr),
        .O2(n_12_rpntr),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .Q(O1),
        .comp0(comp0),
        .comp0_1(comp0_1),
        .comp1(comp1),
        .comp1_0(comp1_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .ram_full_comb(ram_full_comb),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverrd_status_flags_as
   (sig_afifo_empty,
    E,
    ram_empty_i0,
    m_axi_s2mm_aclk,
    Q,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    O5);
  output sig_afifo_empty;
  output [0:0]E;
  input ram_empty_i0;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input O5;

  wire \<const1> ;
  wire [0:0]E;
  wire O5;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_17_out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000001055550010)) 
     \gc1.count_d1[3]_i_1 
       (.I0(p_17_out),
        .I1(sig_calc_error_pushed),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O5),
        .I5(sig_afifo_empty),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q),
        .Q(p_17_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q),
        .Q(sig_afifo_empty));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_sdi_fb_datamoverrd_status_flags_as_14
   (sig_afifo_empty,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    m_axis_s2mm_cmdsts_awclk,
    Q,
    I1,
    I2,
    m_axis_s2mm_sts_tready);
  output sig_afifo_empty;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input m_axis_s2mm_cmdsts_awclk;
  input [1:0]Q;
  input I1;
  input I2;
  input m_axis_s2mm_sts_tready;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [1:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire p_17_out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire tmp_ram_rd_en;

LUT6 #(
    .INIT(64'hAAAAAAAAFFFBAAAB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(Q[0]),
        .I1(sig_afifo_empty),
        .I2(I1),
        .I3(I2),
        .I4(m_axis_s2mm_sts_tready),
        .I5(p_17_out),
        .O(tmp_ram_rd_en));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h44404445)) 
     \gc1.count_d1[3]_i_1__0 
       (.I0(p_17_out),
        .I1(m_axis_s2mm_sts_tready),
        .I2(I2),
        .I3(I1),
        .I4(sig_afifo_empty),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q[1]),
        .Q(p_17_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q[1]),
        .Q(sig_afifo_empty));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_sdi_fb_datamoverrd_status_flags_as_65
   (sig_afifo_empty,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    m_axi_mm2s_aclk,
    Q,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output sig_afifo_empty;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input m_axi_mm2s_aclk;
  input [1:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \<const1> ;
  wire [0:0]E;
  wire [1:0]Q;
  wire m_axi_mm2s_aclk;
  wire p_17_out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

LUT3 #(
    .INIT(8'hBA)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1 
       (.I0(Q[0]),
        .I1(p_17_out),
        .I2(E),
        .O(tmp_ram_rd_en));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000011111B11)) 
     \gc1.count_d1[3]_i_1__1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_afifo_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(p_17_out),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q[1]),
        .Q(p_17_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q[1]),
        .Q(sig_afifo_empty));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axi_sdi_fb_datamoverrd_status_flags_as_91
   (sig_afifo_empty,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    m_axis_mm2s_cmdsts_aclk,
    Q,
    I1,
    hold_ff_q,
    m_axis_mm2s_sts_tready);
  output sig_afifo_empty;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input m_axis_mm2s_cmdsts_aclk;
  input [1:0]Q;
  input I1;
  input hold_ff_q;
  input m_axis_mm2s_sts_tready;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tready;
  wire p_17_out;
  wire ram_empty_i0;
  wire sig_afifo_empty;
  wire tmp_ram_rd_en;

LUT6 #(
    .INIT(64'hBBBABBBBAAAAAAAB)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(Q[0]),
        .I1(p_17_out),
        .I2(I1),
        .I3(hold_ff_q),
        .I4(sig_afifo_empty),
        .I5(m_axis_mm2s_sts_tready),
        .O(tmp_ram_rd_en));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h0000EF01)) 
     \gc1.count_d1[3]_i_1__2 
       (.I0(I1),
        .I1(hold_ff_q),
        .I2(sig_afifo_empty),
        .I3(m_axis_mm2s_sts_tready),
        .I4(p_17_out),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q[1]),
        .Q(p_17_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i0),
        .PRE(Q[1]),
        .Q(sig_afifo_empty));
endmodule

module axi_sdi_fb_datamoverrd_status_flags_ss
   (comp0,
    comp1,
    p_17_out,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    sig_stream_rst,
    ram_empty_i_reg0,
    m_axi_s2mm_aclk);
  output comp0;
  output comp1;
  output p_17_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input sig_stream_rst;
  input ram_empty_i_reg0;
  input m_axi_s2mm_aclk;

  wire \<const1> ;
  wire I1;
  wire I2;
  wire comp0;
  wire comp1;
  wire m_axi_s2mm_aclk;
  wire p_17_out;
  wire ram_empty_i_reg0;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamovercompare__parameterized0_17 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axi_sdi_fb_datamovercompare__parameterized0_18 c2
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i_reg0),
        .Q(p_17_out),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axi_sdi_fb_datamoverrd_status_flags_ss_34
   (comp0,
    comp1,
    O1,
    tmp_ram_rd_en,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    sig_stream_rst,
    ram_empty_i_reg0,
    m_axi_mm2s_aclk,
    DI);
  output comp0;
  output comp1;
  output O1;
  output tmp_ram_rd_en;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input sig_stream_rst;
  input ram_empty_i_reg0;
  input m_axi_mm2s_aclk;
  input [0:0]DI;

  wire \<const1> ;
  wire [0:0]DI;
  wire I1;
  wire I2;
  wire O1;
  wire comp0;
  wire comp1;
  wire m_axi_mm2s_aclk;
  wire ram_empty_i_reg0;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

LUT3 #(
    .INIT(8'hBA)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0 
       (.I0(sig_stream_rst),
        .I1(O1),
        .I2(DI),
        .O(tmp_ram_rd_en));
VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamovercompare__parameterized0_37 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axi_sdi_fb_datamovercompare__parameterized0_38 c2
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDSE #(
    .INIT(1'b1)) 
     ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(ram_empty_i_reg0),
        .Q(O1),
        .S(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoverreset_blk_ramfifo
   (tmp_ram_rd_en,
    Q,
    O1,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_fifo_ainit,
    E);
  output tmp_ram_rd_en;
  output [2:0]Q;
  output [1:0]O1;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input sig_fifo_ainit;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [1:0]O1;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire sig_fifo_ainit;
  wire tmp_ram_rd_en;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

LUT2 #(
    .INIT(4'hE)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__1 
       (.I0(Q[0]),
        .I1(E),
        .O(tmp_ram_rd_en));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 ),
        .PRE(sig_fifo_ainit),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ),
        .Q(Q[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 ),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 ),
        .PRE(sig_fifo_ainit),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1 ),
        .Q(O1[1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_sdi_fb_datamoverreset_blk_ramfifo_51
   (Q,
    O1,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_fifo_ainit);
  output [2:0]Q;
  output [1:0]O1;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input sig_fifo_ainit;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]O1;
  wire [2:0]Q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire sig_fifo_ainit;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 ),
        .PRE(sig_fifo_ainit),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 ),
        .PRE(sig_fifo_ainit),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(O1[1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_sdi_fb_datamoverreset_blk_ramfifo_6
   (Q,
    O1,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    sig_fifo_ainit_1);
  output [2:0]Q;
  output [1:0]O1;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input sig_fifo_ainit_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]O1;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire sig_fifo_ainit_1;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 ),
        .PRE(sig_fifo_ainit_1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ),
        .Q(Q[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 ),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 ),
        .PRE(sig_fifo_ainit_1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2 ),
        .Q(O1[1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axi_sdi_fb_datamoverreset_blk_ramfifo_77
   (Q,
    O1,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    sig_fifo_ainit_0);
  output [2:0]Q;
  output [1:0]O1;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input sig_fifo_ainit_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]O1;
  wire [2:0]Q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 ;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire sig_fifo_ainit_0;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 ),
        .PRE(sig_fifo_ainit_0),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ),
        .Q(Q[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 ),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 ),
        .PRE(sig_fifo_ainit_0),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 ),
        .Q(O1[1]));
endmodule

module axi_sdi_fb_datamoversrl_fifo_f
   (O1,
    O2,
    sig_clr_cmd2addr_valid,
    O3,
    Dout,
    O4,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    I2,
    sig_sf_allow_addr_req,
    mm2s_allow_addr_req,
    Din);
  output O1;
  output O2;
  output sig_clr_cmd2addr_valid;
  output O3;
  output [45:0]Dout;
  output O4;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input I2;
  input sig_sf_allow_addr_req;
  input mm2s_allow_addr_req;
  input [39:0]Din;

  wire [39:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire sig_clr_cmd2addr_valid;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .sig_clr_cmd2addr_valid(sig_clr_cmd2addr_valid),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized0
   (O1,
    sig_clr_cmd2data_valid,
    O2,
    SR,
    O3,
    D,
    O4,
    O5,
    E,
    Dout,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    Q,
    I2,
    I3,
    I4,
    sig_next_sequential_reg,
    I5,
    sig_dqual_reg_empty,
    m_axi_mm2s_rvalid,
    I6,
    sig_data_fifo_wr_cnt,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    I7,
    sig_inhibit_rdy_n_0,
    sig_first_dbeat1,
    sig_last_dbeat,
    I8,
    I9,
    Din);
  output O1;
  output sig_clr_cmd2data_valid;
  output O2;
  output [0:0]SR;
  output O3;
  output [7:0]D;
  output O4;
  output O5;
  output [0:0]E;
  output [15:0]Dout;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input [7:0]Q;
  input I2;
  input I3;
  input I4;
  input sig_next_sequential_reg;
  input I5;
  input sig_dqual_reg_empty;
  input m_axi_mm2s_rvalid;
  input I6;
  input [0:0]sig_data_fifo_wr_cnt;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input I7;
  input sig_inhibit_rdy_n_0;
  input sig_first_dbeat1;
  input sig_last_dbeat;
  input I8;
  input I9;
  input [21:0]Din;

  wire [7:0]D;
  wire [21:0]Din;
  wire [15:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid;
  wire sig_data2rsc_valid;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1(sig_first_dbeat1),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized1
   (sig_rd_empty,
    O1,
    sig_clr_cmd2dre_valid,
    O3,
    O4,
    O5,
    Dout,
    S,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2sf_cmd_valid,
    lsig_cmd_cmplt_dbeat7_out,
    I2,
    p_7_out,
    sig_good_sout_strm_dbeat12_out,
    I3,
    p_6_out,
    p_5_out,
    Din);
  output sig_rd_empty;
  output O1;
  output sig_clr_cmd2dre_valid;
  output O3;
  output O4;
  output O5;
  output [0:0]Dout;
  input S;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2sf_cmd_valid;
  input lsig_cmd_cmplt_dbeat7_out;
  input I2;
  input p_7_out;
  input sig_good_sout_strm_dbeat12_out;
  input I3;
  input p_6_out;
  input p_5_out;
  input [3:0]Din;

  wire [3:0]Din;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire lsig_cmd_cmplt_dbeat7_out;
  wire m_axi_mm2s_aclk;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire sig_clr_cmd2dre_valid;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .S(S),
        .lsig_cmd_cmplt_dbeat7_out(lsig_cmd_cmplt_dbeat7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .sig_clr_cmd2dre_valid(sig_clr_cmd2dre_valid),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized2
   (O1,
    E,
    D,
    m_axi_s2mm_bready,
    O2,
    O3,
    O4,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr2data_addr_posted,
    Q,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    I2,
    I3,
    m_axi_s2mm_bresp);
  output O1;
  output [0:0]E;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output O2;
  output [0:0]O3;
  output O4;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr2data_addr_posted;
  input [3:0]Q;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input I2;
  input I3;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire sig_addr2data_addr_posted;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty_0;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .Dout(Dout),
        .E(E),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized3
   (O1,
    O2,
    Dout,
    E,
    O3,
    p_4_out,
    O4,
    p_0_in,
    D,
    O5,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I5,
    Q,
    I1,
    sig_inhibit_rdy_n_0,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    I4,
    I6,
    Din);
  output O1;
  output O2;
  output [5:0]Dout;
  output [0:0]E;
  output O3;
  output p_4_out;
  output O4;
  output p_0_in;
  output [2:0]D;
  output O5;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I5;
  input [3:0]Q;
  input I1;
  input sig_inhibit_rdy_n_0;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input I3;
  input [0:0]I4;
  input I6;
  input [0:6]Din;

  wire [2:0]D;
  wire [0:6]Din;
  wire [5:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_0;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized4
   (O1,
    O2,
    O3,
    D,
    sig_sm_ld_dre_cmd_ns,
    Dout,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_9_out,
    sig_inhibit_rdy_n,
    sig_sm_ld_dre_cmd,
    Q,
    I2,
    Din);
  output O1;
  output O2;
  output O3;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output [25:0]Dout;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_9_out;
  input sig_inhibit_rdy_n;
  input sig_sm_ld_dre_cmd;
  input [2:0]Q;
  input I2;
  input [27:0]Din;

  wire [2:0]D;
  wire [27:0]Din;
  wire [25:0]Dout;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_9_out;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_9_out(p_9_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized5
   (sel,
    in,
    p_0_out,
    sig_set_tlast_error,
    out,
    O1,
    sig_data_reg_out_en,
    sig_eop_sent,
    sig_flush_db1031_out,
    E,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    I5,
    sig_tlast_error_reg,
    sig_strm_tlast,
    I1,
    p_1_in2_in,
    sig_flush_db1,
    sig_flush_db2,
    I4,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_strm_tvalid,
    sig_curr_eof_reg,
    sig_btt_eq_0,
    sig_inhibit_rdy_n,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_ld_cmd,
    sig_fifo_mssai,
    sig_curr_strt_offset,
    Q,
    sig_mssa_index,
    I2,
    I3,
    I6,
    ld_btt_cntr_reg1,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    D,
    I16);
  output sel;
  output [0:0]in;
  output p_0_out;
  output sig_set_tlast_error;
  output [5:0]out;
  output O1;
  output sig_data_reg_out_en;
  output sig_eop_sent;
  output sig_flush_db1031_out;
  output [0:0]E;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input I5;
  input sig_tlast_error_reg;
  input sig_strm_tlast;
  input I1;
  input p_1_in2_in;
  input sig_flush_db1;
  input sig_flush_db2;
  input I4;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_strm_tvalid;
  input sig_curr_eof_reg;
  input sig_btt_eq_0;
  input sig_inhibit_rdy_n;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_ld_cmd;
  input [1:0]sig_fifo_mssai;
  input [1:0]sig_curr_strt_offset;
  input [22:0]Q;
  input [1:0]sig_mssa_index;
  input I2;
  input I3;
  input I6;
  input ld_btt_cntr_reg1;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input [2:0]D;
  input I16;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [22:0]Q;
  wire [0:0]in;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_out;
  wire p_1_in2_in;
  wire sel;
  wire sig_btt_eq_0;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg0;
  wire sig_err_underflow_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire [1:0]sig_mssa_index;
  wire sig_set_tlast_error;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.CO(in),
        .D(D),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I9(I9),
        .O1(sel),
        .O10(O9),
        .O2(O1),
        .O3(O2),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .p_1_in2_in(p_1_in2_in),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_data_reg_out_en(sig_data_reg_out_en),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1031_out(sig_flush_db1031_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_mssa_index(sig_mssa_index),
        .sig_set_tlast_error(sig_set_tlast_error),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_tlast_error_reg(sig_tlast_error_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized6
   (O1,
    sig_len_fifo_full,
    CO,
    p_0_in,
    Dout,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Clken,
    I6,
    p_3_out,
    I1,
    sig_dre2ibtt_tvalid,
    Q,
    s2mm_wr_len);
  output O1;
  output sig_len_fifo_full;
  output [0:0]CO;
  output [7:0]p_0_in;
  output [0:7]Dout;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input Clken;
  input I6;
  input p_3_out;
  input I1;
  input sig_dre2ibtt_tvalid;
  input [9:0]Q;
  input [5:0]s2mm_wr_len;

  wire [0:0]CO;
  wire Clken;
  wire [0:7]Dout;
  wire I1;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [9:0]Q;
  wire m_axi_s2mm_aclk;
  wire [7:0]p_0_in;
  wire p_3_out;
  wire [5:0]s2mm_wr_len;
  wire sig_dre2ibtt_tvalid;
  wire sig_len_fifo_full;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .Clken(Clken),
        .Dout(Dout),
        .I1(I1),
        .I6(I6),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_3_out(p_3_out),
        .s2mm_wr_len(s2mm_wr_len),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized7
   (sig_rd_empty,
    O1,
    p_0_in_0,
    Dout,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    S0,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    s2mm_allow_addr_req,
    sig_halt_reg,
    sig_data2all_tlast_error,
    sig_inhibit_rdy_n,
    p_22_out,
    Din);
  output sig_rd_empty;
  output O1;
  output p_0_in_0;
  output [45:0]Dout;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input S0;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input s2mm_allow_addr_req;
  input sig_halt_reg;
  input sig_data2all_tlast_error;
  input sig_inhibit_rdy_n;
  input p_22_out;
  input [39:0]Din;

  wire [39:0]Din;
  wire [45:0]Dout;
  wire O1;
  wire S0;
  wire m_axi_s2mm_aclk;
  wire p_0_in_0;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ok_to_post_wr_addr;
  wire sig_rd_empty;
  wire sig_stream_rst;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .O1(O1),
        .S0(S0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in_0(p_0_in_0),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_sdi_fb_datamoversrl_fifo_f__parameterized8
   (O1,
    E,
    O2,
    O3,
    D,
    O4,
    s2mm_dbg_data,
    sig_s2mm_ld_nxt_len0,
    O5,
    O6,
    O7,
    SR,
    O8,
    O9,
    Dout,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I2,
    sig_next_sequential_reg,
    I3,
    sig_dqual_reg_empty,
    Q,
    I4,
    I5,
    sig_skid2data_wready,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    I6,
    sig_wsc2stat_status_valid,
    I7,
    sig_wdc_status_going_full,
    s2mm_dbg_sel,
    I1,
    p_11_out,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_addr2data_addr_posted,
    I8,
    I10,
    I9,
    I11,
    p_1_out,
    p_2_out,
    I12,
    Din);
  output O1;
  output [0:0]E;
  output O2;
  output O3;
  output [7:0]D;
  output O4;
  output [0:0]s2mm_dbg_data;
  output sig_s2mm_ld_nxt_len0;
  output O5;
  output O6;
  output O7;
  output [0:0]SR;
  output O8;
  output O9;
  output [14:0]Dout;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I2;
  input sig_next_sequential_reg;
  input I3;
  input sig_dqual_reg_empty;
  input [7:0]Q;
  input I4;
  input I5;
  input sig_skid2data_wready;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input I6;
  input sig_wsc2stat_status_valid;
  input I7;
  input sig_wdc_status_going_full;
  input [0:0]s2mm_dbg_sel;
  input I1;
  input p_11_out;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_addr2data_addr_posted;
  input I8;
  input I10;
  input I9;
  input I11;
  input p_1_out;
  input p_2_out;
  input I12;
  input [20:0]Din;

  wire [7:0]D;
  wire [20:0]Din;
  wire [14:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire p_1_out;
  wire p_2_out;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_last_mmap_dbeat_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.Clken(O1),
        .D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O2),
        .O2(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len0(sig_s2mm_ld_nxt_len0),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module axi_sdi_fb_datamoversrl_fifo_rbu_f
   (O1,
    O2,
    sig_clr_cmd2addr_valid,
    O3,
    Dout,
    O4,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2addr_cmd_valid,
    sig_data2addr_stop_req,
    I2,
    sig_sf_allow_addr_req,
    mm2s_allow_addr_req,
    Din);
  output O1;
  output O2;
  output sig_clr_cmd2addr_valid;
  output O3;
  output [45:0]Dout;
  output O4;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2addr_cmd_valid;
  input sig_data2addr_stop_req;
  input I2;
  input sig_sf_allow_addr_req;
  input mm2s_allow_addr_req;
  input [39:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_clr_cmd2addr_valid;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;
  wire sig_wr_fifo;

axi_sdi_fb_datamovercntr_incr_decr_addn_f_93 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I2(I2),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(O4),
        .O5(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
axi_sdi_fb_datamoverdynshreg_f DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .O3(O3),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'h40)) 
     sig_first_xfer_im0_i_3
       (.I0(O2),
        .I1(I1),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_clr_cmd2addr_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized0
   (O1,
    sig_clr_cmd2data_valid,
    O2,
    SR,
    O3,
    D,
    O4,
    O5,
    E,
    Dout,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    m_axi_mm2s_rlast,
    Q,
    I2,
    I3,
    I4,
    sig_next_sequential_reg,
    I5,
    sig_dqual_reg_empty,
    m_axi_mm2s_rvalid,
    I6,
    sig_data_fifo_wr_cnt,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    I7,
    sig_inhibit_rdy_n_0,
    sig_first_dbeat1,
    sig_last_dbeat,
    I8,
    I9,
    Din);
  output O1;
  output sig_clr_cmd2data_valid;
  output O2;
  output [0:0]SR;
  output O3;
  output [7:0]D;
  output O4;
  output O5;
  output [0:0]E;
  output [15:0]Dout;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input m_axi_mm2s_rlast;
  input [7:0]Q;
  input I2;
  input I3;
  input I4;
  input sig_next_sequential_reg;
  input I5;
  input sig_dqual_reg_empty;
  input m_axi_mm2s_rvalid;
  input I6;
  input [0:0]sig_data_fifo_wr_cnt;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input I7;
  input sig_inhibit_rdy_n_0;
  input sig_first_dbeat1;
  input sig_last_dbeat;
  input I8;
  input I9;
  input [21:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [21:0]Din;
  wire [15:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid;
  wire sig_data2rsc_valid;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;

axi_sdi_fb_datamovercntr_incr_decr_addn_f_94 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I9(I9),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O2),
        .O4(O3),
        .O5(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(Q[7:6]),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
axi_sdi_fb_datamoverdynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(O2),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I8(I8),
        .I9(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_first_dbeat1(sig_first_dbeat1),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'h40)) 
     sig_first_xfer_im0_i_4
       (.I0(O1),
        .I1(I1),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_clr_cmd2data_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized1
   (sig_rd_empty,
    O1,
    sig_clr_cmd2dre_valid,
    O3,
    O4,
    O5,
    Dout,
    S,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    I1,
    sig_mstr2sf_cmd_valid,
    lsig_cmd_cmplt_dbeat7_out,
    I2,
    p_7_out,
    sig_good_sout_strm_dbeat12_out,
    I3,
    p_6_out,
    p_5_out,
    Din);
  output sig_rd_empty;
  output O1;
  output sig_clr_cmd2dre_valid;
  output O3;
  output O4;
  output O5;
  output [0:0]Dout;
  input S;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input I1;
  input sig_mstr2sf_cmd_valid;
  input lsig_cmd_cmplt_dbeat7_out;
  input I2;
  input p_7_out;
  input sig_good_sout_strm_dbeat12_out;
  input I3;
  input p_6_out;
  input p_5_out;
  input [3:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Din;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire lsig_cmd_cmplt_dbeat7_out;
  wire m_axi_mm2s_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire sig_clr_cmd2dre_valid;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

axi_sdi_fb_datamovercntr_incr_decr_addn_f_27 CNTR_INCR_DECR_ADDN_F_I
       (.I2(I2),
        .O1(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .lsig_cmd_cmplt_dbeat7_out(lsig_cmd_cmplt_dbeat7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
axi_sdi_fb_datamoverdynshreg_f__parameterized1 DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(I3),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'h40)) 
     sig_first_xfer_im0_i_5
       (.I0(O1),
        .I1(I1),
        .I2(sig_mstr2sf_cmd_valid),
        .O(sig_clr_cmd2dre_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized2
   (O1,
    E,
    D,
    m_axi_s2mm_bready,
    O2,
    O3,
    O4,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_addr2data_addr_posted,
    Q,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    Dout,
    I2,
    I3,
    m_axi_s2mm_bresp);
  output O1;
  output [0:0]E;
  output [2:0]D;
  output m_axi_s2mm_bready;
  output O2;
  output [0:0]O3;
  output O4;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_addr2data_addr_posted;
  input [3:0]Q;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [0:0]Dout;
  input I2;
  input I3;
  input [1:0]m_axi_s2mm_bresp;

  wire \<const1> ;
  wire [2:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_addr2data_addr_posted;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized0_21 CNTR_INCR_DECR_ADDN_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .O1(O1),
        .O2(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
axi_sdi_fb_datamoverdynshreg_f__parameterized2 DYNSHREG_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .Dout(Dout),
        .I1(n_0_FIFO_Full_reg),
        .I2(I2),
        .I3(I3),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hBA)) 
     m_axi_s2mm_bready_INST_0
       (.I0(sig_halt_reg),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
LUT6 #(
    .INIT(64'hFBBB44444444BBBB)) 
     \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(sig_addr2data_addr_posted),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hF4B4F0F0F0F04B4B)) 
     \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(sig_addr2data_addr_posted),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h4666666666666662)) 
     \sig_addr_posted_cntr[3]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFEEFE00801101)) 
     \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_addr2data_addr_posted),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized3
   (O1,
    O2,
    Dout,
    E,
    O3,
    p_4_out,
    O4,
    p_0_in,
    D,
    O5,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I5,
    Q,
    I1,
    sig_inhibit_rdy_n_0,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    I4,
    I6,
    Din);
  output O1;
  output O2;
  output [5:0]Dout;
  output [0:0]E;
  output O3;
  output p_4_out;
  output O4;
  output p_0_in;
  output [2:0]D;
  output O5;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I5;
  input [3:0]Q;
  input I1;
  input sig_inhibit_rdy_n_0;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input I3;
  input [0:0]I4;
  input I6;
  input [0:6]Din;

  wire \<const1> ;
  wire [2:0]D;
  wire [0:6]Din;
  wire [5:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]Q;
  wire S;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n_0;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized0_22 CNTR_INCR_DECR_ADDN_F_I
       (.Dout({Dout[1],sig_dcntl_sfifo_out}),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
axi_sdi_fb_datamoverdynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout({Dout[5],Dout[4],Dout[3],Dout[2],Dout[1],sig_dcntl_sfifo_out,Dout[0]}),
        .E(E),
        .I1(I1),
        .I2(O2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I8(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I9(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(O3),
        .O5(O5),
        .Q(Q),
        .S(S),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hDF)) 
     \sig_data2wsc_tag[3]_i_4 
       (.I0(sig_inhibit_rdy_n_0),
        .I1(O2),
        .I2(sig_push_to_wsc),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized4
   (O1,
    O2,
    O3,
    D,
    sig_sm_ld_dre_cmd_ns,
    Dout,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_9_out,
    sig_inhibit_rdy_n,
    sig_sm_ld_dre_cmd,
    Q,
    I2,
    Din);
  output O1;
  output O2;
  output O3;
  output [2:0]D;
  output sig_sm_ld_dre_cmd_ns;
  output [25:0]Dout;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_9_out;
  input sig_inhibit_rdy_n;
  input sig_sm_ld_dre_cmd;
  input [2:0]Q;
  input I2;
  input [27:0]Din;

  wire \<const1> ;
  wire [2:0]D;
  wire [27:0]Din;
  wire [25:0]Dout;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire p_9_out;
  wire sig_curr_calc_error_reg;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_stream_rst;

axi_sdi_fb_datamovercntr_incr_decr_addn_f_20 CNTR_INCR_DECR_ADDN_F_I
       (.Dout(sig_curr_calc_error_reg),
        .I1(O2),
        .I2(I2),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q({Q[2],Q[0]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoverdynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout({sig_curr_calc_error_reg,Dout}),
        .I1(O1),
        .I2(I2),
        .I3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O2),
        .O3(O3),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_9_out(p_9_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O3),
        .R(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized5
   (O1,
    CO,
    p_0_out,
    sig_set_tlast_error,
    out,
    O2,
    sig_data_reg_out_en,
    sig_eop_sent,
    sig_flush_db1031_out,
    E,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    I5,
    sig_tlast_error_reg,
    sig_strm_tlast,
    I1,
    p_1_in2_in,
    sig_flush_db1,
    sig_flush_db2,
    I4,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_strm_tvalid,
    sig_curr_eof_reg,
    sig_btt_eq_0,
    sig_inhibit_rdy_n,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    sig_ld_cmd,
    sig_fifo_mssai,
    sig_curr_strt_offset,
    Q,
    sig_mssa_index,
    I2,
    I3,
    I6,
    ld_btt_cntr_reg1,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    D,
    I16);
  output O1;
  output [0:0]CO;
  output p_0_out;
  output sig_set_tlast_error;
  output [5:0]out;
  output O2;
  output sig_data_reg_out_en;
  output sig_eop_sent;
  output sig_flush_db1031_out;
  output [0:0]E;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input I5;
  input sig_tlast_error_reg;
  input sig_strm_tlast;
  input I1;
  input p_1_in2_in;
  input sig_flush_db1;
  input sig_flush_db2;
  input I4;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_strm_tvalid;
  input sig_curr_eof_reg;
  input sig_btt_eq_0;
  input sig_inhibit_rdy_n;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input sig_ld_cmd;
  input [1:0]sig_fifo_mssai;
  input [1:0]sig_curr_strt_offset;
  input [22:0]Q;
  input [1:0]sig_mssa_index;
  input I2;
  input I3;
  input I6;
  input ld_btt_cntr_reg1;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input [2:0]D;
  input I16;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I9;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [22:0]Q;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire n_0_FIFO_Full_reg;
  wire n_0_ld_btt_cntr_reg2_i_2;
  wire n_0_sig_btt_eq_0_i_3;
  wire n_0_sig_btt_eq_0_i_5;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire [5:0]out;
  wire p_0_out;
  wire p_1_in2_in;
  wire sig_btt_eq_0;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_data_reg_out_en;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg0;
  wire sig_err_underflow_reg;
  wire sig_fifo_eof_out;
  wire [1:0]sig_fifo_mssai;
  wire sig_flush_db1;
  wire sig_flush_db1031_out;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_ld_cmd;
  wire [1:0]sig_mssa_index;
  wire sig_rd_empty;
  wire sig_set_tlast_error;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;

axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.I1(n_0_ld_btt_cntr_reg2_i_2),
        .I10(I10),
        .I13(I13),
        .I14(I14),
        .I2(n_0_sig_btt_eq_0_i_3),
        .I3(n_0_sig_btt_eq_0_i_5),
        .I4(I4),
        .I5(I5),
        .I9(I9),
        .O1(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O10(O9),
        .O2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .O6(O2),
        .O7(O4),
        .O8(O5),
        .O9(O6),
        .in(CO),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_fifo_eof_out,out[4]}),
        .p_1_in2_in(p_1_in2_in),
        .sel(O1),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_data_reg_out_en(sig_data_reg_out_en),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_rd_empty(sig_rd_empty),
        .sig_strm_tvalid(sig_strm_tvalid));
axi_sdi_fb_datamoverdynshreg_f__parameterized5 DYNSHREG_F_I
       (.I1(I1),
        .I10(I10),
        .I11(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_0_FIFO_Full_reg),
        .I3(I2),
        .I4(I3),
        .I5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .I6(I6),
        .I7(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I8(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I9(I9),
        .O10(O10),
        .O2(O2),
        .O7(O7),
        .Q(Q),
        .in(CO),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[5],sig_fifo_eof_out,out[4:0]}),
        .p_0_out(p_0_out),
        .sel(O1),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1031_out(sig_flush_db1031_out),
        .sig_flush_db2(sig_flush_db2),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mssa_index(sig_mssa_index),
        .sig_rd_empty(sig_rd_empty),
        .sig_set_tlast_error(sig_set_tlast_error),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_strm_tvalid(sig_strm_tvalid),
        .sig_tlast_error_reg(sig_tlast_error_reg));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'hB)) 
     ld_btt_cntr_reg2_i_2
       (.I0(n_0_FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .O(n_0_ld_btt_cntr_reg2_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFF10101000)) 
     \sig_btt_cntr[22]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .I3(ld_btt_cntr_reg3),
        .I4(ld_btt_cntr_reg2),
        .I5(sig_ld_cmd),
        .O(E));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     sig_btt_eq_0_i_3
       (.I0(I15),
        .I1(D[1]),
        .I2(D[0]),
        .I3(n_0_sig_btt_eq_0_i_5),
        .I4(D[2]),
        .I5(I16),
        .O(n_0_sig_btt_eq_0_i_3));
LUT6 #(
    .INIT(64'h5555555555550155)) 
     sig_btt_eq_0_i_5
       (.I0(sig_ld_cmd),
        .I1(ld_btt_cntr_reg2),
        .I2(ld_btt_cntr_reg3),
        .I3(sig_inhibit_rdy_n),
        .I4(n_0_FIFO_Full_reg),
        .I5(sig_btt_eq_0),
        .O(n_0_sig_btt_eq_0_i_5));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'hFF1F)) 
     sig_eop_halt_xfer_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(ld_btt_cntr_reg3),
        .I2(sig_inhibit_rdy_n),
        .I3(n_0_FIFO_Full_reg),
        .O(O3));
LUT6 #(
    .INIT(64'h00A800A800A8AAA8)) 
     \sig_max_first_increment[2]_i_1 
       (.I0(I9),
        .I1(I2),
        .I2(O1),
        .I3(sig_ld_cmd),
        .I4(I11),
        .I5(I12),
        .O(O8));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized6
   (O1,
    sig_len_fifo_full,
    CO,
    p_0_in,
    Dout,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Clken,
    I6,
    p_3_out,
    I1,
    sig_dre2ibtt_tvalid,
    Q,
    s2mm_wr_len);
  output O1;
  output sig_len_fifo_full;
  output [0:0]CO;
  output [7:0]p_0_in;
  output [0:7]Dout;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input Clken;
  input I6;
  input p_3_out;
  input I1;
  input sig_dre2ibtt_tvalid;
  input [9:0]Q;
  input [5:0]s2mm_wr_len;

  wire \<const1> ;
  wire [0:0]CO;
  wire Clken;
  wire [0:7]Dout;
  wire I1;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [9:0]Q;
  wire m_axi_s2mm_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire [7:0]p_0_in;
  wire p_3_out;
  wire [5:0]s2mm_wr_len;
  wire sig_dre2ibtt_tvalid;
  wire sig_len_fifo_full;
  wire sig_stream_rst;

axi_sdi_fb_datamovercntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.Clken(Clken),
        .I6(I6),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoverdynshreg_f__parameterized6 DYNSHREG_F_I
       (.CO(CO),
        .Clken(Clken),
        .Dout(Dout),
        .I1(I1),
        .I2(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I4(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I6(I6),
        .O1(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in(p_0_in),
        .p_3_out(p_3_out),
        .s2mm_wr_len(s2mm_wr_len),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(sig_len_fifo_full),
        .R(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized7
   (sig_rd_empty,
    O1,
    p_0_in_0,
    Dout,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    S0,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    s2mm_allow_addr_req,
    sig_halt_reg,
    sig_data2all_tlast_error,
    sig_inhibit_rdy_n,
    p_22_out,
    Din);
  output sig_rd_empty;
  output O1;
  output p_0_in_0;
  output [45:0]Dout;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input S0;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input s2mm_allow_addr_req;
  input sig_halt_reg;
  input sig_data2all_tlast_error;
  input sig_inhibit_rdy_n;
  input p_22_out;
  input [39:0]Din;

  wire \<const1> ;
  wire [39:0]Din;
  wire [45:0]Dout;
  wire O1;
  wire S0;
  wire m_axi_s2mm_aclk;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire p_0_in_0;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ok_to_post_wr_addr;
  wire sig_rd_empty;
  wire sig_stream_rst;

axi_sdi_fb_datamovercntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.I1(O1),
        .O1(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .S0(S0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_rd_empty(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoverdynshreg_f__parameterized7 DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(n_0_FIFO_Full_reg),
        .I2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I3(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_in_0(p_0_in_0),
        .p_22_out(p_22_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_sdi_fb_datamoversrl_fifo_rbu_f__parameterized8
   (Clken,
    E,
    O1,
    O2,
    D,
    O4,
    s2mm_dbg_data,
    sig_s2mm_ld_nxt_len0,
    O5,
    O6,
    O7,
    SR,
    O8,
    O9,
    Dout,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    I2,
    sig_next_sequential_reg,
    I3,
    sig_dqual_reg_empty,
    Q,
    I4,
    I5,
    sig_skid2data_wready,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    I6,
    sig_wsc2stat_status_valid,
    I7,
    sig_wdc_status_going_full,
    s2mm_dbg_sel,
    I1,
    p_11_out,
    sig_addr_posted_cntr,
    sig_last_mmap_dbeat_reg,
    sig_addr2data_addr_posted,
    I8,
    I10,
    I9,
    I11,
    p_1_out,
    p_2_out,
    I12,
    Din);
  output Clken;
  output [0:0]E;
  output O1;
  output O2;
  output [7:0]D;
  output O4;
  output [0:0]s2mm_dbg_data;
  output sig_s2mm_ld_nxt_len0;
  output O5;
  output O6;
  output O7;
  output [0:0]SR;
  output O8;
  output O9;
  output [14:0]Dout;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input I2;
  input sig_next_sequential_reg;
  input I3;
  input sig_dqual_reg_empty;
  input [7:0]Q;
  input I4;
  input I5;
  input sig_skid2data_wready;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input I6;
  input sig_wsc2stat_status_valid;
  input I7;
  input sig_wdc_status_going_full;
  input [0:0]s2mm_dbg_sel;
  input I1;
  input p_11_out;
  input [2:0]sig_addr_posted_cntr;
  input sig_last_mmap_dbeat_reg;
  input sig_addr2data_addr_posted;
  input I8;
  input I10;
  input I9;
  input I11;
  input p_1_out;
  input p_2_out;
  input I12;
  input [20:0]Din;

  wire \<const1> ;
  wire Clken;
  wire [7:0]D;
  wire [20:0]Din;
  wire [14:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_8_CNTR_INCR_DECR_ADDN_F_I;
  wire p_11_out;
  wire p_1_in;
  wire p_1_out;
  wire p_2_out;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_last_mmap_dbeat_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_skid2data_wready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamovercntr_incr_decr_addn_f_19 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(Clken),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(I3),
        .I6(I6),
        .I7(I7),
        .I9(I9),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O1),
        .O4(O2),
        .O5(O4),
        .O6(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .S0(S0),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_in(p_1_in),
        .p_1_out(p_1_out),
        .p_2_out(p_2_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamoverdynshreg_f__parameterized8 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I10(I10),
        .I2(n_0_FIFO_Full_reg),
        .I3(I2),
        .I4(I4),
        .I5(I5),
        .I6(I3),
        .I7(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I8(I8),
        .I9(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O1(Clken),
        .O6(O6),
        .Q(Q),
        .S0(S0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_1_in(p_1_in));
FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(n_8_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(sig_stream_rst));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'h5D)) 
     \s2mm_dbg_data[31]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(I1),
        .I2(n_0_FIFO_Full_reg),
        .O(s2mm_dbg_data));
LUT2 #(
    .INIT(4'hB)) 
     sig_first_xfer_im0_i_3__0
       (.I0(n_0_FIFO_Full_reg),
        .I1(I1),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_s2mm_ld_nxt_len_i_1
       (.I0(p_11_out),
        .I1(I1),
        .I2(n_0_FIFO_Full_reg),
        .O(sig_s2mm_ld_nxt_len0));
endmodule

module axi_sdi_fb_datamoversync_fifo_fg
   (DOBDO,
    sig_data_fifo_wr_cnt,
    S,
    O1,
    O2,
    p_1_out,
    sig_sf2sout_tdata,
    sig_tlast_enables,
    p_0_out,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    I1,
    m_axi_mm2s_rdata,
    DIBDI,
    I2,
    sig_rd_empty,
    hold_ff_q,
    Q,
    lsig_0ffset_cntr,
    sig_good_sout_strm_dbeat12_out,
    Dout,
    p_8_out,
    I4,
    sig_flush_db1,
    sig_skid2dre_wready,
    sig_dre2skid_wvalid,
    I3,
    I5);
  output [0:0]DOBDO;
  output [0:0]sig_data_fifo_wr_cnt;
  output S;
  output O1;
  output O2;
  output [1:0]p_1_out;
  output [15:0]sig_sf2sout_tdata;
  output [0:0]sig_tlast_enables;
  output p_0_out;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input I1;
  input [31:0]m_axi_mm2s_rdata;
  input [6:0]DIBDI;
  input I2;
  input sig_rd_empty;
  input hold_ff_q;
  input [2:0]Q;
  input lsig_0ffset_cntr;
  input sig_good_sout_strm_dbeat12_out;
  input [0:0]Dout;
  input p_8_out;
  input I4;
  input sig_flush_db1;
  input sig_skid2dre_wready;
  input sig_dre2skid_wvalid;
  input I3;
  input I5;

  wire [6:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]Dout;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire S;
  wire hold_ff_q;
  wire lsig_0ffset_cntr;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire p_0_out;
  wire [1:0]p_1_out;
  wire p_8_out;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sout_strm_dbeat12_out;
  wire sig_rd_empty;
  wire [15:0]sig_sf2sout_tdata;
  wire sig_skid2dre_wready;
  wire sig_stream_rst;
  wire [0:0]sig_tlast_enables;

axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Dout(Dout),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .S(S),
        .hold_ff_q(hold_ff_q),
        .lsig_0ffset_cntr(lsig_0ffset_cntr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .p_8_out(p_8_out),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_good_sout_strm_dbeat12_out(sig_good_sout_strm_dbeat12_out),
        .sig_rd_empty(sig_rd_empty),
        .sig_sf2sout_tdata(sig_sf2sout_tdata),
        .sig_skid2dre_wready(sig_skid2dre_wready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_enables(sig_tlast_enables));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module axi_sdi_fb_datamoversync_fifo_fg__parameterized0
   (D,
    DOBDO,
    O1,
    O2,
    Q,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    p_3_out,
    I1,
    sig_stream_rst,
    sig_dre2ibtt_tdata,
    DIBDI,
    I4,
    I5,
    hold_ff_q,
    I7,
    sig_dre2ibtt_tvalid);
  output [31:0]D;
  output [0:0]DOBDO;
  output O1;
  output O2;
  output [1:0]Q;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input p_3_out;
  input I1;
  input sig_stream_rst;
  input [31:0]sig_dre2ibtt_tdata;
  input [1:0]DIBDI;
  input I4;
  input I5;
  input hold_ff_q;
  input I7;
  input sig_dre2ibtt_tvalid;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire I1;
  wire I4;
  wire I5;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverfifo_generator_v11_0__parameterized2 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .I1(I1),
        .I4(I4),
        .I5(I5),
        .I7(I7),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .sig_dre2ibtt_tdata(sig_dre2ibtt_tdata),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst));
endmodule

module axi_sdi_fb_datamoversynchronizer_ff
   (Q,
    I1,
    m_axi_s2mm_aclk,
    I4);
  output [3:0]Q;
  input [3:0]I1;
  input m_axi_s2mm_aclk;
  input [0:0]I4;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I4;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_0
   (Q,
    I1,
    m_axis_s2mm_cmdsts_awclk,
    I5);
  output [3:0]Q;
  input [3:0]I1;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I5;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I5;
  wire [3:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_1
   (O1,
    O2,
    D,
    m_axi_s2mm_aclk,
    I4);
  output [0:0]O1;
  output [2:0]O2;
  input [3:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]I4;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I4;
  wire [0:0]O1;
  wire [2:0]O2;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I4),
        .D(D[3]),
        .Q(O1));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(O1),
        .I3(Q[2]),
        .O(O2[0]));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[1]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(O1),
        .O(O2[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[2]_i_1__1 
       (.I0(Q[2]),
        .I1(O1),
        .O(O2[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_10
   (Q,
    I1,
    m_axi_s2mm_aclk,
    I6);
  output [3:0]Q;
  input [3:0]I1;
  input m_axi_s2mm_aclk;
  input [0:0]I6;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I6;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_11
   (Q,
    O1,
    D,
    m_axis_s2mm_cmdsts_awclk,
    I5);
  output [0:0]Q;
  output [2:0]O1;
  input [3:0]D;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I5;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I5;
  wire [2:0]O1;
  wire [0:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[3]),
        .Q(Q));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[0]_i_1__2 
       (.I0(\n_0_Q_reg_reg[1] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[1]_i_1__2 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[2]_i_1__2 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(Q),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_12
   (Q,
    O1,
    D,
    m_axi_s2mm_aclk,
    I6);
  output [0:0]Q;
  output [2:0]O1;
  input [3:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]I6;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I6;
  wire [2:0]O1;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(I6),
        .D(D[3]),
        .Q(Q));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[0]_i_1__2 
       (.I0(\n_0_Q_reg_reg[1] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[1]_i_1__2 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[2]_i_1__2 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(Q),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_2
   (Q,
    O1,
    D,
    m_axis_s2mm_cmdsts_awclk,
    I5);
  output [0:0]Q;
  output [2:0]O1;
  input [3:0]D;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I5;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I5;
  wire [2:0]O1;
  wire [0:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(D[3]),
        .Q(Q));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[0]_i_1__1 
       (.I0(\n_0_Q_reg_reg[1] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[1]_i_1__1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[2]_i_1__1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(Q),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_60
   (Q,
    I1,
    m_axi_mm2s_aclk,
    I2);
  output [3:0]Q;
  input [3:0]I1;
  input m_axi_mm2s_aclk;
  input [0:0]I2;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I2;
  wire [3:0]Q;
  wire m_axi_mm2s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_61
   (Q,
    I1,
    m_axis_mm2s_cmdsts_aclk,
    I3);
  output [3:0]Q;
  input [3:0]I1;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]I3;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I3;
  wire [3:0]Q;
  wire m_axis_mm2s_cmdsts_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_62
   (O1,
    O2,
    D,
    m_axi_mm2s_aclk,
    I2);
  output [0:0]O1;
  output [2:0]O2;
  input [3:0]D;
  input m_axi_mm2s_aclk;
  input [0:0]I2;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I2;
  wire [0:0]O1;
  wire [2:0]O2;
  wire [2:0]Q;
  wire m_axi_mm2s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[3]),
        .Q(O1));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(O1),
        .I3(Q[2]),
        .O(O2[0]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(O1),
        .O(O2[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[2]_i_1 
       (.I0(Q[2]),
        .I1(O1),
        .O(O2[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_63
   (Q,
    O1,
    D,
    m_axis_mm2s_cmdsts_aclk,
    I3);
  output [0:0]Q;
  output [2:0]O1;
  input [3:0]D;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]I3;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I3;
  wire [2:0]O1;
  wire [0:0]Q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I3),
        .D(D[3]),
        .Q(Q));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[0]_i_1 
       (.I0(\n_0_Q_reg_reg[1] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[1]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[2]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(Q),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_86
   (Q,
    I1,
    m_axis_mm2s_cmdsts_aclk,
    I2);
  output [3:0]Q;
  input [3:0]I1;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]I2;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I2;
  wire [3:0]Q;
  wire m_axis_mm2s_cmdsts_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_87
   (Q,
    I1,
    m_axi_mm2s_aclk,
    I2);
  output [3:0]Q;
  input [3:0]I1;
  input m_axi_mm2s_aclk;
  input [0:0]I2;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I2;
  wire [3:0]Q;
  wire m_axi_mm2s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_88
   (Q,
    O1,
    D,
    m_axis_mm2s_cmdsts_aclk,
    I1);
  output [0:0]Q;
  output [2:0]O1;
  input [3:0]D;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]I1;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I1;
  wire [2:0]O1;
  wire [0:0]Q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(I1),
        .D(D[3]),
        .Q(Q));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[0]_i_1__0 
       (.I0(\n_0_Q_reg_reg[1] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[1]_i_1__0 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[2]_i_1__0 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(Q),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_89
   (Q,
    O1,
    D,
    m_axi_mm2s_aclk,
    I2);
  output [0:0]Q;
  output [2:0]O1;
  input [3:0]D;
  input m_axi_mm2s_aclk;
  input [0:0]I2;

  wire \<const1> ;
  wire [3:0]D;
  wire [0:0]I2;
  wire [2:0]O1;
  wire [0:0]Q;
  wire m_axi_mm2s_aclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(I2),
        .D(D[3]),
        .Q(Q));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[0]_i_1__0 
       (.I0(\n_0_Q_reg_reg[1] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[1]_i_1__0 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[2]_i_1__0 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(Q),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axi_sdi_fb_datamoversynchronizer_ff_9
   (Q,
    I1,
    m_axis_s2mm_cmdsts_awclk,
    I5);
  output [3:0]Q;
  input [3:0]I1;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]I5;

  wire \<const1> ;
  wire [3:0]I1;
  wire [0:0]I5;
  wire [3:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(I5),
        .D(I1[3]),
        .Q(Q[3]));
VCC VCC
       (.P(\<const1> ));
endmodule

module axi_sdi_fb_datamoverupdn_cntr
   (Q,
    O9,
    DI,
    S,
    I1,
    I4,
    I5,
    sig_data_fifo_wr_cnt,
    sig_stream_rst,
    E,
    m_axi_mm2s_aclk);
  output [1:0]Q;
  output O9;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]I1;
  input I4;
  input I5;
  input [0:0]sig_data_fifo_wr_cnt;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire \<const0> ;
  wire [1:0]DI;
  wire [0:0]E;
  wire [2:0]I1;
  wire I4;
  wire I5;
  wire O9;
  wire [1:0]Q;
  wire [1:0]S;
  wire m_axi_mm2s_aclk;
  wire \n_0_count[3]_i_3 ;
  wire \n_0_count[3]_i_6 ;
  wire \n_0_count[7]_i_2 ;
  wire \n_0_count[7]_i_3 ;
  wire \n_0_count[7]_i_4 ;
  wire \n_0_count[7]_i_5 ;
  wire \n_0_count[8]_i_3 ;
  wire \n_0_count_reg[0] ;
  wire \n_0_count_reg[3] ;
  wire \n_0_count_reg[3]_i_1 ;
  wire \n_0_count_reg[4] ;
  wire \n_0_count_reg[5] ;
  wire \n_0_count_reg[7]_i_1 ;
  wire n_0_sig_ok_to_post_rd_addr_i_2;
  wire n_0_sig_ok_to_post_rd_addr_i_5;
  wire \n_1_count_reg[3]_i_1 ;
  wire \n_1_count_reg[7]_i_1 ;
  wire \n_2_count_reg[3]_i_1 ;
  wire \n_2_count_reg[7]_i_1 ;
  wire \n_3_count_reg[3]_i_1 ;
  wire \n_3_count_reg[7]_i_1 ;
  wire \n_4_count_reg[3]_i_1 ;
  wire \n_4_count_reg[7]_i_1 ;
  wire \n_5_count_reg[3]_i_1 ;
  wire \n_5_count_reg[7]_i_1 ;
  wire \n_6_count_reg[3]_i_1 ;
  wire \n_6_count_reg[7]_i_1 ;
  wire \n_7_count_reg[3]_i_1 ;
  wire \n_7_count_reg[7]_i_1 ;
  wire \n_7_count_reg[8]_i_2 ;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_stream_rst;
  wire [2:0]sig_wrcnt_mblen_slice;
  wire [3:0]\NLW_count_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg[8]_i_2_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h9)) 
     \count[3]_i_3 
       (.I0(Q[1]),
        .I1(\n_0_count_reg[3] ),
        .O(\n_0_count[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \count[3]_i_6 
       (.I0(\n_0_count_reg[0] ),
        .O(\n_0_count[3]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_2 
       (.I0(sig_wrcnt_mblen_slice[0]),
        .I1(sig_wrcnt_mblen_slice[1]),
        .O(\n_0_count[7]_i_2 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_3 
       (.I0(\n_0_count_reg[5] ),
        .I1(sig_wrcnt_mblen_slice[0]),
        .O(\n_0_count[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_4 
       (.I0(\n_0_count_reg[4] ),
        .I1(\n_0_count_reg[5] ),
        .O(\n_0_count[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[7]_i_5 
       (.I0(\n_0_count_reg[3] ),
        .I1(\n_0_count_reg[4] ),
        .O(\n_0_count[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \count[8]_i_3 
       (.I0(sig_wrcnt_mblen_slice[1]),
        .I1(sig_wrcnt_mblen_slice[2]),
        .O(\n_0_count[8]_i_3 ));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[0] ),
        .R(sig_stream_rst));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_6_count_reg[3]_i_1 ),
        .Q(Q[0]),
        .R(sig_stream_rst));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_5_count_reg[3]_i_1 ),
        .Q(Q[1]),
        .R(sig_stream_rst));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_4_count_reg[3]_i_1 ),
        .Q(\n_0_count_reg[3] ),
        .R(sig_stream_rst));
CARRY4 \count_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_count_reg[3]_i_1 ,\n_1_count_reg[3]_i_1 ,\n_2_count_reg[3]_i_1 ,\n_3_count_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({Q[1],DI,\n_0_count_reg[0] }),
        .O({\n_4_count_reg[3]_i_1 ,\n_5_count_reg[3]_i_1 ,\n_6_count_reg[3]_i_1 ,\n_7_count_reg[3]_i_1 }),
        .S({\n_0_count[3]_i_3 ,S,\n_0_count[3]_i_6 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[7]_i_1 ),
        .Q(\n_0_count_reg[4] ),
        .R(sig_stream_rst));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_6_count_reg[7]_i_1 ),
        .Q(\n_0_count_reg[5] ),
        .R(sig_stream_rst));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_5_count_reg[7]_i_1 ),
        .Q(sig_wrcnt_mblen_slice[0]),
        .R(sig_stream_rst));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_4_count_reg[7]_i_1 ),
        .Q(sig_wrcnt_mblen_slice[1]),
        .R(sig_stream_rst));
CARRY4 \count_reg[7]_i_1 
       (.CI(\n_0_count_reg[3]_i_1 ),
        .CO({\n_0_count_reg[7]_i_1 ,\n_1_count_reg[7]_i_1 ,\n_2_count_reg[7]_i_1 ,\n_3_count_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({sig_wrcnt_mblen_slice[0],\n_0_count_reg[5] ,\n_0_count_reg[4] ,\n_0_count_reg[3] }),
        .O({\n_4_count_reg[7]_i_1 ,\n_5_count_reg[7]_i_1 ,\n_6_count_reg[7]_i_1 ,\n_7_count_reg[7]_i_1 }),
        .S({\n_0_count[7]_i_2 ,\n_0_count[7]_i_3 ,\n_0_count[7]_i_4 ,\n_0_count[7]_i_5 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\n_7_count_reg[8]_i_2 ),
        .Q(sig_wrcnt_mblen_slice[2]),
        .R(sig_stream_rst));
CARRY4 \count_reg[8]_i_2 
       (.CI(\n_0_count_reg[7]_i_1 ),
        .CO(\NLW_count_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_count_reg[8]_i_2_O_UNCONNECTED [3:1],\n_7_count_reg[8]_i_2 }),
        .S({\<const0> ,\<const0> ,\<const0> ,\n_0_count[8]_i_3 }));
LUT5 #(
    .INIT(32'h00000080)) 
     sig_ok_to_post_rd_addr_i_1
       (.I0(n_0_sig_ok_to_post_rd_addr_i_2),
        .I1(I4),
        .I2(I5),
        .I3(sig_data_fifo_wr_cnt),
        .I4(n_0_sig_ok_to_post_rd_addr_i_5),
        .O(O9));
LUT6 #(
    .INIT(64'hDBFFFDBFFFDBBFFD)) 
     sig_ok_to_post_rd_addr_i_2
       (.I0(I1[0]),
        .I1(sig_wrcnt_mblen_slice[0]),
        .I2(sig_wrcnt_mblen_slice[1]),
        .I3(sig_wrcnt_mblen_slice[2]),
        .I4(I1[1]),
        .I5(I1[2]),
        .O(n_0_sig_ok_to_post_rd_addr_i_2));
LUT6 #(
    .INIT(64'hBBB82BB82B282228)) 
     sig_ok_to_post_rd_addr_i_5
       (.I0(sig_wrcnt_mblen_slice[2]),
        .I1(I1[2]),
        .I2(I1[1]),
        .I3(I1[0]),
        .I4(sig_wrcnt_mblen_slice[0]),
        .I5(sig_wrcnt_mblen_slice[1]),
        .O(n_0_sig_ok_to_post_rd_addr_i_5));
endmodule

module axi_sdi_fb_datamoverwr_bin_cntr
   (ram_full_i,
    O1,
    O3,
    O2,
    I1,
    E,
    m_axis_s2mm_cmdsts_awclk,
    Q);
  output ram_full_i;
  output [3:0]O1;
  output [3:0]O3;
  input [3:0]O2;
  input I1;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]Q;

  wire [0:0]E;
  wire I1;
  wire [3:0]O1;
  wire [3:0]O2;
  wire [3:0]O3;
  wire [0:0]Q;
  wire [3:0]\gic0.gc1.count_reg__0 ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire n_0_ram_full_i_i_2__1;
  wire [3:0]plusOp__0;
  wire ram_full_i;
  wire [3:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gic0.gc1.count[0]_i_1__1 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .O(plusOp__0[0]));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc1.count[1]_i_1__1 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gic0.gc1.count[2]_i_1__1 
       (.I0(\gic0.gc1.count_reg__0 [2]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .I2(\gic0.gc1.count_reg__0 [0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gic0.gc1.count[3]_i_1__1 
       (.I0(\gic0.gc1.count_reg__0 [3]),
        .I1(\gic0.gc1.count_reg__0 [0]),
        .I2(\gic0.gc1.count_reg__0 [1]),
        .I3(\gic0.gc1.count_reg__0 [2]),
        .O(plusOp__0[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [0]),
        .Q(wr_pntr_plus2[0]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d1_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(\gic0.gc1.count_reg__0 [1]),
        .PRE(Q),
        .Q(wr_pntr_plus2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [2]),
        .Q(wr_pntr_plus2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [3]),
        .Q(wr_pntr_plus2[3]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d2_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(Q),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(O1[0]),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(O1[1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(O1[2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(O1[3]),
        .Q(O3[3]));
(* counter = "14" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [0]));
(* counter = "14" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [1]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__0[2]),
        .Q(\gic0.gc1.count_reg__0 [2]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__0[3]),
        .Q(\gic0.gc1.count_reg__0 [3]));
LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
     ram_full_i_i_1__2
       (.I0(n_0_ram_full_i_i_2__1),
        .I1(wr_pntr_plus2[3]),
        .I2(O2[3]),
        .I3(wr_pntr_plus2[0]),
        .I4(O2[0]),
        .I5(I1),
        .O(ram_full_i));
LUT5 #(
    .INIT(32'h7DFFFF7D)) 
     ram_full_i_i_2__1
       (.I0(E),
        .I1(O2[1]),
        .I2(wr_pntr_plus2[1]),
        .I3(O2[2]),
        .I4(wr_pntr_plus2[2]),
        .O(n_0_ram_full_i_i_2__1));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_sdi_fb_datamoverwr_bin_cntr_52
   (ram_full_i,
    O2,
    O1,
    E,
    m_axis_mm2s_cmdsts_aclk,
    Q);
  output ram_full_i;
  output [3:0]O2;
  input [3:0]O1;
  input [0:0]E;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]Q;

  wire [0:0]E;
  wire [3:0]O1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire [3:0]\gic0.gc1.count_reg__0 ;
  wire m_axis_mm2s_cmdsts_aclk;
  wire n_0_ram_full_i_i_2;
  wire n_0_ram_full_i_i_3;
  wire n_0_ram_full_i_i_4;
  wire [3:0]plusOp__1;
  wire ram_full_i;
  wire [3:0]wr_pntr_plus1;
  wire [3:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gic0.gc1.count[0]_i_1 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .O(plusOp__1[0]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc1.count[1]_i_1 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gic0.gc1.count[2]_i_1 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .I2(\gic0.gc1.count_reg__0 [2]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gic0.gc1.count[3]_i_1 
       (.I0(\gic0.gc1.count_reg__0 [1]),
        .I1(\gic0.gc1.count_reg__0 [0]),
        .I2(\gic0.gc1.count_reg__0 [2]),
        .I3(\gic0.gc1.count_reg__0 [3]),
        .O(plusOp__1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [0]),
        .Q(wr_pntr_plus2[0]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d1_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(\gic0.gc1.count_reg__0 [1]),
        .PRE(Q),
        .Q(wr_pntr_plus2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [2]),
        .Q(wr_pntr_plus2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [3]),
        .Q(wr_pntr_plus2[3]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d2_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(Q),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[0]),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[1]),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[2]),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[3]),
        .Q(O2[3]));
(* counter = "30" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [0]));
(* counter = "30" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [1]));
(* counter = "30" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__1[2]),
        .Q(\gic0.gc1.count_reg__0 [2]));
(* counter = "30" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__1[3]),
        .Q(\gic0.gc1.count_reg__0 [3]));
LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
     ram_full_i_i_1
       (.I0(n_0_ram_full_i_i_2),
        .I1(wr_pntr_plus1[2]),
        .I2(O1[2]),
        .I3(wr_pntr_plus1[3]),
        .I4(O1[3]),
        .I5(n_0_ram_full_i_i_3),
        .O(ram_full_i));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_2
       (.I0(wr_pntr_plus1[1]),
        .I1(O1[1]),
        .I2(wr_pntr_plus1[0]),
        .I3(O1[0]),
        .O(n_0_ram_full_i_i_2));
LUT6 #(
    .INIT(64'h4100004100000000)) 
     ram_full_i_i_3
       (.I0(n_0_ram_full_i_i_4),
        .I1(wr_pntr_plus2[2]),
        .I2(O1[2]),
        .I3(wr_pntr_plus2[3]),
        .I4(O1[3]),
        .I5(E),
        .O(n_0_ram_full_i_i_3));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_4
       (.I0(wr_pntr_plus2[1]),
        .I1(O1[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(O1[0]),
        .O(n_0_ram_full_i_i_4));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_sdi_fb_datamoverwr_bin_cntr_7
   (O2,
    O3,
    O4,
    E,
    I1,
    m_axi_s2mm_aclk,
    Q);
  output O2;
  output [3:0]O3;
  output [3:0]O4;
  input [0:0]E;
  input [3:0]I1;
  input m_axi_s2mm_aclk;
  input [0:0]Q;

  wire [0:0]E;
  wire [3:0]I1;
  wire O2;
  wire [3:0]O3;
  wire [3:0]O4;
  wire [0:0]Q;
  wire [3:0]\gic0.gc1.count_reg__0 ;
  wire m_axi_s2mm_aclk;
  wire n_0_ram_full_i_i_4__2;
  wire [3:0]plusOp__2;
  wire [3:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gic0.gc1.count[0]_i_1__2 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .O(plusOp__2[0]));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc1.count[1]_i_1__2 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gic0.gc1.count[2]_i_1__2 
       (.I0(\gic0.gc1.count_reg__0 [2]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .I2(\gic0.gc1.count_reg__0 [0]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gic0.gc1.count[3]_i_1__2 
       (.I0(\gic0.gc1.count_reg__0 [3]),
        .I1(\gic0.gc1.count_reg__0 [0]),
        .I2(\gic0.gc1.count_reg__0 [1]),
        .I3(\gic0.gc1.count_reg__0 [2]),
        .O(plusOp__2[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [0]),
        .Q(wr_pntr_plus2[0]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gic0.gc1.count_reg__0 [1]),
        .PRE(Q),
        .Q(wr_pntr_plus2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [2]),
        .Q(wr_pntr_plus2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [3]),
        .Q(wr_pntr_plus2[3]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(Q),
        .Q(O3[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[1]),
        .Q(O3[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[2]),
        .Q(O3[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[3]),
        .Q(O3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[0]),
        .Q(O4[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[1]),
        .Q(O4[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[2]),
        .Q(O4[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(O3[3]),
        .Q(O4[3]));
(* counter = "16" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [0]));
(* counter = "16" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [1]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__2[2]),
        .Q(\gic0.gc1.count_reg__0 [2]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__2[3]),
        .Q(\gic0.gc1.count_reg__0 [3]));
LUT6 #(
    .INIT(64'h2002000000002002)) 
     ram_full_i_i_3__2
       (.I0(E),
        .I1(n_0_ram_full_i_i_4__2),
        .I2(wr_pntr_plus2[0]),
        .I3(I1[0]),
        .I4(wr_pntr_plus2[1]),
        .I5(I1[1]),
        .O(O2));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_4__2
       (.I0(wr_pntr_plus2[3]),
        .I1(I1[3]),
        .I2(wr_pntr_plus2[2]),
        .I3(I1[2]),
        .O(n_0_ram_full_i_i_4__2));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_sdi_fb_datamoverwr_bin_cntr_78
   (ram_full_i,
    O2,
    I1,
    E,
    m_axi_mm2s_aclk,
    Q);
  output ram_full_i;
  output [3:0]O2;
  input [3:0]I1;
  input [0:0]E;
  input m_axi_mm2s_aclk;
  input [0:0]Q;

  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]O2;
  wire [0:0]Q;
  wire [3:0]\gic0.gc1.count_reg__0 ;
  wire m_axi_mm2s_aclk;
  wire n_0_ram_full_i_i_2__0;
  wire n_0_ram_full_i_i_3__0;
  wire n_0_ram_full_i_i_4__0;
  wire [3:0]plusOp__3;
  wire ram_full_i;
  wire [3:0]wr_pntr_plus1;
  wire [3:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gic0.gc1.count[0]_i_1__0 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .O(plusOp__3[0]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc1.count[1]_i_1__0 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .O(plusOp__3[1]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gic0.gc1.count[2]_i_1__0 
       (.I0(\gic0.gc1.count_reg__0 [0]),
        .I1(\gic0.gc1.count_reg__0 [1]),
        .I2(\gic0.gc1.count_reg__0 [2]),
        .O(plusOp__3[2]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gic0.gc1.count[3]_i_1__0 
       (.I0(\gic0.gc1.count_reg__0 [1]),
        .I1(\gic0.gc1.count_reg__0 [0]),
        .I2(\gic0.gc1.count_reg__0 [2]),
        .I3(\gic0.gc1.count_reg__0 [3]),
        .O(plusOp__3[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [0]),
        .Q(wr_pntr_plus2[0]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gic0.gc1.count_reg__0 [1]),
        .PRE(Q),
        .Q(wr_pntr_plus2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [2]),
        .Q(wr_pntr_plus2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(\gic0.gc1.count_reg__0 [3]),
        .Q(wr_pntr_plus2[3]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(Q),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[0]),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[1]),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[2]),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_d3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(wr_pntr_plus1[3]),
        .Q(O2[3]));
(* counter = "32" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [0]));
(* counter = "32" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .PRE(Q),
        .Q(\gic0.gc1.count_reg__0 [1]));
(* counter = "32" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__3[2]),
        .Q(\gic0.gc1.count_reg__0 [2]));
(* counter = "32" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .CLR(Q),
        .D(plusOp__3[3]),
        .Q(\gic0.gc1.count_reg__0 [3]));
LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
     ram_full_i_i_1__0
       (.I0(n_0_ram_full_i_i_2__0),
        .I1(wr_pntr_plus1[2]),
        .I2(I1[2]),
        .I3(wr_pntr_plus1[3]),
        .I4(I1[3]),
        .I5(n_0_ram_full_i_i_3__0),
        .O(ram_full_i));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_2__0
       (.I0(wr_pntr_plus1[1]),
        .I1(I1[1]),
        .I2(wr_pntr_plus1[0]),
        .I3(I1[0]),
        .O(n_0_ram_full_i_i_2__0));
LUT6 #(
    .INIT(64'h4100004100000000)) 
     ram_full_i_i_3__0
       (.I0(n_0_ram_full_i_i_4__0),
        .I1(wr_pntr_plus2[2]),
        .I2(I1[2]),
        .I3(wr_pntr_plus2[3]),
        .I4(I1[3]),
        .I5(E),
        .O(n_0_ram_full_i_i_3__0));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_i_i_4__0
       (.I0(wr_pntr_plus2[1]),
        .I1(I1[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(I1[0]),
        .O(n_0_ram_full_i_i_4__0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_sdi_fb_datamoverwr_bin_cntr__parameterized0
   (ram_empty_i_reg0,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    comp0,
    p_3_out,
    comp1,
    p_17_out,
    I5,
    Q,
    I1,
    I2,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output ram_empty_i_reg0;
  output [7:0]O1;
  output O2;
  output [8:0]O3;
  output O4;
  output O5;
  output O6;
  input comp0;
  input p_3_out;
  input comp1;
  input p_17_out;
  input I5;
  input [0:0]Q;
  input [0:0]I1;
  input [0:0]I2;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]I1;
  wire [0:0]I2;
  wire I5;
  wire [7:0]O1;
  wire O2;
  wire [8:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire m_axi_s2mm_aclk;
  wire \n_0_gcc0.gc0.count[8]_i_2__0 ;
  wire p_17_out;
  wire p_3_out;
  wire [8:0]plusOp__3;
  wire ram_empty_i_reg0;
  wire sig_stream_rst;
  wire [8:8]wr_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__0 
       (.I0(O1[0]),
        .O(plusOp__3[0]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__0 
       (.I0(O1[0]),
        .I1(O1[1]),
        .O(plusOp__3[1]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[2]_i_1__0 
       (.I0(O1[2]),
        .I1(O1[1]),
        .I2(O1[0]),
        .O(plusOp__3[2]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[3]_i_1__0 
       (.I0(O1[3]),
        .I1(O1[0]),
        .I2(O1[1]),
        .I3(O1[2]),
        .O(plusOp__3[3]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gcc0.gc0.count[4]_i_1__0 
       (.I0(O1[4]),
        .I1(O1[2]),
        .I2(O1[1]),
        .I3(O1[0]),
        .I4(O1[3]),
        .O(plusOp__3[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gcc0.gc0.count[5]_i_1__0 
       (.I0(O1[5]),
        .I1(O1[3]),
        .I2(O1[0]),
        .I3(O1[1]),
        .I4(O1[2]),
        .I5(O1[4]),
        .O(plusOp__3[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1__0 
       (.I0(O1[6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .O(plusOp__3[6]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gcc0.gc0.count[7]_i_1__0 
       (.I0(O1[7]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I2(O1[6]),
        .O(plusOp__3[7]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gcc0.gc0.count[8]_i_1__0 
       (.I0(wr_pntr_plus1),
        .I1(O1[6]),
        .I2(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I3(O1[7]),
        .O(plusOp__3[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2__0 
       (.I0(O1[5]),
        .I1(O1[3]),
        .I2(O1[0]),
        .I3(O1[1]),
        .I4(O1[2]),
        .I5(O1[4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[0]),
        .Q(O3[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[1]),
        .Q(O3[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[2]),
        .Q(O3[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[3]),
        .Q(O3[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[4]),
        .Q(O3[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[5]),
        .Q(O3[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[6]),
        .Q(O3[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(O1[7]),
        .Q(O3[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(wr_pntr_plus1),
        .Q(O3[8]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[0]),
        .Q(O1[0]),
        .S(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[1]),
        .Q(O1[1]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[2]),
        .Q(O1[2]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[3]),
        .Q(O1[3]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[4]),
        .Q(O1[4]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[5]),
        .Q(O1[5]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[6]),
        .Q(O1[6]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[7]),
        .Q(O1[7]),
        .R(sig_stream_rst));
(* counter = "22" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_3_out),
        .D(plusOp__3[8]),
        .Q(wr_pntr_plus1),
        .R(sig_stream_rst));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__3 
       (.I0(O3[8]),
        .I1(I1),
        .O(O2));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__4 
       (.I0(O3[8]),
        .I1(I2),
        .O(O4));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__5 
       (.I0(O3[8]),
        .I1(I1),
        .O(O5));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__6 
       (.I0(wr_pntr_plus1),
        .I1(I1),
        .O(O6));
LUT6 #(
    .INIT(64'h7700773077307730)) 
     ram_empty_i_i_1__4
       (.I0(comp0),
        .I1(p_3_out),
        .I2(comp1),
        .I3(p_17_out),
        .I4(I5),
        .I5(Q),
        .O(ram_empty_i_reg0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axi_sdi_fb_datamoverwr_bin_cntr__parameterized0_30
   (Q,
    v1_reg,
    O1,
    v1_reg_0,
    v1_reg_1,
    v1_reg_2,
    I3,
    O4,
    sig_stream_rst,
    I4,
    m_axi_mm2s_aclk);
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]O1;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  input [7:0]I3;
  input [7:0]O4;
  input sig_stream_rst;
  input I4;
  input m_axi_mm2s_aclk;

  wire [7:0]I3;
  wire I4;
  wire [8:0]O1;
  wire [7:0]O4;
  wire [0:0]Q;
  wire m_axi_mm2s_aclk;
  wire \n_0_gcc0.gc0.count[8]_i_2 ;
  wire [8:0]plusOp;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [7:0]wr_pntr_plus1;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus1[0]),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus1[0]),
        .I1(wr_pntr_plus1[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus1[0]),
        .I1(wr_pntr_plus1[1]),
        .I2(wr_pntr_plus1[2]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus1[1]),
        .I1(wr_pntr_plus1[0]),
        .I2(wr_pntr_plus1[2]),
        .I3(wr_pntr_plus1[3]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus1[2]),
        .I1(wr_pntr_plus1[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(wr_pntr_plus1[3]),
        .I4(wr_pntr_plus1[4]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus1[3]),
        .I1(wr_pntr_plus1[1]),
        .I2(wr_pntr_plus1[0]),
        .I3(wr_pntr_plus1[2]),
        .I4(wr_pntr_plus1[4]),
        .I5(wr_pntr_plus1[5]),
        .O(plusOp[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I1(wr_pntr_plus1[6]),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[7]_i_1 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I1(wr_pntr_plus1[6]),
        .I2(wr_pntr_plus1[7]),
        .O(plusOp[7]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[8]_i_1 
       (.I0(wr_pntr_plus1[6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I2(wr_pntr_plus1[7]),
        .I3(Q),
        .O(plusOp[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2 
       (.I0(wr_pntr_plus1[5]),
        .I1(wr_pntr_plus1[3]),
        .I2(wr_pntr_plus1[1]),
        .I3(wr_pntr_plus1[0]),
        .I4(wr_pntr_plus1[2]),
        .I5(wr_pntr_plus1[4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[0]),
        .Q(O1[0]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[1]),
        .Q(O1[1]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[2]),
        .Q(O1[2]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[3]),
        .Q(O1[3]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[4]),
        .Q(O1[4]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[5]),
        .Q(O1[5]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[6]),
        .Q(O1[6]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(wr_pntr_plus1[7]),
        .Q(O1[7]),
        .R(sig_stream_rst));
FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(Q),
        .Q(O1[8]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDSE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[0]),
        .Q(wr_pntr_plus1[0]),
        .S(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[1]),
        .Q(wr_pntr_plus1[1]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[2]),
        .Q(wr_pntr_plus1[2]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[3]),
        .Q(wr_pntr_plus1[3]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[4]),
        .Q(wr_pntr_plus1[4]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[5]),
        .Q(wr_pntr_plus1[5]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[6]),
        .Q(wr_pntr_plus1[6]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[7]),
        .Q(wr_pntr_plus1[7]),
        .R(sig_stream_rst));
(* counter = "28" *) 
   FDRE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(I4),
        .D(plusOp[8]),
        .Q(Q),
        .R(sig_stream_rst));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1 
       (.I0(O1[0]),
        .I1(I3[0]),
        .I2(O1[1]),
        .I3(I3[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(O1[0]),
        .I1(O4[0]),
        .I2(O1[1]),
        .I3(O4[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(O1[0]),
        .I1(I3[0]),
        .I2(O1[1]),
        .I3(I3[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(wr_pntr_plus1[0]),
        .I1(I3[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(I3[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1 
       (.I0(O1[2]),
        .I1(I3[2]),
        .I2(O1[3]),
        .I3(I3[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__0 
       (.I0(O1[2]),
        .I1(O4[2]),
        .I2(O1[3]),
        .I3(O4[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__1 
       (.I0(O1[2]),
        .I1(I3[2]),
        .I2(O1[3]),
        .I3(I3[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__2 
       (.I0(wr_pntr_plus1[2]),
        .I1(I3[2]),
        .I2(wr_pntr_plus1[3]),
        .I3(I3[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1 
       (.I0(O1[4]),
        .I1(I3[4]),
        .I2(O1[5]),
        .I3(I3[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__0 
       (.I0(O1[4]),
        .I1(O4[4]),
        .I2(O1[5]),
        .I3(O4[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__1 
       (.I0(O1[4]),
        .I1(I3[4]),
        .I2(O1[5]),
        .I3(I3[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__2 
       (.I0(wr_pntr_plus1[4]),
        .I1(I3[4]),
        .I2(wr_pntr_plus1[5]),
        .I3(I3[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1 
       (.I0(O1[6]),
        .I1(I3[6]),
        .I2(O1[7]),
        .I3(I3[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__0 
       (.I0(O1[6]),
        .I1(O4[6]),
        .I2(O1[7]),
        .I3(O4[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__1 
       (.I0(O1[6]),
        .I1(I3[6]),
        .I2(O1[7]),
        .I3(I3[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__2 
       (.I0(wr_pntr_plus1[6]),
        .I1(I3[6]),
        .I2(wr_pntr_plus1[7]),
        .I3(I3[7]),
        .O(v1_reg_2[3]));
endmodule

module axi_sdi_fb_datamoverwr_logic
   (E,
    s_axis_s2mm_cmd_tready,
    O1,
    O3,
    m_axis_s2mm_cmdsts_awclk,
    Q,
    O2,
    I1,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid);
  output [0:0]E;
  output s_axis_s2mm_cmd_tready;
  output [3:0]O1;
  output [3:0]O3;
  input m_axis_s2mm_cmdsts_awclk;
  input [1:0]Q;
  input [3:0]O2;
  input I1;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;

  wire [0:0]E;
  wire I1;
  wire [3:0]O1;
  wire [3:0]O2;
  wire [3:0]O3;
  wire [1:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire ram_full_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;

axi_sdi_fb_datamoverwr_status_flags_as \gwas.wsts 
       (.E(E),
        .Q(Q[0]),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_full_i(ram_full_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
axi_sdi_fb_datamoverwr_bin_cntr wpntr
       (.E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q[1]),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_full_i(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_sdi_fb_datamoverwr_logic_5
   (O1,
    O2,
    E,
    O6,
    s2mm_dbg_data,
    O3,
    O4,
    ram_full_i,
    m_axi_s2mm_aclk,
    Q,
    I1,
    I2,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel);
  output O1;
  output O2;
  output [0:0]E;
  output O6;
  output [1:0]s2mm_dbg_data;
  output [3:0]O3;
  output [3:0]O4;
  input ram_full_i;
  input m_axi_s2mm_aclk;
  input [1:0]Q;
  input [3:0]I1;
  input I2;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;

  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire [3:0]O4;
  wire O6;
  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire ram_full_i;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_wsc2stat_status_valid;

axi_sdi_fb_datamoverwr_status_flags_as_8 \gwas.wsts 
       (.E(E),
        .I2(I2),
        .O1(O1),
        .O6(O6),
        .Q(Q[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i(ram_full_i),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_sdi_fb_datamoverwr_bin_cntr_7 wpntr
       (.E(E),
        .I1(I1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q[1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_sdi_fb_datamoverwr_logic_50
   (E,
    s_axis_mm2s_cmd_tready,
    O2,
    m_axis_mm2s_cmdsts_aclk,
    Q,
    O1,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid);
  output [0:0]E;
  output s_axis_mm2s_cmd_tready;
  output [3:0]O2;
  input m_axis_mm2s_cmdsts_aclk;
  input [1:0]Q;
  input [3:0]O1;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;

  wire [0:0]E;
  wire [3:0]O1;
  wire [3:0]O2;
  wire [1:0]Q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire ram_full_i;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;

axi_sdi_fb_datamoverwr_status_flags_as_53 \gwas.wsts 
       (.E(E),
        .Q(Q[0]),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .ram_full_i(ram_full_i),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
axi_sdi_fb_datamoverwr_bin_cntr_52 wpntr
       (.E(E),
        .O1(O1),
        .O2(O2),
        .Q(Q[1]),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .ram_full_i(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_sdi_fb_datamoverwr_logic_76
   (O1,
    E,
    SR,
    mm2s_dbg_data,
    O2,
    m_axi_mm2s_aclk,
    Q,
    I1,
    sig_stream_rst,
    I2,
    sig_rsc2stat_status_valid,
    mm2s_dbg_sel);
  output O1;
  output [0:0]E;
  output [0:0]SR;
  output [1:0]mm2s_dbg_data;
  output [3:0]O2;
  input m_axi_mm2s_aclk;
  input [1:0]Q;
  input [3:0]I1;
  input sig_stream_rst;
  input I2;
  input sig_rsc2stat_status_valid;
  input [0:0]mm2s_dbg_sel;

  wire [0:0]E;
  wire [3:0]I1;
  wire I2;
  wire O1;
  wire [3:0]O2;
  wire [1:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire ram_full_i;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

axi_sdi_fb_datamoverwr_status_flags_as_79 \gwas.wsts 
       (.E(E),
        .I2(I2),
        .O1(O1),
        .Q(Q[0]),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .ram_full_i(ram_full_i),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
axi_sdi_fb_datamoverwr_bin_cntr_78 wpntr
       (.E(E),
        .I1(I1),
        .O2(O2),
        .Q(Q[1]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_sdi_fb_datamoverwr_logic__parameterized0
   (O2,
    ram_empty_i_reg0,
    O1,
    O3,
    O4,
    O5,
    v1_reg,
    v1_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    comp0,
    p_3_out,
    comp1,
    p_17_out,
    I5,
    Q,
    sig_dre2ibtt_tvalid,
    I1,
    I2);
  output O2;
  output ram_empty_i_reg0;
  output [7:0]O1;
  output [8:0]O3;
  output O4;
  output O5;
  input [3:0]v1_reg;
  input [3:0]v1_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input comp0;
  input p_3_out;
  input comp1;
  input p_17_out;
  input I5;
  input [0:0]Q;
  input sig_dre2ibtt_tvalid;
  input [0:0]I1;
  input [0:0]I2;

  wire [0:0]I1;
  wire [0:0]I2;
  wire I5;
  wire [7:0]O1;
  wire O2;
  wire [8:0]O3;
  wire O4;
  wire O5;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire m_axi_s2mm_aclk;
  wire n_21_wpntr;
  wire n_9_wpntr;
  wire p_17_out;
  wire p_3_out;
  wire ram_empty_i_reg0;
  wire sig_dre2ibtt_tvalid;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

axi_sdi_fb_datamoverwr_status_flags_ss \gwss.wsts 
       (.I1(n_9_wpntr),
        .I2(n_21_wpntr),
        .I5(I5),
        .O2(O2),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
axi_sdi_fb_datamoverwr_bin_cntr__parameterized0 wpntr
       (.I1(I1),
        .I2(I2),
        .I5(I5),
        .O1(O1),
        .O2(n_9_wpntr),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(n_21_wpntr),
        .Q(Q),
        .comp0(comp0),
        .comp1(comp1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_17_out(p_17_out),
        .p_3_out(p_3_out),
        .ram_empty_i_reg0(ram_empty_i_reg0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axi_sdi_fb_datamoverwr_logic__parameterized0_29
   (comp0,
    comp1,
    sig_data_fifo_wr_cnt,
    Q,
    v1_reg,
    O1,
    v1_reg_0,
    I1,
    I2,
    sig_stream_rst,
    ram_full_comb,
    m_axi_mm2s_aclk,
    I3,
    O4,
    I4);
  output comp0;
  output comp1;
  output [0:0]sig_data_fifo_wr_cnt;
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]O1;
  output [3:0]v1_reg_0;
  input I1;
  input I2;
  input sig_stream_rst;
  input ram_full_comb;
  input m_axi_mm2s_aclk;
  input [7:0]I3;
  input [7:0]O4;
  input I4;

  wire I1;
  wire I2;
  wire [7:0]I3;
  wire I4;
  wire [8:0]O1;
  wire [7:0]O4;
  wire [0:0]Q;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire m_axi_mm2s_aclk;
  wire ram_full_comb;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

axi_sdi_fb_datamoverwr_status_flags_ss_31 \gwss.wsts 
       (.I1(I1),
        .I2(I2),
        .comp0(comp0),
        .comp1(comp1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_comb(ram_full_comb),
        .sig_data_fifo_wr_cnt(sig_data_fifo_wr_cnt),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
axi_sdi_fb_datamoverwr_bin_cntr__parameterized0_30 wpntr
       (.I3(I3),
        .I4(I4),
        .O1(O1),
        .O4(O4),
        .Q(Q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_stream_rst(sig_stream_rst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c0/v1_reg ),
        .v1_reg_2(\c1/v1_reg ));
endmodule

module axi_sdi_fb_datamoverwr_status_flags_as
   (E,
    s_axis_s2mm_cmd_tready,
    ram_full_i,
    m_axis_s2mm_cmdsts_awclk,
    Q,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid);
  output [0:0]E;
  output s_axis_s2mm_cmd_tready;
  input ram_full_i;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]Q;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;

  wire \<const1> ;
  wire [0:0]E;
  wire [0:0]Q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire n_0_ram_full_i_reg;
  wire p_2_out;
  wire ram_full_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;

LUT4 #(
    .INIT(16'h0040)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0 
       (.I0(n_0_ram_full_i_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(s_axis_s2mm_cmd_tvalid),
        .I3(p_2_out),
        .O(E));
VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_fb_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(n_0_ram_full_i_reg));
LUT2 #(
    .INIT(4'h2)) 
     s_axis_s2mm_cmd_tready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(n_0_ram_full_i_reg),
        .O(s_axis_s2mm_cmd_tready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_sdi_fb_datamoverwr_status_flags_as_53
   (E,
    s_axis_mm2s_cmd_tready,
    ram_full_i,
    m_axis_mm2s_cmdsts_aclk,
    Q,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid);
  output [0:0]E;
  output s_axis_mm2s_cmd_tready;
  input ram_full_i;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]Q;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;

  wire \<const1> ;
  wire [0:0]E;
  wire [0:0]Q;
  wire m_axis_mm2s_cmdsts_aclk;
  wire n_0_ram_full_i_reg;
  wire p_2_out;
  wire ram_full_i;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;

LUT4 #(
    .INIT(16'h0020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__1 
       (.I0(sig_inhibit_rdy_n),
        .I1(n_0_ram_full_i_reg),
        .I2(s_axis_mm2s_cmd_tvalid),
        .I3(p_2_out),
        .O(E));
VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_fb_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(n_0_ram_full_i_reg));
LUT2 #(
    .INIT(4'h2)) 
     s_axis_mm2s_cmd_tready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(n_0_ram_full_i_reg),
        .O(s_axis_mm2s_cmd_tready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_sdi_fb_datamoverwr_status_flags_as_79
   (O1,
    SR,
    E,
    mm2s_dbg_data,
    ram_full_i,
    m_axi_mm2s_aclk,
    Q,
    sig_stream_rst,
    I2,
    sig_rsc2stat_status_valid,
    mm2s_dbg_sel);
  output O1;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]mm2s_dbg_data;
  input ram_full_i;
  input m_axi_mm2s_aclk;
  input [0:0]Q;
  input sig_stream_rst;
  input I2;
  input sig_rsc2stat_status_valid;
  input [0:0]mm2s_dbg_sel;

  wire \<const1> ;
  wire [0:0]E;
  wire I2;
  wire O1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire p_2_out;
  wire ram_full_i;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

LUT4 #(
    .INIT(16'h0020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__1 
       (.I0(I2),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(p_2_out),
        .O(E));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \mm2s_dbg_data[20]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(O1),
        .I2(I2),
        .O(mm2s_dbg_data[1]));
LUT3 #(
    .INIT(8'h20)) 
     \mm2s_dbg_data[6]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(O1),
        .I2(I2),
        .O(mm2s_dbg_data[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'hAEAA)) 
     sig_rd_sts_reg_full_i_1
       (.I0(sig_stream_rst),
        .I1(I2),
        .I2(O1),
        .I3(sig_rsc2stat_status_valid),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axi_sdi_fb_datamoverwr_status_flags_as_8
   (O1,
    E,
    O6,
    s2mm_dbg_data,
    ram_full_i,
    m_axi_s2mm_aclk,
    Q,
    I2,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel);
  output O1;
  output [0:0]E;
  output O6;
  output [1:0]s2mm_dbg_data;
  input ram_full_i;
  input m_axi_s2mm_aclk;
  input [0:0]Q;
  input I2;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;

  wire \<const1> ;
  wire [0:0]E;
  wire I2;
  wire O1;
  wire O6;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire p_2_out;
  wire ram_full_i;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_wsc2stat_status_valid;

LUT4 #(
    .INIT(16'h0020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(I2),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(p_2_out),
        .O(E));
VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .CLR(Q),
        .D(ram_full_i),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     \s2mm_dbg_data[20]_INST_0 
       (.I0(O1),
        .I1(I2),
        .I2(s2mm_dbg_sel),
        .O(s2mm_dbg_data[1]));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \s2mm_dbg_data[6]_INST_0 
       (.I0(O1),
        .I1(I2),
        .I2(s2mm_dbg_sel),
        .O(s2mm_dbg_data[0]));
LUT2 #(
    .INIT(4'h2)) 
     sig_next_calc_error_reg_i_5
       (.I0(I2),
        .I1(O1),
        .O(O6));
endmodule

module axi_sdi_fb_datamoverwr_status_flags_ss
   (O2,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_17_out,
    I5,
    Q,
    sig_dre2ibtt_tvalid);
  output O2;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_17_out;
  input I5;
  input [0:0]Q;
  input sig_dre2ibtt_tvalid;

  wire \<const1> ;
  wire I1;
  wire I2;
  wire I5;
  wire O2;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire m_axi_s2mm_aclk;
  wire n_0_ram_full_i_i_2__3;
  wire p_17_out;
  wire ram_full_comb;
  wire sig_dre2ibtt_tvalid;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamovercompare__parameterized0 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axi_sdi_fb_datamovercompare__parameterized0_16 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
LUT6 #(
    .INIT(64'h4F4F4F444F444F44)) 
     ram_full_i_i_1__4
       (.I0(comp0),
        .I1(O2),
        .I2(n_0_ram_full_i_i_2__3),
        .I3(p_17_out),
        .I4(I5),
        .I5(Q),
        .O(ram_full_comb));
LUT3 #(
    .INIT(8'h13)) 
     ram_full_i_i_2__3
       (.I0(sig_dre2ibtt_tvalid),
        .I1(O2),
        .I2(comp1),
        .O(n_0_ram_full_i_i_2__3));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .Q(O2),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axi_sdi_fb_datamoverwr_status_flags_ss_31
   (comp0,
    comp1,
    sig_data_fifo_wr_cnt,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    sig_stream_rst,
    ram_full_comb,
    m_axi_mm2s_aclk);
  output comp0;
  output comp1;
  output [0:0]sig_data_fifo_wr_cnt;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input sig_stream_rst;
  input ram_full_comb;
  input m_axi_mm2s_aclk;

  wire \<const1> ;
  wire I1;
  wire I2;
  wire comp0;
  wire comp1;
  wire m_axi_mm2s_aclk;
  wire ram_full_comb;
  wire [0:0]sig_data_fifo_wr_cnt;
  wire sig_stream_rst;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axi_sdi_fb_datamovercompare__parameterized0_32 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axi_sdi_fb_datamovercompare__parameterized0_33 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .Q(sig_data_fifo_wr_cnt),
        .R(sig_stream_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
