INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/davide/Documents/2016_postdoc_tools/mor1kx_/mor1kx-generic/src/uart16550-1.5.4/rtl/verilog/uart_wb.v" into library work
INFO: [VRFC 10-311] analyzing module uart_wb
