// Seed: 1474282686
module module_0;
  wire id_1;
  logic [1 : -1] id_2, id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    input tri1 id_6,
    output uwire id_7,
    output tri id_8,
    input uwire id_9,
    input wand id_10,
    input wire id_11,
    output wor id_12,
    input uwire id_13,
    input wire id_14,
    output tri1 id_15,
    input tri1 id_16,
    input tri1 id_17,
    input tri id_18,
    input wand id_19,
    output tri1 id_20,
    input tri1 id_21,
    output wor id_22,
    input wor id_23,
    input tri id_24,
    output wire id_25,
    input wor id_26,
    output wor id_27,
    input supply1 id_28,
    input wor id_29,
    output uwire id_30,
    input wor id_31,
    output uwire id_32,
    input tri0 id_33,
    input wor id_34,
    output wand id_35,
    input wand id_36,
    output supply0 id_37,
    input tri1 id_38,
    input wor id_39,
    output supply0 id_40,
    output tri id_41,
    output tri0 id_42,
    input supply0 id_43,
    input wand id_44,
    output uwire id_45,
    input tri1 id_46,
    input wire id_47,
    input supply1 id_48,
    input tri id_49,
    input supply0 id_50,
    input tri0 id_51
);
  assign id_42 = id_39;
  or primCall (
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_23,
      id_24,
      id_26,
      id_28,
      id_29,
      id_3,
      id_31,
      id_33,
      id_34,
      id_36,
      id_38,
      id_39,
      id_43,
      id_44,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_6,
      id_9
  );
  module_0 modCall_1 ();
endmodule
