#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec  7 20:20:03 2019
# Process ID: 10412
# Current directory: C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6756 C:\Users\ugur\Desktop\Bilkent\04 2019 2020 Fall Semester\CS 223\labs\lab04\Lab04_zübeyir\Lab04.xpr
# Log file: C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/vivado.log
# Journal file: C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir'
INFO: [Project 1-313] Project file moved from 'C:/Users/ugur/Desktop/Lab04' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 776.008 ; gain = 165.828
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: car
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.121 ; gain = 231.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:107]
INFO: [Synth 8-6157] synthesizing module 'clkDivider' [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'clkDivider' (1#1) [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:61]
INFO: [Synth 8-6157] synthesizing module 'driverFSM' [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:38]
INFO: [Synth 8-6157] synthesizing module 'sNext' [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'sNext' (2#1) [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:17]
INFO: [Synth 8-6157] synthesizing module 'TwoBitRegister' [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'TwoBitRegister' (3#1) [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'driverFSM' (4#1) [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:38]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/SevSeg_4digit.sv:10]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (5#1) [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/SevSeg_4digit.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'car' (6#1) [C:/Users/ugur/Desktop/Bilkent/04 2019 2020 Fall Semester/CS 223/labs/lab04/Lab04_zübeyir/Lab04.srcs/sources_1/new/Lab04.sv:107]
