Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 20 elements ; expected 16 [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd:342]
ERROR: [VRFC 10-664] expression has 20 elements ; expected 16 [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd:341]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelined_cpu in library work failed.
