

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_buf_p'
================================================================
* Date:           Tue Mar 17 20:00:03 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.94|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LB2D_buf     |   32|   32|         8|          -|          -|     4|    no    |
        | + LB2D_buf.1  |    5|    5|         3|          1|          1|     4|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     422|    291|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      32|      2|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     631|    419|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |buffer_0_value_V_U  |call_Loop_LB2D_bubkb  |        0|  16|   1|     4|    8|     1|           32|
    |buffer_1_value_V_U  |call_Loop_LB2D_bubkb  |        0|  16|   1|     4|    8|     1|           32|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total               |                      |        0|  32|   2|     8|   16|     2|           64|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |col_1_fu_198_p2                    |     +    |      0|   14|   9|           3|           1|
    |row_1_fu_170_p2                    |     +    |      0|   14|   9|           3|           1|
    |write_idx_1_2_fu_272_p2            |     +    |      0|  197|  69|          64|           1|
    |write_idx_1_3_fu_226_p2            |     +    |      0|  197|  69|          64|           3|
    |ap_block_pp0_stage0_flag00001001   |    and   |      0|    0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|    0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|    0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|    0|   2|           1|           1|
    |start_write                        |    and   |      0|    0|   2|           1|           1|
    |icmp1_fu_220_p2                    |   icmp   |      0|    0|  32|          63|           1|
    |icmp_fu_186_p2                     |   icmp   |      0|    0|   1|           2|           1|
    |tmp_2_fu_192_p2                    |   icmp   |      0|    0|   2|           3|           4|
    |tmp_fu_164_p2                      |   icmp   |      0|    0|   2|           3|           4|
    |ap_block_state1                    |    or    |      0|    0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|    0|   2|           1|           1|
    |p_Val2_2_0_phi_fu_243_p3           |  select  |      0|    0|   8|           1|           8|
    |p_Val2_2_1_phi_fu_251_p3           |  select  |      0|    0|   8|           1|           8|
    |p_write_idx_1_1_fu_232_p3          |  select  |      0|    0|  64|           1|          64|
    |ap_enable_pp0                      |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|   2|           1|           2|
    +-----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                              |          |      0|  422| 291|         217|         107|
    +-----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |col_reg_153                   |   9|          2|    3|          6|
    |in_stream_V_value_V_blk_n     |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    |row_reg_131                   |   9|          2|    3|          6|
    |slice_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |write_idx_1_1_phi_fu_145_p4   |   9|          2|   64|        128|
    |write_idx_1_1_reg_142         |   9|          2|   64|        128|
    |write_idx_1_reg_119           |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 126|         27|  205|        413|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_buffer_0_value_V_ad_reg_305  |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_buffer_1_value_V_ad_reg_311  |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_tmp_2_reg_291                |   1|   0|    1|          0|
    |buffer_0_value_V_ad_reg_305                   |   2|   0|    2|          0|
    |buffer_1_value_V_ad_reg_311                   |   2|   0|    2|          0|
    |col_reg_153                                   |   3|   0|    3|          0|
    |icmp1_reg_300                                 |   1|   0|    1|          0|
    |icmp_reg_287                                  |   1|   0|    1|          0|
    |p_Val2_2_0_phi_reg_322                        |   8|   0|    8|          0|
    |p_Val2_2_1_phi_reg_327                        |   8|   0|    8|          0|
    |real_start_status_reg                         |   1|   0|    1|          0|
    |row_1_reg_282                                 |   3|   0|    3|          0|
    |row_reg_131                                   |   3|   0|    3|          0|
    |start_control_reg                             |   1|   0|    1|          0|
    |start_once_reg                                |   1|   0|    1|          0|
    |tmp_10_reg_332                                |   1|   0|    1|          0|
    |tmp_2_reg_291                                 |   1|   0|    1|          0|
    |write_idx_1_1_reg_142                         |  64|   0|   64|          0|
    |write_idx_1_reg_119                           |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 177|   0|  177|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|start_out                      | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|start_write                    | out |    1| ap_ctrl_hs |  call_Loop_LB2D_buf_p  | return value |
|in_stream_V_value_V_dout       |  in |    8|   ap_fifo  |   in_stream_V_value_V  |    pointer   |
|in_stream_V_value_V_empty_n    |  in |    1|   ap_fifo  |   in_stream_V_value_V  |    pointer   |
|in_stream_V_value_V_read       | out |    1|   ap_fifo  |   in_stream_V_value_V  |    pointer   |
|slice_stream_V_value_V_din     | out |   24|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_full_n  |  in |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_write   | out |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

