// Seed: 3300149314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout tri id_6;
  assign module_1._id_1 = 0;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1;
  wire id_13;
  assign id_1 = id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_1 = 32'd76
) (
    input supply1 _id_0,
    output wor _id_1,
    output wor id_2
);
  logic [id_0 : id_1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
