/*
* <:copyright-BRCM:2016:proprietary:gpon
* 
*    Copyright (c) 2016 Broadcom 
*    All Rights Reserved
* 
*  This program is the proprietary software of Broadcom and/or its
*  licensors, and may only be used, duplicated, modified or distributed pursuant
*  to the terms and conditions of a separate, written license agreement executed
*  between you and Broadcom (an "Authorized License").  Except as set forth in
*  an Authorized License, Broadcom grants no license (express or implied), right
*  to use, or waiver of any kind with respect to the Software, and Broadcom
*  expressly reserves all rights in and to the Software and all intellectual
*  property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU HAVE
*  NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY
*  BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
* 
*  Except as expressly set forth in the Authorized License,
* 
*  1. This program, including its structure, sequence and organization,
*     constitutes the valuable trade secrets of Broadcom, and you shall use
*     all reasonable efforts to protect the confidentiality thereof, and to
*     use this information only in connection with your use of Broadcom
*     integrated circuit products.
* 
*  2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
*     AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
*     WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
*     RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND
*     ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT,
*     FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR
*     COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE
*     TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR
*     PERFORMANCE OF THE SOFTWARE.
* 
*  3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
*     ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
*     INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY
*     WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
*     IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES;
*     OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE
*     SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS
*     SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY
*     LIMITED REMEDY.
* :>
*/

#include "ru.h"
#include "NGPON_BLOCKS.h"

#if RU_INCLUDE_FIELD_DB
/******************************************************************************
 * Field: NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

/******************************************************************************
 * Field: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE
 ******************************************************************************/
const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD =
{
    "VALUE",
#if RU_INCLUDE_DESC
    "VALUE",
    "value",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD_MASK,
    0,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD_WIDTH,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD_SHIFT,
#if RU_INCLUDE_ACCESS
    ru_access_rw
#endif
};

#endif /* RU_INCLUDE_FIELD_DB */

/******************************************************************************
 * Register: NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_FIELDS[] =
{
    &NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG = 
{
    "0_BUF_TX_PLM_0_BUF_PLM",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer without its MIC. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG_OFFSET,
    NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG_RAM_CNT,
    4,
    180,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_0",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG_RAM_CNT,
    40,
    181,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_1",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG_RAM_CNT,
    40,
    182,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_2",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG_RAM_CNT,
    40,
    183,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_3",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG_RAM_CNT,
    40,
    184,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_4",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG_RAM_CNT,
    40,
    185,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_5",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG_RAM_CNT,
    40,
    186,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_6",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG_RAM_CNT,
    40,
    187,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_7",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG_RAM_CNT,
    40,
    188,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_8",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG_RAM_CNT,
    40,
    189,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Register: NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9
 ******************************************************************************/
#if RU_INCLUDE_FIELD_DB
static const ru_field_rec *NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_FIELDS[] =
{
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD,
};

#endif /* RU_INCLUDE_FIELD_DB */

const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG = 
{
    "1_2_BUF_TX_PLM_1_2_BUF_PLM_9",
#if RU_INCLUDE_DESC
    "PLOAM %i Register",
    "This is an array of 10 words for  PLOAM buffer. This register can be modified only when the corresponding valid bit is inactive.",
#endif
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG_OFFSET,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG_RAM_CNT,
    40,
    190,
#if RU_INCLUDE_ACCESS
    ru_access_rw,
#endif
#if RU_INCLUDE_FIELD_DB
    1,
    NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_FIELDS,
#endif /* RU_INCLUDE_FIELD_DB */
    ru_reg_size_32
};

/******************************************************************************
 * Block: NGPON_TX_PLOAM
 ******************************************************************************/
static const ru_reg_rec *NGPON_TX_PLOAM_REGS[] =
{
    &NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG,
    &NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG,
};

unsigned long NGPON_TX_PLOAM_ADDRS[] =
{
#if defined(CONFIG_BCM96858)
    0x80168800,
#elif defined(CONFIG_BCM96856)
    0x82db8830,
#else
#error "Wrong CONFIG_BCM!!!"
#endif
};

const ru_block_rec NGPON_TX_PLOAM_BLOCK = 
{
    "NGPON_TX_PLOAM",
    NGPON_TX_PLOAM_ADDRS,
    1,
    11,
    NGPON_TX_PLOAM_REGS
};

/* End of file BCM6858_A0_NGPON_TX_PLOAM.c */
