Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Sep  7 18:29:52 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.415        0.000                      0                34196        0.007        0.000                      0                34196        0.558        0.000                       0                 18484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.771        0.000                      0                 9940        0.011        0.000                      0                 9940        1.171        0.000                       0                 12148  
clk2x               0.415        0.000                      0                19648        0.012        0.000                      0                19648        0.558        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.484        0.000                      0                 4096        0.007        0.000                      0                 4096  
clk           clk2x               0.425        0.000                      0                 1536        0.009        0.000                      0                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_6_6/dff_e/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.072ns (2.995%)  route 2.332ns (97.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 4.193 - 3.333 ) 
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.178ns, distribution 0.786ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.163ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.964     0.964    fsm/dff_loadingWeights/clk
    SLICE_X95Y17         FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y17         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.072     1.036 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=456, routed)         2.332     3.368    array/pe_6_6/dff_e/loadingWeights
    SLICE_X90Y76         FDRE                                         r  array/pe_6_6/dff_e/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.860     4.193    array/pe_6_6/dff_e/clk
    SLICE_X90Y76         FDRE                                         r  array/pe_6_6/dff_e/q_reg[7]/C
                         clock pessimism              0.015     4.208    
                         clock uncertainty           -0.035     4.173    
    SLICE_X90Y76         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.033     4.140    array/pe_6_6/dff_e/q_reg[7]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  0.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 array/pe_7_1/int8_quad_mac/acc_x_dff/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_x_1/memory_reg/DINADIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.056ns (46.281%)  route 0.065ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.802ns (routing 0.163ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.178ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.802     0.802    array/pe_7_1/int8_quad_mac/acc_x_dff/clk
    SLICE_X95Y23         FDRE                                         r  array/pe_7_1/int8_quad_mac/acc_x_dff/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y23         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.056     0.858 r  array/pe_7_1/int8_quad_mac/acc_x_dff/q_reg[12]/Q
                         net (fo=1, routed)           0.065     0.923    mem_x_1/q_reg[31][12]
    RAMB18_X12Y9         RAMB18E2                                     r  mem_x_1/memory_reg/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        1.057     1.057    mem_x_1/clk
    RAMB18_X12Y9         RAMB18E2                                     r  mem_x_1/memory_reg/CLKBWRCLK
                         clock pessimism             -0.087     0.970    
    RAMB18_X12Y9         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKBWRCLK_DINADIN[12])
                                                     -0.058     0.912    mem_x_1/memory_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X10Y5   mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         1.666       1.171      RAMB18_X11Y34  mem_e_5/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X10Y10  mem_abcd_1/memory_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[19]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.071ns (8.965%)  route 0.721ns (91.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 2.524 - 1.666 ) 
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.178ns, distribution 0.921ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.163ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.099     1.099    array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X76Y62         FDRE                                         r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.071     1.170 r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/Q
                         net (fo=1, routed)           0.721     1.891    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[19]
    DSP48E2_X16Y36       DSP_A_B_DATA                                 r  array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.858     2.524    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X16Y36       DSP_A_B_DATA                                 r  array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.058     2.582    
                         clock uncertainty           -0.035     2.546    
    DSP48E2_X16Y36       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[19])
                                                     -0.240     2.306    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          2.306    
                         arrival time                          -1.891    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 array/pe_2_0/int8_quad_mac/mul/dff_be0/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_2_0/int8_quad_mac/mul/dff_be1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.057ns (40.426%)  route 0.084ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.838ns (routing 0.163ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.178ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.838     0.838    array/pe_2_0/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X87Y3          FDRE                                         r  array/pe_2_0/int8_quad_mac/mul/dff_be0/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y3          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.057     0.895 r  array/pe_2_0/int8_quad_mac/mul/dff_be0/q_reg[12]/Q
                         net (fo=2, routed)           0.084     0.979    array/pe_2_0/int8_quad_mac/mul/dff_be1/D[12]
    SLICE_X87Y4          FDRE                                         r  array/pe_2_0/int8_quad_mac/mul/dff_be1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.001     1.001    array/pe_2_0/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X87Y4          FDRE                                         r  array/pe_2_0/int8_quad_mac/mul/dff_be1/q_reg[12]/C
                         clock pessimism             -0.081     0.920    
    SLICE_X87Y4          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.967    array/pe_2_0/int8_quad_mac/mul/dff_be1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X81Y31  array/pe_2_1/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X83Y72  array/pe_4_6/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X84Y72  array/pe_4_6/int8_quad_mac/mul/dff_ae0/q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_4_4/int8_quad_mac/mul/dff_mul_be/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        1.027ns  (logic 0.075ns (7.303%)  route 0.952ns (92.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 4.161 - 3.333 ) 
    Source Clock Delay      (SCD):    0.981ns = ( 2.647 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.981ns (routing 0.178ns, distribution 0.803ns)
  Clock Net Delay (Destination): 0.828ns (routing 0.163ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.981     2.647    array/pe_4_4/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X89Y53         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.075     2.722 r  array/pe_4_4/int8_quad_mac/mul/dff_be1/q_reg[1]/Q
                         net (fo=1, routed)           0.952     3.674    array/pe_4_4/int8_quad_mac/mul/dff_mul_be/D[1]
    SLICE_X89Y53         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_mul_be/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.828     4.161    array/pe_4_4/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X89Y53         FDRE                                         r  array/pe_4_4/int8_quad_mac/mul/dff_mul_be/q_reg[1]/C
                         clock pessimism              0.000     4.161    
                         clock uncertainty           -0.035     4.126    
    SLICE_X89Y53         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.033     4.159    array/pe_4_4/int8_quad_mac/mul/dff_mul_be/q_reg[1]
  -------------------------------------------------------------------
                         required time                          4.159    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  0.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 array/pe_6_1/int8_quad_mac/mul/dff_ae1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_6_1/int8_quad_mac/mul/dff_mul_ae/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.058ns (23.868%)  route 0.185ns (76.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.813ns (routing 0.163ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.178ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.813     0.813    array/pe_6_1/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X89Y34         FDRE                                         r  array/pe_6_1/int8_quad_mac/mul/dff_ae1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y34         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.058     0.871 r  array/pe_6_1/int8_quad_mac/mul/dff_ae1/q_reg[15]/Q
                         net (fo=1, routed)           0.185     1.056    array/pe_6_1/int8_quad_mac/mul/dff_mul_ae/D[15]
    SLICE_X89Y34         FDRE                                         r  array/pe_6_1/int8_quad_mac/mul/dff_mul_ae/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.967     0.967    array/pe_6_1/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X89Y34         FDRE                                         r  array/pe_6_1/int8_quad_mac/mul/dff_mul_ae/q_reg[15]/C
                         clock pessimism              0.000     0.967    
                         clock uncertainty            0.035     1.003    
    SLICE_X89Y34         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.049    array/pe_6_1/int8_quad_mac/mul/dff_mul_ae/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 array/pe_3_4/dff_b/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_3_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.202ns (18.756%)  route 0.875ns (81.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 2.522 - 1.666 ) 
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.016ns (routing 0.178ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.856ns (routing 0.163ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        1.016     1.016    array/pe_3_4/dff_b/clk
    SLICE_X84Y49         FDRE                                         r  array/pe_3_4/dff_b/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.072     1.088 r  array/pe_3_4/dff_b/q_reg[5]/Q
                         net (fo=2, routed)           0.823     1.911    array/pe_3_4/int8_quad_mac/mul/q_reg[7]_6[5]
    SLICE_X84Y56         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.130     2.041 r  array/pe_3_4/int8_quad_mac/mul/q[5]_i_1__52/O
                         net (fo=1, routed)           0.052     2.093    array/pe_3_4/int8_quad_mac/mul/dff_dsp_in1/D[5]
    SLICE_X84Y56         FDRE                                         r  array/pe_3_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         0.856     2.522    array/pe_3_4/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X84Y56         FDRE                                         r  array/pe_3_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/C
                         clock pessimism              0.000     2.522    
                         clock uncertainty           -0.035     2.487    
    SLICE_X84Y56         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.032     2.519    array/pe_3_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                  0.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 array/pe_3_6/dff_a/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_3_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.129ns (51.807%)  route 0.120ns (48.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.163ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.178ns, distribution 0.873ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=12147, unset)        0.893     0.893    array/pe_3_6/dff_a/clk
    SLICE_X83Y70         FDRE                                         r  array/pe_3_6/dff_a/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.056     0.949 r  array/pe_3_6/dff_a/q_reg[3]/Q
                         net (fo=2, routed)           0.096     1.045    array/pe_3_6/int8_quad_mac/mul/q_reg[7]_4[3]
    SLICE_X83Y70         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.073     1.118 r  array/pe_3_6/int8_quad_mac/mul/q[3]_i_1__93/O
                         net (fo=1, routed)           0.024     1.142    array/pe_3_6/int8_quad_mac/mul/dff_dsp_in0/D[3]
    SLICE_X83Y70         FDRE                                         r  array/pe_3_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X3Y0 (CLOCK_ROOT)    net (fo=6591, unset)         1.051     1.051    array/pe_3_6/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X83Y70         FDRE                                         r  array/pe_3_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
                         clock pessimism              0.000     1.051    
                         clock uncertainty            0.035     1.087    
    SLICE_X83Y70         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.133    array/pe_3_6/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.009    





