Source Block: hdl/library/jesd204/jesd204_common/jesd204_crc12.v@81:88@HdlStmAssign
            {full_state[3:0],8'b0} ^
            {full_state[2:0],9'b0};
  end
end

assign crc12 = state;

endmodule

Diff Content:
- 86 assign crc12 = state;
+ 86   assign crc12 = state;

Clone Blocks:
