0.7
2020.2
Nov 18 2020
09:20:35
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/AXI_GPIO.gen/sources_1/ip/signed_adder/sim/signed_adder.vhd,1661506360,vhdl,,,,signed_adder,,,,,,,,
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/AXI_GPIO.sim/sim_1/behav/xsim/glbl.v,1661506360,verilog,,,,glbl,,axi_vip_v1_1_8;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,,,,,,
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/code/Adder.v,1661506361,verilog,,/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/sim/Adder_tb.v,,Adder,,axi_vip_v1_1_8;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../src/bd/adder_bd/ipshared/da1e/hdl;../../../../src/bd/adder_bd/ipshared/ec67/hdl;/home/yuhaoliu/Tools/Hardware/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/src/sim/Adder_tb.v,1661506361,verilog,,,,Adder_tb,,axi_vip_v1_1_8;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../src/bd/adder_bd/ipshared/da1e/hdl;../../../../src/bd/adder_bd/ipshared/ec67/hdl;/home/yuhaoliu/Tools/Hardware/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
