# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Jan 29 2020 16:46:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK
		4.2::Critical Path Report for TinyFPGA_B|\eeprom/i2c/i2c_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK:R vs. CLK:R)
		5.2::Critical Path Report for (TinyFPGA_B|\eeprom/i2c/i2c_clk:R vs. TinyFPGA_B|\eeprom/i2c/i2c_clk:R)
		5.3::Critical Path Report for (TinyFPGA_B|\eeprom/i2c/i2c_clk:R vs. TinyFPGA_B|\eeprom/i2c/i2c_clk:F)
		5.4::Critical Path Report for (TinyFPGA_B|\eeprom/i2c/i2c_clk:F vs. TinyFPGA_B|\eeprom/i2c/i2c_clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED
			6.2.2::Path details for port: SCL:out
			6.2.3::Path details for port: SDA:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED
			6.5.2::Path details for port: SCL:out
			6.5.3::Path details for port: SDA:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: CLK                             | Frequency: 12.78 MHz  | Target: 16.00 MHz  | 
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk  | Frequency: 60.54 MHz  | Target: 16.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK                             CLK                             62500            -15761      N/A              N/A         N/A              N/A         N/A              N/A         
CLK                             TinyFPGA_B|\eeprom/i2c/i2c_clk  False path       False path  False path       False path  False path       False path  False path       False path  
TinyFPGA_B|\eeprom/i2c/i2c_clk  CLK                             False path       False path  False path       False path  False path       False path  False path       False path  
TinyFPGA_B|\eeprom/i2c/i2c_clk  TinyFPGA_B|\eeprom/i2c/i2c_clk  62500            54241       31250            22991       N/A              N/A         31250            24087       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                               Clock to Out  Clock Reference:Phase             
---------  ---------------------------------------  ------------  --------------------------------  
LED        CLK                                      19289         CLK:R                             
SCL:out    eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  12680         TinyFPGA_B|\eeprom/i2c/i2c_clk:F  
SCL:out    eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  10387         TinyFPGA_B|\eeprom/i2c/i2c_clk:R  
SDA:out    eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  15151         TinyFPGA_B|\eeprom/i2c/i2c_clk:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                               Minimum Clock to Out  Clock Reference:Phase             
---------  ---------------------------------------  --------------------  --------------------------------  
LED        CLK                                      17213                 CLK:R                             
SCL:out    eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  7827                  TinyFPGA_B|\eeprom/i2c/i2c_clk:F  
SCL:out    eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  10387                 TinyFPGA_B|\eeprom/i2c/i2c_clk:R  
SDA:out    eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  9698                  TinyFPGA_B|\eeprom/i2c/i2c_clk:F  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK
*********************************
Clock: CLK
Frequency: 12.78 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in0
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Setup Constraint : 62500p
Path slack       : -15760p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         67476

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     76772
-----------------------------------   ----- 
End-of-path arrival time (ps)         83236
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout               LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3532/I                                                    Odrv4                          0              6464  -15761  RISE       1
I__3532/O                                                    Odrv4                        517              6981  -15761  RISE       1
I__3535/I                                                    LocalMux                       0              6981  -15761  RISE       1
I__3535/O                                                    LocalMux                     486              7467  -15761  RISE       1
I__3539/I                                                    InMux                          0              7467  -15761  RISE       1
I__3539/O                                                    InMux                        382              7849  -15761  RISE       1
I__3542/I                                                    CascadeMux                     0              7849  -15761  RISE       1
I__3542/O                                                    CascadeMux                     0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/in2     LogicCell40_SEQ_MODE_0000      0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/lcout   LogicCell40_SEQ_MODE_0000    558              8407  -15761  RISE       1
I__3302/I                                                    LocalMux                       0              8407  -15761  RISE       1
I__3302/O                                                    LocalMux                     486              8893  -15761  RISE       1
I__3303/I                                                    InMux                          0              8893  -15761  RISE       1
I__3303/O                                                    InMux                        382              9276  -15761  RISE       1
I__3304/I                                                    CascadeMux                     0              9276  -15761  RISE       1
I__3304/O                                                    CascadeMux                     0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/in2        LogicCell40_SEQ_MODE_0000      0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/carryout   LogicCell40_SEQ_MODE_0000    341              9617  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryin    LogicCell40_SEQ_MODE_0000      0              9617  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryout   LogicCell40_SEQ_MODE_0000    186              9803  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryin    LogicCell40_SEQ_MODE_0000      0              9803  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryout   LogicCell40_SEQ_MODE_0000    186              9989  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryin    LogicCell40_SEQ_MODE_0000      0              9989  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryout   LogicCell40_SEQ_MODE_0000    186             10175  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryin    LogicCell40_SEQ_MODE_0000      0             10175  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryout   LogicCell40_SEQ_MODE_0000    186             10361  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryin    LogicCell40_SEQ_MODE_0000      0             10361  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryout   LogicCell40_SEQ_MODE_0000    186             10547  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryin    LogicCell40_SEQ_MODE_0000      0             10547  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryout   LogicCell40_SEQ_MODE_0000    186             10733  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryin    LogicCell40_SEQ_MODE_0000      0             10733  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryout   LogicCell40_SEQ_MODE_0000    186             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitout                             ICE_CARRY_IN_MUX             289             11209  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryin   LogicCell40_SEQ_MODE_0000      0             11209  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryout  LogicCell40_SEQ_MODE_0000    186             11395  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryin   LogicCell40_SEQ_MODE_0000      0             11395  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryout  LogicCell40_SEQ_MODE_0000    186             11581  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryin   LogicCell40_SEQ_MODE_0000      0             11581  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryout  LogicCell40_SEQ_MODE_0000    186             11767  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryin   LogicCell40_SEQ_MODE_0000      0             11767  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryout  LogicCell40_SEQ_MODE_0000    186             11953  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryin   LogicCell40_SEQ_MODE_0000      0             11953  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryout  LogicCell40_SEQ_MODE_0000    186             12139  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryin   LogicCell40_SEQ_MODE_0000      0             12139  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryout  LogicCell40_SEQ_MODE_0000    186             12325  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryin   LogicCell40_SEQ_MODE_0000      0             12325  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryout  LogicCell40_SEQ_MODE_0000    186             12511  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryin   LogicCell40_SEQ_MODE_0000      0             12511  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryout  LogicCell40_SEQ_MODE_0000    186             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitin                              ICE_CARRY_IN_MUX               0             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitout                             ICE_CARRY_IN_MUX             289             12987  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryin   LogicCell40_SEQ_MODE_0000      0             12987  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryout  LogicCell40_SEQ_MODE_0000    186             13173  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryin   LogicCell40_SEQ_MODE_0000      0             13173  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryout  LogicCell40_SEQ_MODE_0000    186             13359  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryin   LogicCell40_SEQ_MODE_0000      0             13359  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryout  LogicCell40_SEQ_MODE_0000    186             13545  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryin   LogicCell40_SEQ_MODE_0000      0             13545  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryout  LogicCell40_SEQ_MODE_0000    186             13731  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryin   LogicCell40_SEQ_MODE_0000      0             13731  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryout  LogicCell40_SEQ_MODE_0000    186             13917  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryin   LogicCell40_SEQ_MODE_0000      0             13917  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryout  LogicCell40_SEQ_MODE_0000    186             14103  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryin   LogicCell40_SEQ_MODE_0000      0             14103  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryout  LogicCell40_SEQ_MODE_0000    186             14289  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryin   LogicCell40_SEQ_MODE_0000      0             14289  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryout  LogicCell40_SEQ_MODE_0000    186             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             14765  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             14765  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryout  LogicCell40_SEQ_MODE_0000    186             14951  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             14951  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryout  LogicCell40_SEQ_MODE_0000    186             15137  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             15137  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryout  LogicCell40_SEQ_MODE_0000    186             15323  -15761  RISE       2
I__3131/I                                                    InMux                          0             15323  -15761  RISE       1
I__3131/O                                                    InMux                        382             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/in3       LogicCell40_SEQ_MODE_0000      0             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/lcout     LogicCell40_SEQ_MODE_0000    465             16170  -15761  RISE       1
I__3132/I                                                    LocalMux                       0             16170  -15761  RISE       1
I__3132/O                                                    LocalMux                     486             16656  -15761  RISE       1
I__3133/I                                                    InMux                          0             16656  -15761  RISE       1
I__3133/O                                                    InMux                        382             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/in3                  LogicCell40_SEQ_MODE_0000      0             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/lcout                LogicCell40_SEQ_MODE_0000    465             17504  -15761  RISE       3
I__2803/I                                                    LocalMux                       0             17504  -15761  RISE       1
I__2803/O                                                    LocalMux                     486             17990  -15761  RISE       1
I__2806/I                                                    InMux                          0             17990  -15761  RISE       1
I__2806/O                                                    InMux                        382             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/in1                        LogicCell40_SEQ_MODE_0000      0             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/ltout                      LogicCell40_SEQ_MODE_0000    558             18930  -15761  FALL       1
I__2846/I                                                    CascadeMux                     0             18930  -15761  FALL       1
I__2846/O                                                    CascadeMux                     0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/in2                               LogicCell40_SEQ_MODE_0000      0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/ltout                             LogicCell40_SEQ_MODE_0000    507             19437  -15761  FALL       1
I__2845/I                                                    CascadeMux                     0             19437  -15761  FALL       1
I__2845/O                                                    CascadeMux                     0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/in2                               LogicCell40_SEQ_MODE_0000      0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/ltout                             LogicCell40_SEQ_MODE_0000    507             19943  -15761  FALL       1
I__2827/I                                                    CascadeMux                     0             19943  -15761  FALL       1
I__2827/O                                                    CascadeMux                     0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/in2                            LogicCell40_SEQ_MODE_0000      0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/lcout                          LogicCell40_SEQ_MODE_0000    558             20502  -15761  RISE       7
I__2809/I                                                    LocalMux                       0             20502  -15761  RISE       1
I__2809/O                                                    LocalMux                     486             20987  -15761  RISE       1
I__2813/I                                                    InMux                          0             20987  -15761  RISE       1
I__2813/O                                                    InMux                        382             21370  -15761  RISE       1
I__2820/I                                                    CascadeMux                     0             21370  -15761  RISE       1
I__2820/O                                                    CascadeMux                     0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/in2                          LogicCell40_SEQ_MODE_0000      0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/carryout                     LogicCell40_SEQ_MODE_0000    341             21711  -15761  RISE       2
eeprom.add_668_3_lut_LC_20_25_1/carryin                      LogicCell40_SEQ_MODE_0000      0             21711  -15761  RISE       1
eeprom.add_668_3_lut_LC_20_25_1/carryout                     LogicCell40_SEQ_MODE_0000    186             21897  -15761  RISE       2
eeprom.add_668_4_lut_LC_20_25_2/carryin                      LogicCell40_SEQ_MODE_0000      0             21897  -15761  RISE       1
eeprom.add_668_4_lut_LC_20_25_2/carryout                     LogicCell40_SEQ_MODE_0000    186             22083  -15761  RISE       2
eeprom.add_668_5_lut_LC_20_25_3/carryin                      LogicCell40_SEQ_MODE_0000      0             22083  -15761  RISE       1
eeprom.add_668_5_lut_LC_20_25_3/carryout                     LogicCell40_SEQ_MODE_0000    186             22269  -15761  RISE       2
eeprom.add_668_6_lut_LC_20_25_4/carryin                      LogicCell40_SEQ_MODE_0000      0             22269  -15761  RISE       1
eeprom.add_668_6_lut_LC_20_25_4/carryout                     LogicCell40_SEQ_MODE_0000    186             22455  -15761  RISE       2
eeprom.add_668_7_lut_LC_20_25_5/carryin                      LogicCell40_SEQ_MODE_0000      0             22455  -15761  RISE       1
eeprom.add_668_7_lut_LC_20_25_5/carryout                     LogicCell40_SEQ_MODE_0000    186             22641  -15761  RISE       2
eeprom.add_668_8_lut_LC_20_25_6/carryin                      LogicCell40_SEQ_MODE_0000      0             22641  -15761  RISE       1
eeprom.add_668_8_lut_LC_20_25_6/carryout                     LogicCell40_SEQ_MODE_0000    186             22827  -15761  RISE       2
eeprom.add_668_9_lut_LC_20_25_7/carryin                      LogicCell40_SEQ_MODE_0000      0             22827  -15761  RISE       1
eeprom.add_668_9_lut_LC_20_25_7/carryout                     LogicCell40_SEQ_MODE_0000    186             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             23303  -15761  RISE       2
eeprom.add_668_10_lut_LC_20_26_0/carryin                     LogicCell40_SEQ_MODE_0000      0             23303  -15761  RISE       1
eeprom.add_668_10_lut_LC_20_26_0/carryout                    LogicCell40_SEQ_MODE_0000    186             23489  -15761  RISE       2
eeprom.add_668_11_lut_LC_20_26_1/carryin                     LogicCell40_SEQ_MODE_0000      0             23489  -15761  RISE       1
eeprom.add_668_11_lut_LC_20_26_1/carryout                    LogicCell40_SEQ_MODE_0000    186             23675  -15761  RISE       2
eeprom.add_668_12_lut_LC_20_26_2/carryin                     LogicCell40_SEQ_MODE_0000      0             23675  -15761  RISE       1
eeprom.add_668_12_lut_LC_20_26_2/carryout                    LogicCell40_SEQ_MODE_0000    186             23861  -15761  RISE       2
eeprom.add_668_13_lut_LC_20_26_3/carryin                     LogicCell40_SEQ_MODE_0000      0             23861  -15761  RISE       1
eeprom.add_668_13_lut_LC_20_26_3/carryout                    LogicCell40_SEQ_MODE_0000    186             24047  -15761  RISE       2
I__2450/I                                                    InMux                          0             24047  -15761  RISE       1
I__2450/O                                                    InMux                        382             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/in3                         LogicCell40_SEQ_MODE_0000      0             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/lcout                       LogicCell40_SEQ_MODE_0000    465             24895  -15761  RISE       3
I__2420/I                                                    LocalMux                       0             24895  -15761  RISE       1
I__2420/O                                                    LocalMux                     486             25381  -15761  RISE       1
I__2423/I                                                    InMux                          0             25381  -15761  RISE       1
I__2423/O                                                    InMux                        382             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/in3                        LogicCell40_SEQ_MODE_0000      0             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/lcout                      LogicCell40_SEQ_MODE_0000    465             26228  -15761  RISE       1
I__2418/I                                                    LocalMux                       0             26228  -15761  RISE       1
I__2418/O                                                    LocalMux                     486             26714  -15761  RISE       1
I__2419/I                                                    InMux                          0             26714  -15761  RISE       1
I__2419/O                                                    InMux                        382             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/in3                            LogicCell40_SEQ_MODE_0000      0             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/lcout                          LogicCell40_SEQ_MODE_0000    465             27562  -15761  RISE      14
I__2488/I                                                    Odrv4                          0             27562  -15761  RISE       1
I__2488/O                                                    Odrv4                        517             28079  -15761  RISE       1
I__2492/I                                                    LocalMux                       0             28079  -15761  RISE       1
I__2492/O                                                    LocalMux                     486             28564  -15761  RISE       1
I__2497/I                                                    InMux                          0             28564  -15761  RISE       1
I__2497/O                                                    InMux                        382             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/in3                            LogicCell40_SEQ_MODE_0000      0             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/lcout                          LogicCell40_SEQ_MODE_0000    465             29412  -15761  RISE       3
I__1532/I                                                    LocalMux                       0             29412  -15761  RISE       1
I__1532/O                                                    LocalMux                     486             29898  -15761  RISE       1
I__1535/I                                                    InMux                          0             29898  -15761  RISE       1
I__1535/O                                                    InMux                        382             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/in0                        LogicCell40_SEQ_MODE_0000      0             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/lcout                      LogicCell40_SEQ_MODE_0000    662             30942  -15761  RISE       1
I__1609/I                                                    LocalMux                       0             30942  -15761  RISE       1
I__1609/O                                                    LocalMux                     486             31428  -15761  RISE       1
I__1610/I                                                    InMux                          0             31428  -15761  RISE       1
I__1610/O                                                    InMux                        382             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/in3                            LogicCell40_SEQ_MODE_0000      0             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/ltout                          LogicCell40_SEQ_MODE_0000    403             32213  -15761  FALL       1
I__1608/I                                                    CascadeMux                     0             32213  -15761  FALL       1
I__1608/O                                                    CascadeMux                     0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/in2                        LogicCell40_SEQ_MODE_0000      0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/lcout                      LogicCell40_SEQ_MODE_0000    558             32772  -15761  RISE       1
I__1696/I                                                    LocalMux                       0             32772  -15761  RISE       1
I__1696/O                                                    LocalMux                     486             33257  -15761  RISE       1
I__1697/I                                                    InMux                          0             33257  -15761  RISE       1
I__1697/O                                                    InMux                        382             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/in3                        LogicCell40_SEQ_MODE_0000      0             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/lcout                      LogicCell40_SEQ_MODE_0000    465             34105  -15761  RISE      15
I__1664/I                                                    LocalMux                       0             34105  -15761  RISE       1
I__1664/O                                                    LocalMux                     486             34591  -15761  RISE       1
I__1670/I                                                    InMux                          0             34591  -15761  RISE       1
I__1670/O                                                    InMux                        382             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/in3                      LogicCell40_SEQ_MODE_0000      0             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/lcout                    LogicCell40_SEQ_MODE_0000    465             35438  -15761  RISE       3
I__1131/I                                                    Odrv4                          0             35438  -15761  RISE       1
I__1131/O                                                    Odrv4                        517             35955  -15761  RISE       1
I__1133/I                                                    Span4Mux_v                     0             35955  -15761  RISE       1
I__1133/O                                                    Span4Mux_v                   517             36472  -15761  RISE       1
I__1135/I                                                    LocalMux                       0             36472  -15761  RISE       1
I__1135/O                                                    LocalMux                     486             36958  -15761  RISE       1
I__1137/I                                                    InMux                          0             36958  -15761  RISE       1
I__1137/O                                                    InMux                        382             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/in1                            LogicCell40_SEQ_MODE_0000      0             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/lcout                          LogicCell40_SEQ_MODE_0000    589             37930  -15761  RISE       1
I__1446/I                                                    LocalMux                       0             37930  -15761  RISE       1
I__1446/O                                                    LocalMux                     486             38415  -15761  RISE       1
I__1447/I                                                    InMux                          0             38415  -15761  RISE       1
I__1447/O                                                    InMux                        382             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/in3                            LogicCell40_SEQ_MODE_0000      0             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/ltout                          LogicCell40_SEQ_MODE_0000    403             39201  -15761  FALL       1
I__1436/I                                                    CascadeMux                     0             39201  -15761  FALL       1
I__1436/O                                                    CascadeMux                     0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/in2                               LogicCell40_SEQ_MODE_0000      0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/lcout                             LogicCell40_SEQ_MODE_0000    558             39759  -15761  RISE      16
I__2123/I                                                    Odrv4                          0             39759  -15761  RISE       1
I__2123/O                                                    Odrv4                        517             40276  -15761  RISE       1
I__2129/I                                                    Span4Mux_h                     0             40276  -15761  RISE       1
I__2129/O                                                    Span4Mux_h                   444             40721  -15761  RISE       1
I__2142/I                                                    LocalMux                       0             40721  -15761  RISE       1
I__2142/O                                                    LocalMux                     486             41206  -15761  RISE       1
I__2149/I                                                    InMux                          0             41206  -15761  RISE       1
I__2149/O                                                    InMux                        382             41589  -15761  RISE       1
I__2152/I                                                    CascadeMux                     0             41589  -15761  RISE       1
I__2152/O                                                    CascadeMux                     0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/in2                  LogicCell40_SEQ_MODE_0000      0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/lcout                LogicCell40_SEQ_MODE_0000    558             42147  -15761  RISE       2
I__1034/I                                                    LocalMux                       0             42147  -15761  RISE       1
I__1034/O                                                    LocalMux                     486             42633  -15761  RISE       1
I__1036/I                                                    InMux                          0             42633  -15761  RISE       1
I__1036/O                                                    InMux                        382             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/in1                               LogicCell40_SEQ_MODE_0000      0             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/lcout                             LogicCell40_SEQ_MODE_0000    589             43605  -15761  RISE       1
I__1400/I                                                    Odrv4                          0             43605  -15761  RISE       1
I__1400/O                                                    Odrv4                        517             44121  -15761  RISE       1
I__1401/I                                                    Span4Mux_h                     0             44121  -15761  RISE       1
I__1401/O                                                    Span4Mux_h                   444             44566  -15761  RISE       1
I__1402/I                                                    LocalMux                       0             44566  -15761  RISE       1
I__1402/O                                                    LocalMux                     486             45052  -15761  RISE       1
I__1403/I                                                    InMux                          0             45052  -15761  RISE       1
I__1403/O                                                    InMux                        382             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/in3                        LogicCell40_SEQ_MODE_0000      0             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/lcout                      LogicCell40_SEQ_MODE_0000    465             45899  -15761  RISE      17
I__2235/I                                                    Odrv4                          0             45899  -15761  RISE       1
I__2235/O                                                    Odrv4                        517             46416  -15761  RISE       1
I__2243/I                                                    Span4Mux_v                     0             46416  -15761  RISE       1
I__2243/O                                                    Span4Mux_v                   517             46933  -15761  RISE       1
I__2260/I                                                    LocalMux                       0             46933  -15761  RISE       1
I__2260/O                                                    LocalMux                     486             47419  -15761  RISE       1
I__2268/I                                                    InMux                          0             47419  -15761  RISE       1
I__2268/O                                                    InMux                        382             47801  -15761  RISE       1
I__2269/I                                                    CascadeMux                     0             47801  -15761  RISE       1
I__2269/O                                                    CascadeMux                     0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/in2                  LogicCell40_SEQ_MODE_0000      0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/lcout                LogicCell40_SEQ_MODE_0000    558             48360  -15761  RISE       2
I__2221/I                                                    Odrv4                          0             48360  -15761  RISE       1
I__2221/O                                                    Odrv4                        517             48876  -15761  RISE       1
I__2222/I                                                    Span4Mux_h                     0             48876  -15761  RISE       1
I__2222/O                                                    Span4Mux_h                   444             49321  -15761  RISE       1
I__2223/I                                                    LocalMux                       0             49321  -15761  RISE       1
I__2223/O                                                    LocalMux                     486             49807  -15761  RISE       1
I__2225/I                                                    InMux                          0             49807  -15761  RISE       1
I__2225/O                                                    InMux                        382             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/in3                               LogicCell40_SEQ_MODE_0000      0             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/lcout                             LogicCell40_SEQ_MODE_0000    465             50654  -15761  RISE       1
I__2218/I                                                    Odrv4                          0             50654  -15761  RISE       1
I__2218/O                                                    Odrv4                        517             51171  -15761  RISE       1
I__2219/I                                                    LocalMux                       0             51171  -15761  RISE       1
I__2219/O                                                    LocalMux                     486             51657  -15761  RISE       1
I__2220/I                                                    InMux                          0             51657  -15761  RISE       1
I__2220/O                                                    InMux                        382             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/in3                               LogicCell40_SEQ_MODE_0000      0             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/ltout                             LogicCell40_SEQ_MODE_0000    403             52443  -15761  FALL       1
I__1293/I                                                    CascadeMux                     0             52443  -15761  FALL       1
I__1293/O                                                    CascadeMux                     0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/in2               LogicCell40_SEQ_MODE_0000      0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/lcout             LogicCell40_SEQ_MODE_0000    558             53001  -15761  RISE       3
I__1879/I                                                    Odrv4                          0             53001  -15761  RISE       1
I__1879/O                                                    Odrv4                        517             53518  -15761  RISE       1
I__1880/I                                                    Span4Mux_v                     0             53518  -15761  RISE       1
I__1880/O                                                    Span4Mux_v                   517             54035  -15761  RISE       1
I__1881/I                                                    LocalMux                       0             54035  -15761  RISE       1
I__1881/O                                                    LocalMux                     486             54520  -15761  RISE       1
I__1884/I                                                    InMux                          0             54520  -15761  RISE       1
I__1884/O                                                    InMux                        382             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/in0                        LogicCell40_SEQ_MODE_0000      0             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/lcout                      LogicCell40_SEQ_MODE_0000    662             55564  -15761  RISE       1
I__1256/I                                                    LocalMux                       0             55564  -15761  RISE       1
I__1256/O                                                    LocalMux                     486             56050  -15761  RISE       1
I__1257/I                                                    InMux                          0             56050  -15761  RISE       1
I__1257/O                                                    InMux                        382             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/in3                            LogicCell40_SEQ_MODE_0000      0             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/lcout                          LogicCell40_SEQ_MODE_0000    465             56898  -15761  RISE       1
I__2093/I                                                    LocalMux                       0             56898  -15761  RISE       1
I__2093/O                                                    LocalMux                     486             57384  -15761  RISE       1
I__2094/I                                                    InMux                          0             57384  -15761  RISE       1
I__2094/O                                                    InMux                        382             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/in3                        LogicCell40_SEQ_MODE_0000      0             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403             58169  -15761  FALL       1
I__2081/I                                                    CascadeMux                     0             58169  -15761  FALL       1
I__2081/O                                                    CascadeMux                     0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/in2                        LogicCell40_SEQ_MODE_0000      0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/lcout                      LogicCell40_SEQ_MODE_0000    558             58728  -15761  RISE       1
I__2079/I                                                    LocalMux                       0             58728  -15761  RISE       1
I__2079/O                                                    LocalMux                     486             59213  -15761  RISE       1
I__2080/I                                                    InMux                          0             59213  -15761  RISE       1
I__2080/O                                                    InMux                        382             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/in3                               LogicCell40_SEQ_MODE_0000      0             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/lcout                             LogicCell40_SEQ_MODE_0000    465             60061  -15761  RISE      19
I__1897/I                                                    LocalMux                       0             60061  -15761  RISE       1
I__1897/O                                                    LocalMux                     486             60547  -15761  RISE       1
I__1903/I                                                    InMux                          0             60547  -15761  RISE       1
I__1903/O                                                    InMux                        382             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/in3                            LogicCell40_SEQ_MODE_0000      0             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/lcout                          LogicCell40_SEQ_MODE_0000    465             61394  -15761  RISE       3
I__1781/I                                                    Odrv4                          0             61394  -15761  RISE       1
I__1781/O                                                    Odrv4                        517             61911  -15761  RISE       1
I__1784/I                                                    LocalMux                       0             61911  -15761  RISE       1
I__1784/O                                                    LocalMux                     486             62397  -15761  RISE       1
I__1787/I                                                    InMux                          0             62397  -15761  RISE       1
I__1787/O                                                    InMux                        382             62780  -15761  RISE       1
I__1788/I                                                    CascadeMux                     0             62780  -15761  RISE       1
I__1788/O                                                    CascadeMux                     0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/in2                   LogicCell40_SEQ_MODE_0000      0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/carryout              LogicCell40_SEQ_MODE_0000    341             63121  -15761  RISE       2
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             63121  -15761  RISE       1
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryout              LogicCell40_SEQ_MODE_0000    186             63307  -15761  RISE       2
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             63307  -15761  RISE       1
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryout              LogicCell40_SEQ_MODE_0000    186             63493  -15761  RISE       2
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             63493  -15761  RISE       1
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryout              LogicCell40_SEQ_MODE_0000    186             63679  -15761  RISE       2
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             63679  -15761  RISE       1
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryout              LogicCell40_SEQ_MODE_0000    186             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitin                              ICE_CARRY_IN_MUX               0             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitout                             ICE_CARRY_IN_MUX             289             64154  -15761  RISE       2
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryin              LogicCell40_SEQ_MODE_0000      0             64154  -15761  RISE       1
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryout             LogicCell40_SEQ_MODE_0000    186             64340  -15761  RISE       2
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryin              LogicCell40_SEQ_MODE_0000      0             64340  -15761  RISE       1
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryout             LogicCell40_SEQ_MODE_0000    186             64527  -15761  RISE       2
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             64527  -15761  RISE       1
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryout             LogicCell40_SEQ_MODE_0000    186             64713  -15761  RISE       2
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             64713  -15761  RISE       1
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryout             LogicCell40_SEQ_MODE_0000    186             64899  -15761  RISE       2
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             64899  -15761  RISE       1
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryout             LogicCell40_SEQ_MODE_0000    186             65085  -15761  RISE       2
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             65085  -15761  RISE       1
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryout             LogicCell40_SEQ_MODE_0000    186             65271  -15761  RISE       2
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             65271  -15761  RISE       1
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryout             LogicCell40_SEQ_MODE_0000    186             65457  -15761  RISE       2
I__811/I                                                     InMux                          0             65457  -15761  RISE       1
I__811/O                                                     InMux                        382             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/in3                  LogicCell40_SEQ_MODE_0000      0             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/lcout                LogicCell40_SEQ_MODE_0000    465             66305  -15761  RISE       1
I__809/I                                                     LocalMux                       0             66305  -15761  RISE       1
I__809/O                                                     LocalMux                     486             66790  -15761  RISE       1
I__810/I                                                     InMux                          0             66790  -15761  RISE       1
I__810/O                                                     InMux                        382             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/in0                  LogicCell40_SEQ_MODE_0000      0             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/lcout                LogicCell40_SEQ_MODE_0000    662             67834  -15761  RISE       1
I__806/I                                                     LocalMux                       0             67834  -15761  RISE       1
I__806/O                                                     LocalMux                     486             68320  -15761  RISE       1
I__807/I                                                     InMux                          0             68320  -15761  RISE       1
I__807/O                                                     InMux                        382             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             69364  -15761  RISE       1
I__829/I                                                     LocalMux                       0             69364  -15761  RISE       1
I__829/O                                                     LocalMux                     486             69850  -15761  RISE       1
I__830/I                                                     InMux                          0             69850  -15761  RISE       1
I__830/O                                                     InMux                        382             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/in0                  LogicCell40_SEQ_MODE_0000      0             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/lcout                LogicCell40_SEQ_MODE_0000    662             70894  -15761  RISE       1
I__943/I                                                     LocalMux                       0             70894  -15761  RISE       1
I__943/O                                                     LocalMux                     486             71380  -15761  RISE       1
I__944/I                                                     InMux                          0             71380  -15761  RISE       1
I__944/O                                                     InMux                        382             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/in3                            LogicCell40_SEQ_MODE_0000      0             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/lcout                          LogicCell40_SEQ_MODE_0000    465             72228  -15761  RISE       1
I__2602/I                                                    Odrv4                          0             72228  -15761  RISE       1
I__2602/O                                                    Odrv4                        517             72744  -15761  RISE       1
I__2603/I                                                    Span4Mux_h                     0             72744  -15761  RISE       1
I__2603/O                                                    Span4Mux_h                   444             73189  -15761  RISE       1
I__2604/I                                                    LocalMux                       0             73189  -15761  RISE       1
I__2604/O                                                    LocalMux                     486             73675  -15761  RISE       1
I__2605/I                                                    InMux                          0             73675  -15761  RISE       1
I__2605/O                                                    InMux                        382             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/in3                             LogicCell40_SEQ_MODE_0000      0             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/ltout                           LogicCell40_SEQ_MODE_0000    403             74460  -15761  FALL       1
I__2601/I                                                    CascadeMux                     0             74460  -15761  FALL       1
I__2601/O                                                    CascadeMux                     0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/in2                            LogicCell40_SEQ_MODE_0000      0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/lcout                          LogicCell40_SEQ_MODE_0000    558             75019  -15761  RISE      16
I__3173/I                                                    Odrv4                          0             75019  -15761  RISE       1
I__3173/O                                                    Odrv4                        517             75535  -15761  RISE       1
I__3179/I                                                    LocalMux                       0             75535  -15761  RISE       1
I__3179/O                                                    LocalMux                     486             76021  -15761  RISE       1
I__3193/I                                                    InMux                          0             76021  -15761  RISE       1
I__3193/O                                                    InMux                        382             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/in3                      LogicCell40_SEQ_MODE_0000      0             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/lcout                    LogicCell40_SEQ_MODE_0000    465             76869  -15761  RISE       2
I__3020/I                                                    Odrv4                          0             76869  -15761  RISE       1
I__3020/O                                                    Odrv4                        517             77386  -15761  RISE       1
I__3021/I                                                    Span4Mux_v                     0             77386  -15761  RISE       1
I__3021/O                                                    Span4Mux_v                   517             77903  -15761  RISE       1
I__3023/I                                                    Span4Mux_h                     0             77903  -15761  RISE       1
I__3023/O                                                    Span4Mux_h                   444             78347  -15761  RISE       1
I__3025/I                                                    LocalMux                       0             78347  -15761  RISE       1
I__3025/O                                                    LocalMux                     486             78833  -15761  RISE       1
I__3026/I                                                    InMux                          0             78833  -15761  RISE       1
I__3026/O                                                    InMux                        382             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/in1                  LogicCell40_SEQ_MODE_0000      0             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/carryout             LogicCell40_SEQ_MODE_0000    382             79598  -15761  RISE       2
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             79598  -15761  RISE       1
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryout             LogicCell40_SEQ_MODE_0000    186             79784  -15761  RISE       2
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             79784  -15761  RISE       1
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryout             LogicCell40_SEQ_MODE_0000    186             79970  -15761  RISE       2
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryin              LogicCell40_SEQ_MODE_0000      0             79970  -15761  RISE       1
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryout             LogicCell40_SEQ_MODE_0000    186             80156  -15761  RISE       2
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryin              LogicCell40_SEQ_MODE_0000      0             80156  -15761  RISE       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryout             LogicCell40_SEQ_MODE_0000    186             80342  -15761  RISE       2
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryin              LogicCell40_SEQ_MODE_0000      0             80342  -15761  RISE       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryout             LogicCell40_SEQ_MODE_0000    186             80528  -15761  RISE       2
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/carryin              LogicCell40_SEQ_MODE_0000      0             80528  -15761  RISE       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/carryout             LogicCell40_SEQ_MODE_0000    186             80714  -15761  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                              ICE_CARRY_IN_MUX               0             80714  -15761  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                             ICE_CARRY_IN_MUX             289             81004  -15761  RISE       1
I__3067/I                                                    InMux                          0             81004  -15761  RISE       1
I__3067/O                                                    InMux                        382             81386  -15761  RISE       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/in3                  LogicCell40_SEQ_MODE_0000      0             81386  -15761  RISE       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/lcout                LogicCell40_SEQ_MODE_0000    465             81851  -15761  RISE       1
I__3241/I                                                    Odrv4                          0             81851  -15761  RISE       1
I__3241/O                                                    Odrv4                        517             82368  -15761  RISE       1
I__3242/I                                                    LocalMux                       0             82368  -15761  RISE       1
I__3242/O                                                    LocalMux                     486             82854  -15761  RISE       1
I__3243/I                                                    InMux                          0             82854  -15761  RISE       1
I__3243/O                                                    InMux                        382             83236  -15761  RISE       1
eeprom.enable_13_LC_23_20_6/in0                              LogicCell40_SEQ_MODE_1000      0             83236  -15761  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1


===================================================================== 
4.2::Critical Path Report for TinyFPGA_B|\eeprom/i2c/i2c_clk
************************************************************
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk
Frequency: 60.54 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/ce
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Setup Constraint : 31250p
Path slack       : 22991p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2357
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33607

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5913
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10616
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4428/I                                    LocalMux                       0              4703  22991  RISE       1
I__4428/O                                    LocalMux                     486              5189  22991  RISE       1
I__4437/I                                    InMux                          0              5189  22991  RISE       1
I__4437/O                                    InMux                        382              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/in0    LogicCell40_SEQ_MODE_0000      0              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/lcout  LogicCell40_SEQ_MODE_0000    662              6233  22991  RISE       2
I__4564/I                                    Odrv4                          0              6233  22991  RISE       1
I__4564/O                                    Odrv4                        517              6750  22991  RISE       1
I__4566/I                                    LocalMux                       0              6750  22991  RISE       1
I__4566/O                                    LocalMux                     486              7236  22991  RISE       1
I__4567/I                                    InMux                          0              7236  22991  RISE       1
I__4567/O                                    InMux                        382              7618  22991  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/in0        LogicCell40_SEQ_MODE_0000      0              7618  22991  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/lcout      LogicCell40_SEQ_MODE_0000    662              8280  22991  RISE       1
I__4512/I                                    Odrv4                          0              8280  22991  RISE       1
I__4512/O                                    Odrv4                        517              8797  22991  RISE       1
I__4513/I                                    Span4Mux_h                     0              8797  22991  RISE       1
I__4513/O                                    Span4Mux_h                   444              9241  22991  RISE       1
I__4514/I                                    LocalMux                       0              9241  22991  RISE       1
I__4514/O                                    LocalMux                     486              9727  22991  RISE       1
I__4515/I                                    CEMux                          0              9727  22991  RISE       1
I__4515/O                                    CEMux                        889             10616  22991  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/ce         LogicCell40_SEQ_MODE_1000      0             10616  22991  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK:R vs. CLK:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in0
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Setup Constraint : 62500p
Path slack       : -15760p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         67476

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     76772
-----------------------------------   ----- 
End-of-path arrival time (ps)         83236
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout               LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3532/I                                                    Odrv4                          0              6464  -15761  RISE       1
I__3532/O                                                    Odrv4                        517              6981  -15761  RISE       1
I__3535/I                                                    LocalMux                       0              6981  -15761  RISE       1
I__3535/O                                                    LocalMux                     486              7467  -15761  RISE       1
I__3539/I                                                    InMux                          0              7467  -15761  RISE       1
I__3539/O                                                    InMux                        382              7849  -15761  RISE       1
I__3542/I                                                    CascadeMux                     0              7849  -15761  RISE       1
I__3542/O                                                    CascadeMux                     0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/in2     LogicCell40_SEQ_MODE_0000      0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/lcout   LogicCell40_SEQ_MODE_0000    558              8407  -15761  RISE       1
I__3302/I                                                    LocalMux                       0              8407  -15761  RISE       1
I__3302/O                                                    LocalMux                     486              8893  -15761  RISE       1
I__3303/I                                                    InMux                          0              8893  -15761  RISE       1
I__3303/O                                                    InMux                        382              9276  -15761  RISE       1
I__3304/I                                                    CascadeMux                     0              9276  -15761  RISE       1
I__3304/O                                                    CascadeMux                     0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/in2        LogicCell40_SEQ_MODE_0000      0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/carryout   LogicCell40_SEQ_MODE_0000    341              9617  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryin    LogicCell40_SEQ_MODE_0000      0              9617  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryout   LogicCell40_SEQ_MODE_0000    186              9803  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryin    LogicCell40_SEQ_MODE_0000      0              9803  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryout   LogicCell40_SEQ_MODE_0000    186              9989  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryin    LogicCell40_SEQ_MODE_0000      0              9989  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryout   LogicCell40_SEQ_MODE_0000    186             10175  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryin    LogicCell40_SEQ_MODE_0000      0             10175  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryout   LogicCell40_SEQ_MODE_0000    186             10361  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryin    LogicCell40_SEQ_MODE_0000      0             10361  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryout   LogicCell40_SEQ_MODE_0000    186             10547  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryin    LogicCell40_SEQ_MODE_0000      0             10547  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryout   LogicCell40_SEQ_MODE_0000    186             10733  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryin    LogicCell40_SEQ_MODE_0000      0             10733  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryout   LogicCell40_SEQ_MODE_0000    186             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitout                             ICE_CARRY_IN_MUX             289             11209  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryin   LogicCell40_SEQ_MODE_0000      0             11209  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryout  LogicCell40_SEQ_MODE_0000    186             11395  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryin   LogicCell40_SEQ_MODE_0000      0             11395  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryout  LogicCell40_SEQ_MODE_0000    186             11581  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryin   LogicCell40_SEQ_MODE_0000      0             11581  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryout  LogicCell40_SEQ_MODE_0000    186             11767  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryin   LogicCell40_SEQ_MODE_0000      0             11767  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryout  LogicCell40_SEQ_MODE_0000    186             11953  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryin   LogicCell40_SEQ_MODE_0000      0             11953  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryout  LogicCell40_SEQ_MODE_0000    186             12139  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryin   LogicCell40_SEQ_MODE_0000      0             12139  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryout  LogicCell40_SEQ_MODE_0000    186             12325  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryin   LogicCell40_SEQ_MODE_0000      0             12325  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryout  LogicCell40_SEQ_MODE_0000    186             12511  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryin   LogicCell40_SEQ_MODE_0000      0             12511  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryout  LogicCell40_SEQ_MODE_0000    186             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitin                              ICE_CARRY_IN_MUX               0             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitout                             ICE_CARRY_IN_MUX             289             12987  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryin   LogicCell40_SEQ_MODE_0000      0             12987  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryout  LogicCell40_SEQ_MODE_0000    186             13173  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryin   LogicCell40_SEQ_MODE_0000      0             13173  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryout  LogicCell40_SEQ_MODE_0000    186             13359  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryin   LogicCell40_SEQ_MODE_0000      0             13359  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryout  LogicCell40_SEQ_MODE_0000    186             13545  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryin   LogicCell40_SEQ_MODE_0000      0             13545  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryout  LogicCell40_SEQ_MODE_0000    186             13731  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryin   LogicCell40_SEQ_MODE_0000      0             13731  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryout  LogicCell40_SEQ_MODE_0000    186             13917  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryin   LogicCell40_SEQ_MODE_0000      0             13917  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryout  LogicCell40_SEQ_MODE_0000    186             14103  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryin   LogicCell40_SEQ_MODE_0000      0             14103  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryout  LogicCell40_SEQ_MODE_0000    186             14289  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryin   LogicCell40_SEQ_MODE_0000      0             14289  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryout  LogicCell40_SEQ_MODE_0000    186             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             14765  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             14765  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryout  LogicCell40_SEQ_MODE_0000    186             14951  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             14951  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryout  LogicCell40_SEQ_MODE_0000    186             15137  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             15137  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryout  LogicCell40_SEQ_MODE_0000    186             15323  -15761  RISE       2
I__3131/I                                                    InMux                          0             15323  -15761  RISE       1
I__3131/O                                                    InMux                        382             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/in3       LogicCell40_SEQ_MODE_0000      0             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/lcout     LogicCell40_SEQ_MODE_0000    465             16170  -15761  RISE       1
I__3132/I                                                    LocalMux                       0             16170  -15761  RISE       1
I__3132/O                                                    LocalMux                     486             16656  -15761  RISE       1
I__3133/I                                                    InMux                          0             16656  -15761  RISE       1
I__3133/O                                                    InMux                        382             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/in3                  LogicCell40_SEQ_MODE_0000      0             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/lcout                LogicCell40_SEQ_MODE_0000    465             17504  -15761  RISE       3
I__2803/I                                                    LocalMux                       0             17504  -15761  RISE       1
I__2803/O                                                    LocalMux                     486             17990  -15761  RISE       1
I__2806/I                                                    InMux                          0             17990  -15761  RISE       1
I__2806/O                                                    InMux                        382             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/in1                        LogicCell40_SEQ_MODE_0000      0             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/ltout                      LogicCell40_SEQ_MODE_0000    558             18930  -15761  FALL       1
I__2846/I                                                    CascadeMux                     0             18930  -15761  FALL       1
I__2846/O                                                    CascadeMux                     0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/in2                               LogicCell40_SEQ_MODE_0000      0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/ltout                             LogicCell40_SEQ_MODE_0000    507             19437  -15761  FALL       1
I__2845/I                                                    CascadeMux                     0             19437  -15761  FALL       1
I__2845/O                                                    CascadeMux                     0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/in2                               LogicCell40_SEQ_MODE_0000      0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/ltout                             LogicCell40_SEQ_MODE_0000    507             19943  -15761  FALL       1
I__2827/I                                                    CascadeMux                     0             19943  -15761  FALL       1
I__2827/O                                                    CascadeMux                     0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/in2                            LogicCell40_SEQ_MODE_0000      0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/lcout                          LogicCell40_SEQ_MODE_0000    558             20502  -15761  RISE       7
I__2809/I                                                    LocalMux                       0             20502  -15761  RISE       1
I__2809/O                                                    LocalMux                     486             20987  -15761  RISE       1
I__2813/I                                                    InMux                          0             20987  -15761  RISE       1
I__2813/O                                                    InMux                        382             21370  -15761  RISE       1
I__2820/I                                                    CascadeMux                     0             21370  -15761  RISE       1
I__2820/O                                                    CascadeMux                     0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/in2                          LogicCell40_SEQ_MODE_0000      0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/carryout                     LogicCell40_SEQ_MODE_0000    341             21711  -15761  RISE       2
eeprom.add_668_3_lut_LC_20_25_1/carryin                      LogicCell40_SEQ_MODE_0000      0             21711  -15761  RISE       1
eeprom.add_668_3_lut_LC_20_25_1/carryout                     LogicCell40_SEQ_MODE_0000    186             21897  -15761  RISE       2
eeprom.add_668_4_lut_LC_20_25_2/carryin                      LogicCell40_SEQ_MODE_0000      0             21897  -15761  RISE       1
eeprom.add_668_4_lut_LC_20_25_2/carryout                     LogicCell40_SEQ_MODE_0000    186             22083  -15761  RISE       2
eeprom.add_668_5_lut_LC_20_25_3/carryin                      LogicCell40_SEQ_MODE_0000      0             22083  -15761  RISE       1
eeprom.add_668_5_lut_LC_20_25_3/carryout                     LogicCell40_SEQ_MODE_0000    186             22269  -15761  RISE       2
eeprom.add_668_6_lut_LC_20_25_4/carryin                      LogicCell40_SEQ_MODE_0000      0             22269  -15761  RISE       1
eeprom.add_668_6_lut_LC_20_25_4/carryout                     LogicCell40_SEQ_MODE_0000    186             22455  -15761  RISE       2
eeprom.add_668_7_lut_LC_20_25_5/carryin                      LogicCell40_SEQ_MODE_0000      0             22455  -15761  RISE       1
eeprom.add_668_7_lut_LC_20_25_5/carryout                     LogicCell40_SEQ_MODE_0000    186             22641  -15761  RISE       2
eeprom.add_668_8_lut_LC_20_25_6/carryin                      LogicCell40_SEQ_MODE_0000      0             22641  -15761  RISE       1
eeprom.add_668_8_lut_LC_20_25_6/carryout                     LogicCell40_SEQ_MODE_0000    186             22827  -15761  RISE       2
eeprom.add_668_9_lut_LC_20_25_7/carryin                      LogicCell40_SEQ_MODE_0000      0             22827  -15761  RISE       1
eeprom.add_668_9_lut_LC_20_25_7/carryout                     LogicCell40_SEQ_MODE_0000    186             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             23303  -15761  RISE       2
eeprom.add_668_10_lut_LC_20_26_0/carryin                     LogicCell40_SEQ_MODE_0000      0             23303  -15761  RISE       1
eeprom.add_668_10_lut_LC_20_26_0/carryout                    LogicCell40_SEQ_MODE_0000    186             23489  -15761  RISE       2
eeprom.add_668_11_lut_LC_20_26_1/carryin                     LogicCell40_SEQ_MODE_0000      0             23489  -15761  RISE       1
eeprom.add_668_11_lut_LC_20_26_1/carryout                    LogicCell40_SEQ_MODE_0000    186             23675  -15761  RISE       2
eeprom.add_668_12_lut_LC_20_26_2/carryin                     LogicCell40_SEQ_MODE_0000      0             23675  -15761  RISE       1
eeprom.add_668_12_lut_LC_20_26_2/carryout                    LogicCell40_SEQ_MODE_0000    186             23861  -15761  RISE       2
eeprom.add_668_13_lut_LC_20_26_3/carryin                     LogicCell40_SEQ_MODE_0000      0             23861  -15761  RISE       1
eeprom.add_668_13_lut_LC_20_26_3/carryout                    LogicCell40_SEQ_MODE_0000    186             24047  -15761  RISE       2
I__2450/I                                                    InMux                          0             24047  -15761  RISE       1
I__2450/O                                                    InMux                        382             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/in3                         LogicCell40_SEQ_MODE_0000      0             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/lcout                       LogicCell40_SEQ_MODE_0000    465             24895  -15761  RISE       3
I__2420/I                                                    LocalMux                       0             24895  -15761  RISE       1
I__2420/O                                                    LocalMux                     486             25381  -15761  RISE       1
I__2423/I                                                    InMux                          0             25381  -15761  RISE       1
I__2423/O                                                    InMux                        382             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/in3                        LogicCell40_SEQ_MODE_0000      0             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/lcout                      LogicCell40_SEQ_MODE_0000    465             26228  -15761  RISE       1
I__2418/I                                                    LocalMux                       0             26228  -15761  RISE       1
I__2418/O                                                    LocalMux                     486             26714  -15761  RISE       1
I__2419/I                                                    InMux                          0             26714  -15761  RISE       1
I__2419/O                                                    InMux                        382             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/in3                            LogicCell40_SEQ_MODE_0000      0             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/lcout                          LogicCell40_SEQ_MODE_0000    465             27562  -15761  RISE      14
I__2488/I                                                    Odrv4                          0             27562  -15761  RISE       1
I__2488/O                                                    Odrv4                        517             28079  -15761  RISE       1
I__2492/I                                                    LocalMux                       0             28079  -15761  RISE       1
I__2492/O                                                    LocalMux                     486             28564  -15761  RISE       1
I__2497/I                                                    InMux                          0             28564  -15761  RISE       1
I__2497/O                                                    InMux                        382             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/in3                            LogicCell40_SEQ_MODE_0000      0             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/lcout                          LogicCell40_SEQ_MODE_0000    465             29412  -15761  RISE       3
I__1532/I                                                    LocalMux                       0             29412  -15761  RISE       1
I__1532/O                                                    LocalMux                     486             29898  -15761  RISE       1
I__1535/I                                                    InMux                          0             29898  -15761  RISE       1
I__1535/O                                                    InMux                        382             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/in0                        LogicCell40_SEQ_MODE_0000      0             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/lcout                      LogicCell40_SEQ_MODE_0000    662             30942  -15761  RISE       1
I__1609/I                                                    LocalMux                       0             30942  -15761  RISE       1
I__1609/O                                                    LocalMux                     486             31428  -15761  RISE       1
I__1610/I                                                    InMux                          0             31428  -15761  RISE       1
I__1610/O                                                    InMux                        382             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/in3                            LogicCell40_SEQ_MODE_0000      0             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/ltout                          LogicCell40_SEQ_MODE_0000    403             32213  -15761  FALL       1
I__1608/I                                                    CascadeMux                     0             32213  -15761  FALL       1
I__1608/O                                                    CascadeMux                     0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/in2                        LogicCell40_SEQ_MODE_0000      0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/lcout                      LogicCell40_SEQ_MODE_0000    558             32772  -15761  RISE       1
I__1696/I                                                    LocalMux                       0             32772  -15761  RISE       1
I__1696/O                                                    LocalMux                     486             33257  -15761  RISE       1
I__1697/I                                                    InMux                          0             33257  -15761  RISE       1
I__1697/O                                                    InMux                        382             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/in3                        LogicCell40_SEQ_MODE_0000      0             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/lcout                      LogicCell40_SEQ_MODE_0000    465             34105  -15761  RISE      15
I__1664/I                                                    LocalMux                       0             34105  -15761  RISE       1
I__1664/O                                                    LocalMux                     486             34591  -15761  RISE       1
I__1670/I                                                    InMux                          0             34591  -15761  RISE       1
I__1670/O                                                    InMux                        382             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/in3                      LogicCell40_SEQ_MODE_0000      0             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/lcout                    LogicCell40_SEQ_MODE_0000    465             35438  -15761  RISE       3
I__1131/I                                                    Odrv4                          0             35438  -15761  RISE       1
I__1131/O                                                    Odrv4                        517             35955  -15761  RISE       1
I__1133/I                                                    Span4Mux_v                     0             35955  -15761  RISE       1
I__1133/O                                                    Span4Mux_v                   517             36472  -15761  RISE       1
I__1135/I                                                    LocalMux                       0             36472  -15761  RISE       1
I__1135/O                                                    LocalMux                     486             36958  -15761  RISE       1
I__1137/I                                                    InMux                          0             36958  -15761  RISE       1
I__1137/O                                                    InMux                        382             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/in1                            LogicCell40_SEQ_MODE_0000      0             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/lcout                          LogicCell40_SEQ_MODE_0000    589             37930  -15761  RISE       1
I__1446/I                                                    LocalMux                       0             37930  -15761  RISE       1
I__1446/O                                                    LocalMux                     486             38415  -15761  RISE       1
I__1447/I                                                    InMux                          0             38415  -15761  RISE       1
I__1447/O                                                    InMux                        382             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/in3                            LogicCell40_SEQ_MODE_0000      0             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/ltout                          LogicCell40_SEQ_MODE_0000    403             39201  -15761  FALL       1
I__1436/I                                                    CascadeMux                     0             39201  -15761  FALL       1
I__1436/O                                                    CascadeMux                     0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/in2                               LogicCell40_SEQ_MODE_0000      0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/lcout                             LogicCell40_SEQ_MODE_0000    558             39759  -15761  RISE      16
I__2123/I                                                    Odrv4                          0             39759  -15761  RISE       1
I__2123/O                                                    Odrv4                        517             40276  -15761  RISE       1
I__2129/I                                                    Span4Mux_h                     0             40276  -15761  RISE       1
I__2129/O                                                    Span4Mux_h                   444             40721  -15761  RISE       1
I__2142/I                                                    LocalMux                       0             40721  -15761  RISE       1
I__2142/O                                                    LocalMux                     486             41206  -15761  RISE       1
I__2149/I                                                    InMux                          0             41206  -15761  RISE       1
I__2149/O                                                    InMux                        382             41589  -15761  RISE       1
I__2152/I                                                    CascadeMux                     0             41589  -15761  RISE       1
I__2152/O                                                    CascadeMux                     0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/in2                  LogicCell40_SEQ_MODE_0000      0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/lcout                LogicCell40_SEQ_MODE_0000    558             42147  -15761  RISE       2
I__1034/I                                                    LocalMux                       0             42147  -15761  RISE       1
I__1034/O                                                    LocalMux                     486             42633  -15761  RISE       1
I__1036/I                                                    InMux                          0             42633  -15761  RISE       1
I__1036/O                                                    InMux                        382             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/in1                               LogicCell40_SEQ_MODE_0000      0             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/lcout                             LogicCell40_SEQ_MODE_0000    589             43605  -15761  RISE       1
I__1400/I                                                    Odrv4                          0             43605  -15761  RISE       1
I__1400/O                                                    Odrv4                        517             44121  -15761  RISE       1
I__1401/I                                                    Span4Mux_h                     0             44121  -15761  RISE       1
I__1401/O                                                    Span4Mux_h                   444             44566  -15761  RISE       1
I__1402/I                                                    LocalMux                       0             44566  -15761  RISE       1
I__1402/O                                                    LocalMux                     486             45052  -15761  RISE       1
I__1403/I                                                    InMux                          0             45052  -15761  RISE       1
I__1403/O                                                    InMux                        382             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/in3                        LogicCell40_SEQ_MODE_0000      0             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/lcout                      LogicCell40_SEQ_MODE_0000    465             45899  -15761  RISE      17
I__2235/I                                                    Odrv4                          0             45899  -15761  RISE       1
I__2235/O                                                    Odrv4                        517             46416  -15761  RISE       1
I__2243/I                                                    Span4Mux_v                     0             46416  -15761  RISE       1
I__2243/O                                                    Span4Mux_v                   517             46933  -15761  RISE       1
I__2260/I                                                    LocalMux                       0             46933  -15761  RISE       1
I__2260/O                                                    LocalMux                     486             47419  -15761  RISE       1
I__2268/I                                                    InMux                          0             47419  -15761  RISE       1
I__2268/O                                                    InMux                        382             47801  -15761  RISE       1
I__2269/I                                                    CascadeMux                     0             47801  -15761  RISE       1
I__2269/O                                                    CascadeMux                     0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/in2                  LogicCell40_SEQ_MODE_0000      0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/lcout                LogicCell40_SEQ_MODE_0000    558             48360  -15761  RISE       2
I__2221/I                                                    Odrv4                          0             48360  -15761  RISE       1
I__2221/O                                                    Odrv4                        517             48876  -15761  RISE       1
I__2222/I                                                    Span4Mux_h                     0             48876  -15761  RISE       1
I__2222/O                                                    Span4Mux_h                   444             49321  -15761  RISE       1
I__2223/I                                                    LocalMux                       0             49321  -15761  RISE       1
I__2223/O                                                    LocalMux                     486             49807  -15761  RISE       1
I__2225/I                                                    InMux                          0             49807  -15761  RISE       1
I__2225/O                                                    InMux                        382             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/in3                               LogicCell40_SEQ_MODE_0000      0             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/lcout                             LogicCell40_SEQ_MODE_0000    465             50654  -15761  RISE       1
I__2218/I                                                    Odrv4                          0             50654  -15761  RISE       1
I__2218/O                                                    Odrv4                        517             51171  -15761  RISE       1
I__2219/I                                                    LocalMux                       0             51171  -15761  RISE       1
I__2219/O                                                    LocalMux                     486             51657  -15761  RISE       1
I__2220/I                                                    InMux                          0             51657  -15761  RISE       1
I__2220/O                                                    InMux                        382             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/in3                               LogicCell40_SEQ_MODE_0000      0             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/ltout                             LogicCell40_SEQ_MODE_0000    403             52443  -15761  FALL       1
I__1293/I                                                    CascadeMux                     0             52443  -15761  FALL       1
I__1293/O                                                    CascadeMux                     0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/in2               LogicCell40_SEQ_MODE_0000      0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/lcout             LogicCell40_SEQ_MODE_0000    558             53001  -15761  RISE       3
I__1879/I                                                    Odrv4                          0             53001  -15761  RISE       1
I__1879/O                                                    Odrv4                        517             53518  -15761  RISE       1
I__1880/I                                                    Span4Mux_v                     0             53518  -15761  RISE       1
I__1880/O                                                    Span4Mux_v                   517             54035  -15761  RISE       1
I__1881/I                                                    LocalMux                       0             54035  -15761  RISE       1
I__1881/O                                                    LocalMux                     486             54520  -15761  RISE       1
I__1884/I                                                    InMux                          0             54520  -15761  RISE       1
I__1884/O                                                    InMux                        382             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/in0                        LogicCell40_SEQ_MODE_0000      0             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/lcout                      LogicCell40_SEQ_MODE_0000    662             55564  -15761  RISE       1
I__1256/I                                                    LocalMux                       0             55564  -15761  RISE       1
I__1256/O                                                    LocalMux                     486             56050  -15761  RISE       1
I__1257/I                                                    InMux                          0             56050  -15761  RISE       1
I__1257/O                                                    InMux                        382             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/in3                            LogicCell40_SEQ_MODE_0000      0             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/lcout                          LogicCell40_SEQ_MODE_0000    465             56898  -15761  RISE       1
I__2093/I                                                    LocalMux                       0             56898  -15761  RISE       1
I__2093/O                                                    LocalMux                     486             57384  -15761  RISE       1
I__2094/I                                                    InMux                          0             57384  -15761  RISE       1
I__2094/O                                                    InMux                        382             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/in3                        LogicCell40_SEQ_MODE_0000      0             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403             58169  -15761  FALL       1
I__2081/I                                                    CascadeMux                     0             58169  -15761  FALL       1
I__2081/O                                                    CascadeMux                     0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/in2                        LogicCell40_SEQ_MODE_0000      0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/lcout                      LogicCell40_SEQ_MODE_0000    558             58728  -15761  RISE       1
I__2079/I                                                    LocalMux                       0             58728  -15761  RISE       1
I__2079/O                                                    LocalMux                     486             59213  -15761  RISE       1
I__2080/I                                                    InMux                          0             59213  -15761  RISE       1
I__2080/O                                                    InMux                        382             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/in3                               LogicCell40_SEQ_MODE_0000      0             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/lcout                             LogicCell40_SEQ_MODE_0000    465             60061  -15761  RISE      19
I__1897/I                                                    LocalMux                       0             60061  -15761  RISE       1
I__1897/O                                                    LocalMux                     486             60547  -15761  RISE       1
I__1903/I                                                    InMux                          0             60547  -15761  RISE       1
I__1903/O                                                    InMux                        382             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/in3                            LogicCell40_SEQ_MODE_0000      0             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/lcout                          LogicCell40_SEQ_MODE_0000    465             61394  -15761  RISE       3
I__1781/I                                                    Odrv4                          0             61394  -15761  RISE       1
I__1781/O                                                    Odrv4                        517             61911  -15761  RISE       1
I__1784/I                                                    LocalMux                       0             61911  -15761  RISE       1
I__1784/O                                                    LocalMux                     486             62397  -15761  RISE       1
I__1787/I                                                    InMux                          0             62397  -15761  RISE       1
I__1787/O                                                    InMux                        382             62780  -15761  RISE       1
I__1788/I                                                    CascadeMux                     0             62780  -15761  RISE       1
I__1788/O                                                    CascadeMux                     0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/in2                   LogicCell40_SEQ_MODE_0000      0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/carryout              LogicCell40_SEQ_MODE_0000    341             63121  -15761  RISE       2
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             63121  -15761  RISE       1
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryout              LogicCell40_SEQ_MODE_0000    186             63307  -15761  RISE       2
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             63307  -15761  RISE       1
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryout              LogicCell40_SEQ_MODE_0000    186             63493  -15761  RISE       2
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             63493  -15761  RISE       1
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryout              LogicCell40_SEQ_MODE_0000    186             63679  -15761  RISE       2
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             63679  -15761  RISE       1
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryout              LogicCell40_SEQ_MODE_0000    186             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitin                              ICE_CARRY_IN_MUX               0             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitout                             ICE_CARRY_IN_MUX             289             64154  -15761  RISE       2
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryin              LogicCell40_SEQ_MODE_0000      0             64154  -15761  RISE       1
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryout             LogicCell40_SEQ_MODE_0000    186             64340  -15761  RISE       2
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryin              LogicCell40_SEQ_MODE_0000      0             64340  -15761  RISE       1
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryout             LogicCell40_SEQ_MODE_0000    186             64527  -15761  RISE       2
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             64527  -15761  RISE       1
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryout             LogicCell40_SEQ_MODE_0000    186             64713  -15761  RISE       2
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             64713  -15761  RISE       1
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryout             LogicCell40_SEQ_MODE_0000    186             64899  -15761  RISE       2
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             64899  -15761  RISE       1
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryout             LogicCell40_SEQ_MODE_0000    186             65085  -15761  RISE       2
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             65085  -15761  RISE       1
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryout             LogicCell40_SEQ_MODE_0000    186             65271  -15761  RISE       2
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             65271  -15761  RISE       1
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryout             LogicCell40_SEQ_MODE_0000    186             65457  -15761  RISE       2
I__811/I                                                     InMux                          0             65457  -15761  RISE       1
I__811/O                                                     InMux                        382             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/in3                  LogicCell40_SEQ_MODE_0000      0             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/lcout                LogicCell40_SEQ_MODE_0000    465             66305  -15761  RISE       1
I__809/I                                                     LocalMux                       0             66305  -15761  RISE       1
I__809/O                                                     LocalMux                     486             66790  -15761  RISE       1
I__810/I                                                     InMux                          0             66790  -15761  RISE       1
I__810/O                                                     InMux                        382             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/in0                  LogicCell40_SEQ_MODE_0000      0             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/lcout                LogicCell40_SEQ_MODE_0000    662             67834  -15761  RISE       1
I__806/I                                                     LocalMux                       0             67834  -15761  RISE       1
I__806/O                                                     LocalMux                     486             68320  -15761  RISE       1
I__807/I                                                     InMux                          0             68320  -15761  RISE       1
I__807/O                                                     InMux                        382             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             69364  -15761  RISE       1
I__829/I                                                     LocalMux                       0             69364  -15761  RISE       1
I__829/O                                                     LocalMux                     486             69850  -15761  RISE       1
I__830/I                                                     InMux                          0             69850  -15761  RISE       1
I__830/O                                                     InMux                        382             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/in0                  LogicCell40_SEQ_MODE_0000      0             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/lcout                LogicCell40_SEQ_MODE_0000    662             70894  -15761  RISE       1
I__943/I                                                     LocalMux                       0             70894  -15761  RISE       1
I__943/O                                                     LocalMux                     486             71380  -15761  RISE       1
I__944/I                                                     InMux                          0             71380  -15761  RISE       1
I__944/O                                                     InMux                        382             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/in3                            LogicCell40_SEQ_MODE_0000      0             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/lcout                          LogicCell40_SEQ_MODE_0000    465             72228  -15761  RISE       1
I__2602/I                                                    Odrv4                          0             72228  -15761  RISE       1
I__2602/O                                                    Odrv4                        517             72744  -15761  RISE       1
I__2603/I                                                    Span4Mux_h                     0             72744  -15761  RISE       1
I__2603/O                                                    Span4Mux_h                   444             73189  -15761  RISE       1
I__2604/I                                                    LocalMux                       0             73189  -15761  RISE       1
I__2604/O                                                    LocalMux                     486             73675  -15761  RISE       1
I__2605/I                                                    InMux                          0             73675  -15761  RISE       1
I__2605/O                                                    InMux                        382             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/in3                             LogicCell40_SEQ_MODE_0000      0             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/ltout                           LogicCell40_SEQ_MODE_0000    403             74460  -15761  FALL       1
I__2601/I                                                    CascadeMux                     0             74460  -15761  FALL       1
I__2601/O                                                    CascadeMux                     0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/in2                            LogicCell40_SEQ_MODE_0000      0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/lcout                          LogicCell40_SEQ_MODE_0000    558             75019  -15761  RISE      16
I__3173/I                                                    Odrv4                          0             75019  -15761  RISE       1
I__3173/O                                                    Odrv4                        517             75535  -15761  RISE       1
I__3179/I                                                    LocalMux                       0             75535  -15761  RISE       1
I__3179/O                                                    LocalMux                     486             76021  -15761  RISE       1
I__3193/I                                                    InMux                          0             76021  -15761  RISE       1
I__3193/O                                                    InMux                        382             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/in3                      LogicCell40_SEQ_MODE_0000      0             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/lcout                    LogicCell40_SEQ_MODE_0000    465             76869  -15761  RISE       2
I__3020/I                                                    Odrv4                          0             76869  -15761  RISE       1
I__3020/O                                                    Odrv4                        517             77386  -15761  RISE       1
I__3021/I                                                    Span4Mux_v                     0             77386  -15761  RISE       1
I__3021/O                                                    Span4Mux_v                   517             77903  -15761  RISE       1
I__3023/I                                                    Span4Mux_h                     0             77903  -15761  RISE       1
I__3023/O                                                    Span4Mux_h                   444             78347  -15761  RISE       1
I__3025/I                                                    LocalMux                       0             78347  -15761  RISE       1
I__3025/O                                                    LocalMux                     486             78833  -15761  RISE       1
I__3026/I                                                    InMux                          0             78833  -15761  RISE       1
I__3026/O                                                    InMux                        382             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/in1                  LogicCell40_SEQ_MODE_0000      0             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/carryout             LogicCell40_SEQ_MODE_0000    382             79598  -15761  RISE       2
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             79598  -15761  RISE       1
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryout             LogicCell40_SEQ_MODE_0000    186             79784  -15761  RISE       2
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             79784  -15761  RISE       1
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryout             LogicCell40_SEQ_MODE_0000    186             79970  -15761  RISE       2
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryin              LogicCell40_SEQ_MODE_0000      0             79970  -15761  RISE       1
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryout             LogicCell40_SEQ_MODE_0000    186             80156  -15761  RISE       2
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryin              LogicCell40_SEQ_MODE_0000      0             80156  -15761  RISE       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryout             LogicCell40_SEQ_MODE_0000    186             80342  -15761  RISE       2
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryin              LogicCell40_SEQ_MODE_0000      0             80342  -15761  RISE       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryout             LogicCell40_SEQ_MODE_0000    186             80528  -15761  RISE       2
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/carryin              LogicCell40_SEQ_MODE_0000      0             80528  -15761  RISE       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/carryout             LogicCell40_SEQ_MODE_0000    186             80714  -15761  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                              ICE_CARRY_IN_MUX               0             80714  -15761  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                             ICE_CARRY_IN_MUX             289             81004  -15761  RISE       1
I__3067/I                                                    InMux                          0             81004  -15761  RISE       1
I__3067/O                                                    InMux                        382             81386  -15761  RISE       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/in3                  LogicCell40_SEQ_MODE_0000      0             81386  -15761  RISE       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/lcout                LogicCell40_SEQ_MODE_0000    465             81851  -15761  RISE       1
I__3241/I                                                    Odrv4                          0             81851  -15761  RISE       1
I__3241/O                                                    Odrv4                        517             82368  -15761  RISE       1
I__3242/I                                                    LocalMux                       0             82368  -15761  RISE       1
I__3242/O                                                    LocalMux                     486             82854  -15761  RISE       1
I__3243/I                                                    InMux                          0             82854  -15761  RISE       1
I__3243/O                                                    InMux                        382             83236  -15761  RISE       1
eeprom.enable_13_LC_23_20_6/in0                              LogicCell40_SEQ_MODE_1000      0             83236  -15761  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1


5.2::Critical Path Report for (TinyFPGA_B|\eeprom/i2c/i2c_clk:R vs. TinyFPGA_B|\eeprom/i2c/i2c_clk:R)
*****************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in1
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Setup Constraint : 62500p
Path slack       : 54241p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2243
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64154

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                5210
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9913
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3897/I                                    Odrv4                          0              6998  54241  RISE       1
I__3897/O                                    Odrv4                        517              7515  54241  RISE       1
I__3899/I                                    LocalMux                       0              7515  54241  RISE       1
I__3899/O                                    LocalMux                     486              8001  54241  RISE       1
I__3901/I                                    InMux                          0              8001  54241  RISE       1
I__3901/O                                    InMux                        382              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in0    LogicCell40_SEQ_MODE_0000      0              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    662              9045  54241  RISE       4
I__4217/I                                    LocalMux                       0              9045  54241  RISE       1
I__4217/O                                    LocalMux                     486              9531  54241  RISE       1
I__4219/I                                    InMux                          0              9531  54241  RISE       1
I__4219/O                                    InMux                        382              9913  54241  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in1     LogicCell40_SEQ_MODE_1000      0              9913  54241  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1


5.3::Critical Path Report for (TinyFPGA_B|\eeprom/i2c/i2c_clk:R vs. TinyFPGA_B|\eeprom/i2c/i2c_clk:F)
*****************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/ce
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Setup Constraint : 31250p
Path slack       : 22991p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2357
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33607

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5913
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10616
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4428/I                                    LocalMux                       0              4703  22991  RISE       1
I__4428/O                                    LocalMux                     486              5189  22991  RISE       1
I__4437/I                                    InMux                          0              5189  22991  RISE       1
I__4437/O                                    InMux                        382              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/in0    LogicCell40_SEQ_MODE_0000      0              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/lcout  LogicCell40_SEQ_MODE_0000    662              6233  22991  RISE       2
I__4564/I                                    Odrv4                          0              6233  22991  RISE       1
I__4564/O                                    Odrv4                        517              6750  22991  RISE       1
I__4566/I                                    LocalMux                       0              6750  22991  RISE       1
I__4566/O                                    LocalMux                     486              7236  22991  RISE       1
I__4567/I                                    InMux                          0              7236  22991  RISE       1
I__4567/O                                    InMux                        382              7618  22991  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/in0        LogicCell40_SEQ_MODE_0000      0              7618  22991  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/lcout      LogicCell40_SEQ_MODE_0000    662              8280  22991  RISE       1
I__4512/I                                    Odrv4                          0              8280  22991  RISE       1
I__4512/O                                    Odrv4                        517              8797  22991  RISE       1
I__4513/I                                    Span4Mux_h                     0              8797  22991  RISE       1
I__4513/O                                    Span4Mux_h                   444              9241  22991  RISE       1
I__4514/I                                    LocalMux                       0              9241  22991  RISE       1
I__4514/O                                    LocalMux                     486              9727  22991  RISE       1
I__4515/I                                    CEMux                          0              9727  22991  RISE       1
I__4515/O                                    CEMux                        889             10616  22991  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/ce         LogicCell40_SEQ_MODE_1000      0             10616  22991  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1


5.4::Critical Path Report for (TinyFPGA_B|\eeprom/i2c/i2c_clk:F vs. TinyFPGA_B|\eeprom/i2c/i2c_clk:R)
*****************************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/sr
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/sr            LogicCell40_SEQ_MODE_1000      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

       6.2.1::Path details for port: LED
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 19289


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay             12825
---------------------------- ------
Clock To Out Delay            19289

Launch Clock Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                    TinyFPGA_B                 0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__686/I                               Odrv4                      0      1420               RISE  1       
I__686/O                               Odrv4                      517    1936               RISE  1       
I__687/I                               IoSpan4Mux                 0      1936               RISE  1       
I__687/O                               IoSpan4Mux                 424    2360               RISE  1       
I__688/I                               IoSpan4Mux                 0      2360               RISE  1       
I__688/O                               IoSpan4Mux                 424    2784               RISE  1       
I__689/I                               IoSpan4Mux                 0      2784               RISE  1       
I__689/O                               IoSpan4Mux                 424    3208               RISE  1       
I__690/I                               LocalMux                   0      3208               RISE  1       
I__690/O                               LocalMux                   486    3694               RISE  1       
I__691/I                               IoInMux                    0      3694               RISE  1       
I__691/O                               IoInMux                    382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                     0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                     910    4986               RISE  64      
I__3869/I                              gio2CtrlBuf                0      4986               RISE  1       
I__3869/O                              gio2CtrlBuf                0      4986               RISE  1       
I__3870/I                              GlobalMux                  0      4986               RISE  1       
I__3870/O                              GlobalMux                  227    5213               RISE  1       
I__3871/I                              ClkMux                     0      5213               RISE  1       
I__3871/O                              ClkMux                     455    5668               RISE  1       
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_290__i22_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000  796    6464               RISE  3       
I__774/I                                 LocalMux                   0      6464               RISE  1       
I__774/O                                 LocalMux                   486    6950               RISE  1       
I__776/I                                 InMux                      0      6950               RISE  1       
I__776/O                                 InMux                      382    7332               RISE  1       
i3805_4_lut_LC_16_17_6/in0               LogicCell40_SEQ_MODE_0000  0      7332               RISE  1       
i3805_4_lut_LC_16_17_6/lcout             LogicCell40_SEQ_MODE_0000  662    7994               RISE  1       
I__695/I                                 LocalMux                   0      7994               RISE  1       
I__695/O                                 LocalMux                   486    8480               RISE  1       
I__696/I                                 InMux                      0      8480               RISE  1       
I__696/O                                 InMux                      382    8862               RISE  1       
i3807_3_lut_LC_16_17_1/in3               LogicCell40_SEQ_MODE_0000  0      8862               RISE  1       
i3807_3_lut_LC_16_17_1/lcout             LogicCell40_SEQ_MODE_0000  424    9286               FALL  1       
I__697/I                                 Odrv12                     0      9286               FALL  1       
I__697/O                                 Odrv12                     796    10082              FALL  1       
I__698/I                                 Span12Mux_v                0      10082              FALL  1       
I__698/O                                 Span12Mux_v                796    10878              FALL  1       
I__699/I                                 Span12Mux_s10_h            0      10878              FALL  1       
I__699/O                                 Span12Mux_s10_h            693    11571              FALL  1       
I__700/I                                 Sp12to4                    0      11571              FALL  1       
I__700/O                                 Sp12to4                    662    12232              FALL  1       
I__701/I                                 Span4Mux_s3_v              0      12232              FALL  1       
I__701/O                                 Span4Mux_s3_v              496    12728              FALL  1       
I__702/I                                 LocalMux                   0      12728              FALL  1       
I__702/O                                 LocalMux                   455    13183              FALL  1       
I__703/I                                 IoInMux                    0      13183              FALL  1       
I__703/O                                 IoInMux                    320    13504              FALL  1       
LED_pad_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      13504              FALL  1       
LED_pad_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     3297   16801              FALL  1       
LED_pad_iopad/DIN                        IO_PAD                     0      16801              FALL  1       
LED_pad_iopad/PACKAGEPIN:out             IO_PAD                     2488   19289              FALL  1       
LED                                      TinyFPGA_B                 0      19289              FALL  1       

6.2.2::Path details for port: SCL:out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCL:out
Clock Port         : eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout
Clock Reference    : TinyFPGA_B|\eeprom/i2c/i2c_clk:F
Clock to Out Delay : 12680


Launch Clock Path Delay        3235
+ Clock To Q Delay              796
+ Data Path Delay              8649
---------------------------- ------
Clock To Out Delay            12680

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000  0      0                  FALL  29      
I__4385/I                                     Odrv12                     0      0                  FALL  1       
I__4385/O                                     Odrv12                     796    796                FALL  1       
I__4390/I                                     Span12Mux_s9_h             0      796                FALL  1       
I__4390/O                                     Span12Mux_s9_h             641    1437               FALL  1       
I__4397/I                                     Sp12to4                    0      1437               FALL  1       
I__4397/O                                     Sp12to4                    662    2098               FALL  1       
I__4406/I                                     Span4Mux_s3_h              0      2098               FALL  1       
I__4406/O                                     Span4Mux_s3_h              341    2440               FALL  1       
I__4416/I                                     LocalMux                   0      2440               FALL  1       
I__4416/O                                     LocalMux                   455    2894               FALL  1       
I__4424/I                                     ClkMux                     0      2894               FALL  1       
I__4424/O                                     ClkMux                     341    3235               FALL  1       
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                        0      3235               FALL  1       
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                        0      3235               RISE  1       
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000  0      3235               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/lcout  LogicCell40_SEQ_MODE_1000  796    4031               RISE  2       
I__4376/I                                       LocalMux                   0      4031               RISE  1       
I__4376/O                                       LocalMux                   486    4517               RISE  1       
I__4378/I                                       InMux                      0      4517               RISE  1       
I__4378/O                                       InMux                      382    4900               RISE  1       
eeprom.i2c.i2719_2_lut_LC_31_21_5/in3           LogicCell40_SEQ_MODE_0000  0      4900               RISE  1       
eeprom.i2c.i2719_2_lut_LC_31_21_5/lcout         LogicCell40_SEQ_MODE_0000  424    5324               FALL  1       
I__4373/I                                       Odrv12                     0      5324               FALL  1       
I__4373/O                                       Odrv12                     796    6119               FALL  1       
I__4374/I                                       LocalMux                   0      6119               FALL  1       
I__4374/O                                       LocalMux                   455    6574               FALL  1       
I__4375/I                                       IoInMux                    0      6574               FALL  1       
I__4375/O                                       IoInMux                    320    6895               FALL  1       
scl_output_preio/DOUT0                          PRE_IO_PIN_TYPE_101001     0      6895               FALL  1       
scl_output_preio/PADOUT                         PRE_IO_PIN_TYPE_101001     3297   10192              FALL  1       
scl_output_iopad/DIN                            IO_PAD                     0      10192              FALL  1       
scl_output_iopad/PACKAGEPIN:out                 IO_PAD                     2488   12680              FALL  1       
SCL:out                                         TinyFPGA_B                 0      12680              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCL:out
Clock Port         : eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout
Clock Reference    : TinyFPGA_B|\eeprom/i2c/i2c_clk:R
Clock to Out Delay : 10387


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10387
---------------------------- ------
Clock To Out Delay            10387

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  29      
I__4384/I                                Odrv4                      0      0                  RISE  1       
I__4384/O                                Odrv4                      517    517                RISE  1       
I__4389/I                                Span4Mux_v                 0      517                RISE  1       
I__4389/O                                Span4Mux_v                 517    1034               RISE  1       
I__4394/I                                Span4Mux_h                 0      1034               RISE  1       
I__4394/O                                Span4Mux_h                 444    1478               RISE  1       
I__4402/I                                Span4Mux_v                 0      1478               RISE  1       
I__4402/O                                Span4Mux_v                 517    1995               RISE  1       
I__4410/I                                LocalMux                   0      1995               RISE  1       
I__4410/O                                LocalMux                   486    2481               RISE  1       
I__4418/I                                InMux                      0      2481               RISE  1       
I__4418/O                                InMux                      382    2863               RISE  1       
eeprom.i2c.i2719_2_lut_LC_31_21_5/in0    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
eeprom.i2c.i2719_2_lut_LC_31_21_5/lcout  LogicCell40_SEQ_MODE_0000  662    3525               RISE  1       
I__4373/I                                Odrv12                     0      3525               RISE  1       
I__4373/O                                Odrv12                     724    4248               RISE  1       
I__4374/I                                LocalMux                   0      4248               RISE  1       
I__4374/O                                LocalMux                   486    4734               RISE  1       
I__4375/I                                IoInMux                    0      4734               RISE  1       
I__4375/O                                IoInMux                    382    5117               RISE  1       
scl_output_preio/DOUT0                   PRE_IO_PIN_TYPE_101001     0      5117               RISE  1       
scl_output_preio/PADOUT                  PRE_IO_PIN_TYPE_101001     2956   8073               RISE  1       
scl_output_iopad/DIN                     IO_PAD                     0      8073               RISE  1       
scl_output_iopad/PACKAGEPIN:out          IO_PAD                     2314   10387              RISE  1       
SCL:out                                  TinyFPGA_B                 0      10387              RISE  1       

6.2.3::Path details for port: SDA:out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDA:out
Clock Port         : eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout
Clock Reference    : TinyFPGA_B|\eeprom/i2c/i2c_clk:F
Clock to Out Delay : 15151


Launch Clock Path Delay        3442
+ Clock To Q Delay              796
+ Data Path Delay             10913
---------------------------- ------
Clock To Out Delay            15151

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000  0      0                  FALL  29      
I__4385/I                                   Odrv12                     0      0                  FALL  1       
I__4385/O                                   Odrv12                     796    796                FALL  1       
I__4390/I                                   Span12Mux_s9_h             0      796                FALL  1       
I__4390/O                                   Span12Mux_s9_h             641    1437               FALL  1       
I__4397/I                                   Sp12to4                    0      1437               FALL  1       
I__4397/O                                   Sp12to4                    662    2098               FALL  1       
I__4405/I                                   Span4Mux_v                 0      2098               FALL  1       
I__4405/O                                   Span4Mux_v                 548    2646               FALL  1       
I__4414/I                                   LocalMux                   0      2646               FALL  1       
I__4414/O                                   LocalMux                   455    3101               FALL  1       
I__4422/I                                   ClkMux                     0      3101               FALL  1       
I__4422/O                                   ClkMux                     341    3442               FALL  1       
INVeeprom.i2c.write_enable_127C/I           INV                        0      3442               FALL  1       
INVeeprom.i2c.write_enable_127C/O           INV                        0      3442               RISE  1       
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001  0      3442               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001  796    4238               RISE  4       
I__4335/I                                     LocalMux                   0      4238               RISE  1       
I__4335/O                                     LocalMux                   486    4724               RISE  1       
I__4339/I                                     InMux                      0      4724               RISE  1       
I__4339/O                                     InMux                      382    5106               RISE  1       
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000  0      5106               RISE  1       
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000  558    5665               FALL  12      
I__4305/I                                     Odrv12                     0      5665               FALL  1       
I__4305/O                                     Odrv12                     796    6461               FALL  1       
I__4316/I                                     Span12Mux_v                0      6461               FALL  1       
I__4316/O                                     Span12Mux_v                796    7257               FALL  1       
I__4321/I                                     Sp12to4                    0      7257               FALL  1       
I__4321/O                                     Sp12to4                    662    7918               FALL  1       
I__4322/I                                     Span4Mux_h                 0      7918               FALL  1       
I__4322/O                                     Span4Mux_h                 465    8383               FALL  1       
I__4323/I                                     Span4Mux_s0_h              0      8383               FALL  1       
I__4323/O                                     Span4Mux_s0_h              207    8590               FALL  1       
I__4324/I                                     LocalMux                   0      8590               FALL  1       
I__4324/O                                     LocalMux                   455    9045               FALL  1       
I__4325/I                                     IoInMux                    0      9045               FALL  1       
I__4325/O                                     IoInMux                    320    9365               FALL  1       
sda_output_preio/DOUT0                        PRE_IO_PIN_TYPE_101001     0      9365               FALL  1       
sda_output_preio/PADOUT                       PRE_IO_PIN_TYPE_101001     3297   12663              FALL  1       
sda_output_iopad/DIN                          IO_PAD                     0      12663              FALL  1       
sda_output_iopad/PACKAGEPIN:out               IO_PAD                     2488   15151              FALL  1       
SDA:out                                       TinyFPGA_B                 0      15151              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 17213


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay             10749
---------------------------- ------
Clock To Out Delay            17213

Launch Clock Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                    TinyFPGA_B                 0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__686/I                               Odrv4                      0      1420               RISE  1       
I__686/O                               Odrv4                      517    1936               RISE  1       
I__687/I                               IoSpan4Mux                 0      1936               RISE  1       
I__687/O                               IoSpan4Mux                 424    2360               RISE  1       
I__688/I                               IoSpan4Mux                 0      2360               RISE  1       
I__688/O                               IoSpan4Mux                 424    2784               RISE  1       
I__689/I                               IoSpan4Mux                 0      2784               RISE  1       
I__689/O                               IoSpan4Mux                 424    3208               RISE  1       
I__690/I                               LocalMux                   0      3208               RISE  1       
I__690/O                               LocalMux                   486    3694               RISE  1       
I__691/I                               IoInMux                    0      3694               RISE  1       
I__691/O                               IoInMux                    382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                     0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                     910    4986               RISE  64      
I__3869/I                              gio2CtrlBuf                0      4986               RISE  1       
I__3869/O                              gio2CtrlBuf                0      4986               RISE  1       
I__3870/I                              GlobalMux                  0      4986               RISE  1       
I__3870/O                              GlobalMux                  227    5213               RISE  1       
I__3873/I                              ClkMux                     0      5213               RISE  1       
I__3873/O                              ClkMux                     455    5668               RISE  1       
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_290__i25_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000  796    6464               FALL  2       
I__754/I                                 LocalMux                   0      6464               FALL  1       
I__754/O                                 LocalMux                   455    6919               FALL  1       
I__756/I                                 InMux                      0      6919               FALL  1       
I__756/O                                 InMux                      320    7239               FALL  1       
i3807_3_lut_LC_16_17_1/in0               LogicCell40_SEQ_MODE_0000  0      7239               FALL  1       
i3807_3_lut_LC_16_17_1/lcout             LogicCell40_SEQ_MODE_0000  662    7901               RISE  1       
I__697/I                                 Odrv12                     0      7901               RISE  1       
I__697/O                                 Odrv12                     724    8624               RISE  1       
I__698/I                                 Span12Mux_v                0      8624               RISE  1       
I__698/O                                 Span12Mux_v                724    9348               RISE  1       
I__699/I                                 Span12Mux_s10_h            0      9348               RISE  1       
I__699/O                                 Span12Mux_s10_h            631    9979               RISE  1       
I__700/I                                 Sp12to4                    0      9979               RISE  1       
I__700/O                                 Sp12to4                    631    10609              RISE  1       
I__701/I                                 Span4Mux_s3_v              0      10609              RISE  1       
I__701/O                                 Span4Mux_s3_v              465    11074              RISE  1       
I__702/I                                 LocalMux                   0      11074              RISE  1       
I__702/O                                 LocalMux                   486    11560              RISE  1       
I__703/I                                 IoInMux                    0      11560              RISE  1       
I__703/O                                 IoInMux                    382    11943              RISE  1       
LED_pad_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      11943              RISE  1       
LED_pad_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2956   14899              RISE  1       
LED_pad_iopad/DIN                        IO_PAD                     0      14899              RISE  1       
LED_pad_iopad/PACKAGEPIN:out             IO_PAD                     2314   17213              RISE  1       
LED                                      TinyFPGA_B                 0      17213              RISE  1       

6.5.2::Path details for port: SCL:out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCL:out
Clock Port         : eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout
Clock Reference    : TinyFPGA_B|\eeprom/i2c/i2c_clk:F
Clock to Out Delay : 7827


Launch Clock Path Delay        3235
+ Clock To Q Delay              796
+ Data Path Delay              3796
---------------------------- ------
Clock To Out Delay             7827

Launch Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000  0      0                  FALL  29      
I__4385/I                                     Odrv12                     0      0                  FALL  1       
I__4385/O                                     Odrv12                     796    796                FALL  1       
I__4390/I                                     Span12Mux_s9_h             0      796                FALL  1       
I__4390/O                                     Span12Mux_s9_h             641    1437               FALL  1       
I__4397/I                                     Sp12to4                    0      1437               FALL  1       
I__4397/O                                     Sp12to4                    662    2098               FALL  1       
I__4406/I                                     Span4Mux_s3_h              0      2098               FALL  1       
I__4406/O                                     Span4Mux_s3_h              341    2440               FALL  1       
I__4416/I                                     LocalMux                   0      2440               FALL  1       
I__4416/O                                     LocalMux                   455    2894               FALL  1       
I__4424/I                                     ClkMux                     0      2894               FALL  1       
I__4424/O                                     ClkMux                     341    3235               FALL  1       
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                        0      3235               FALL  1       
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                        0      3235               RISE  1       
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000  0      3235               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/lcout  LogicCell40_SEQ_MODE_1000  796    4031               FALL  2       
I__4377/I                                       Odrv4                      0      4031               FALL  1       
I__4377/O                                       Odrv4                      548    4579               FALL  1       
I__4379/I                                       Span4Mux_s2_h              0      4579               FALL  1       
I__4379/O                                       Span4Mux_s2_h              300    4879               FALL  1       
I__4380/I                                       LocalMux                   0      4879               FALL  1       
I__4380/O                                       LocalMux                   455    5334               FALL  1       
I__4381/I                                       IoInMux                    0      5334               FALL  1       
I__4381/O                                       IoInMux                    320    5654               FALL  1       
scl_output_preio/OUTPUTENABLE                   PRE_IO_PIN_TYPE_101001     0      5654               FALL  1       
scl_output_preio/PADOEN                         PRE_IO_PIN_TYPE_101001     258    5913               RISE  1       
scl_output_iopad/OE                             IO_PAD                     0      5913               RISE  1       
scl_output_iopad/PACKAGEPIN:out                 IO_PAD                     1914   7827               RISE  1       
SCL:out                                         TinyFPGA_B                 0      7827               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCL:out
Clock Port         : eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout
Clock Reference    : TinyFPGA_B|\eeprom/i2c/i2c_clk:R
Clock to Out Delay : 10387


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10387
---------------------------- ------
Clock To Out Delay            10387

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  29      
I__4384/I                                Odrv4                      0      0                  RISE  1       
I__4384/O                                Odrv4                      517    517                RISE  1       
I__4389/I                                Span4Mux_v                 0      517                RISE  1       
I__4389/O                                Span4Mux_v                 517    1034               RISE  1       
I__4394/I                                Span4Mux_h                 0      1034               RISE  1       
I__4394/O                                Span4Mux_h                 444    1478               RISE  1       
I__4402/I                                Span4Mux_v                 0      1478               RISE  1       
I__4402/O                                Span4Mux_v                 517    1995               RISE  1       
I__4410/I                                LocalMux                   0      1995               RISE  1       
I__4410/O                                LocalMux                   486    2481               RISE  1       
I__4418/I                                InMux                      0      2481               RISE  1       
I__4418/O                                InMux                      382    2863               RISE  1       
eeprom.i2c.i2719_2_lut_LC_31_21_5/in0    LogicCell40_SEQ_MODE_0000  0      2863               RISE  1       
eeprom.i2c.i2719_2_lut_LC_31_21_5/lcout  LogicCell40_SEQ_MODE_0000  662    3525               RISE  1       
I__4373/I                                Odrv12                     0      3525               RISE  1       
I__4373/O                                Odrv12                     724    4248               RISE  1       
I__4374/I                                LocalMux                   0      4248               RISE  1       
I__4374/O                                LocalMux                   486    4734               RISE  1       
I__4375/I                                IoInMux                    0      4734               RISE  1       
I__4375/O                                IoInMux                    382    5117               RISE  1       
scl_output_preio/DOUT0                   PRE_IO_PIN_TYPE_101001     0      5117               RISE  1       
scl_output_preio/PADOUT                  PRE_IO_PIN_TYPE_101001     2956   8073               RISE  1       
scl_output_iopad/DIN                     IO_PAD                     0      8073               RISE  1       
scl_output_iopad/PACKAGEPIN:out          IO_PAD                     2314   10387              RISE  1       
SCL:out                                  TinyFPGA_B                 0      10387              RISE  1       

6.5.3::Path details for port: SDA:out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDA:out
Clock Port         : eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout
Clock Reference    : TinyFPGA_B|\eeprom/i2c/i2c_clk:F
Clock to Out Delay : 9698


Launch Clock Path Delay        3442
+ Clock To Q Delay              796
+ Data Path Delay              5460
---------------------------- ------
Clock To Out Delay             9698

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000  0      0                  FALL  29      
I__4385/I                                   Odrv12                     0      0                  FALL  1       
I__4385/O                                   Odrv12                     796    796                FALL  1       
I__4390/I                                   Span12Mux_s9_h             0      796                FALL  1       
I__4390/O                                   Span12Mux_s9_h             641    1437               FALL  1       
I__4397/I                                   Sp12to4                    0      1437               FALL  1       
I__4397/O                                   Sp12to4                    662    2098               FALL  1       
I__4405/I                                   Span4Mux_v                 0      2098               FALL  1       
I__4405/O                                   Span4Mux_v                 548    2646               FALL  1       
I__4414/I                                   LocalMux                   0      2646               FALL  1       
I__4414/O                                   LocalMux                   455    3101               FALL  1       
I__4422/I                                   ClkMux                     0      3101               FALL  1       
I__4422/O                                   ClkMux                     341    3442               FALL  1       
INVeeprom.i2c.write_enable_127C/I           INV                        0      3442               FALL  1       
INVeeprom.i2c.write_enable_127C/O           INV                        0      3442               RISE  1       
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001  0      3442               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001  796    4238               RISE  4       
I__4338/I                                     Odrv12                     0      4238               RISE  1       
I__4338/O                                     Odrv12                     724    4962               RISE  1       
I__4342/I                                     Span12Mux_v                0      4962               RISE  1       
I__4342/O                                     Span12Mux_v                724    5685               RISE  1       
I__4344/I                                     Sp12to4                    0      5685               RISE  1       
I__4344/O                                     Sp12to4                    631    6316               RISE  1       
I__4345/I                                     Span4Mux_s3_h              0      6316               RISE  1       
I__4345/O                                     Span4Mux_s3_h              341    6657               RISE  1       
I__4346/I                                     LocalMux                   0      6657               RISE  1       
I__4346/O                                     LocalMux                   486    7143               RISE  1       
I__4347/I                                     IoInMux                    0      7143               RISE  1       
I__4347/O                                     IoInMux                    382    7525               RISE  1       
sda_output_preio/OUTPUTENABLE                 PRE_IO_PIN_TYPE_101001     0      7525               RISE  1       
sda_output_preio/PADOEN                       PRE_IO_PIN_TYPE_101001     258    7784               RISE  1       
sda_output_iopad/OE                           IO_PAD                     0      7784               RISE  1       
sda_output_iopad/PACKAGEPIN:out               IO_PAD                     1914   9698               RISE  1       
SDA:out                                       TinyFPGA_B                 0      9698               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in0
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Setup Constraint : 62500p
Path slack       : -15760p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         67476

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     76772
-----------------------------------   ----- 
End-of-path arrival time (ps)         83236
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout               LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3532/I                                                    Odrv4                          0              6464  -15761  RISE       1
I__3532/O                                                    Odrv4                        517              6981  -15761  RISE       1
I__3535/I                                                    LocalMux                       0              6981  -15761  RISE       1
I__3535/O                                                    LocalMux                     486              7467  -15761  RISE       1
I__3539/I                                                    InMux                          0              7467  -15761  RISE       1
I__3539/O                                                    InMux                        382              7849  -15761  RISE       1
I__3542/I                                                    CascadeMux                     0              7849  -15761  RISE       1
I__3542/O                                                    CascadeMux                     0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/in2     LogicCell40_SEQ_MODE_0000      0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/lcout   LogicCell40_SEQ_MODE_0000    558              8407  -15761  RISE       1
I__3302/I                                                    LocalMux                       0              8407  -15761  RISE       1
I__3302/O                                                    LocalMux                     486              8893  -15761  RISE       1
I__3303/I                                                    InMux                          0              8893  -15761  RISE       1
I__3303/O                                                    InMux                        382              9276  -15761  RISE       1
I__3304/I                                                    CascadeMux                     0              9276  -15761  RISE       1
I__3304/O                                                    CascadeMux                     0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/in2        LogicCell40_SEQ_MODE_0000      0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/carryout   LogicCell40_SEQ_MODE_0000    341              9617  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryin    LogicCell40_SEQ_MODE_0000      0              9617  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryout   LogicCell40_SEQ_MODE_0000    186              9803  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryin    LogicCell40_SEQ_MODE_0000      0              9803  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryout   LogicCell40_SEQ_MODE_0000    186              9989  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryin    LogicCell40_SEQ_MODE_0000      0              9989  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryout   LogicCell40_SEQ_MODE_0000    186             10175  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryin    LogicCell40_SEQ_MODE_0000      0             10175  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryout   LogicCell40_SEQ_MODE_0000    186             10361  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryin    LogicCell40_SEQ_MODE_0000      0             10361  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryout   LogicCell40_SEQ_MODE_0000    186             10547  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryin    LogicCell40_SEQ_MODE_0000      0             10547  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryout   LogicCell40_SEQ_MODE_0000    186             10733  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryin    LogicCell40_SEQ_MODE_0000      0             10733  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryout   LogicCell40_SEQ_MODE_0000    186             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitout                             ICE_CARRY_IN_MUX             289             11209  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryin   LogicCell40_SEQ_MODE_0000      0             11209  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryout  LogicCell40_SEQ_MODE_0000    186             11395  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryin   LogicCell40_SEQ_MODE_0000      0             11395  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryout  LogicCell40_SEQ_MODE_0000    186             11581  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryin   LogicCell40_SEQ_MODE_0000      0             11581  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryout  LogicCell40_SEQ_MODE_0000    186             11767  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryin   LogicCell40_SEQ_MODE_0000      0             11767  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryout  LogicCell40_SEQ_MODE_0000    186             11953  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryin   LogicCell40_SEQ_MODE_0000      0             11953  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryout  LogicCell40_SEQ_MODE_0000    186             12139  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryin   LogicCell40_SEQ_MODE_0000      0             12139  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryout  LogicCell40_SEQ_MODE_0000    186             12325  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryin   LogicCell40_SEQ_MODE_0000      0             12325  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryout  LogicCell40_SEQ_MODE_0000    186             12511  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryin   LogicCell40_SEQ_MODE_0000      0             12511  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryout  LogicCell40_SEQ_MODE_0000    186             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitin                              ICE_CARRY_IN_MUX               0             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitout                             ICE_CARRY_IN_MUX             289             12987  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryin   LogicCell40_SEQ_MODE_0000      0             12987  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryout  LogicCell40_SEQ_MODE_0000    186             13173  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryin   LogicCell40_SEQ_MODE_0000      0             13173  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryout  LogicCell40_SEQ_MODE_0000    186             13359  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryin   LogicCell40_SEQ_MODE_0000      0             13359  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryout  LogicCell40_SEQ_MODE_0000    186             13545  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryin   LogicCell40_SEQ_MODE_0000      0             13545  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryout  LogicCell40_SEQ_MODE_0000    186             13731  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryin   LogicCell40_SEQ_MODE_0000      0             13731  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryout  LogicCell40_SEQ_MODE_0000    186             13917  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryin   LogicCell40_SEQ_MODE_0000      0             13917  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryout  LogicCell40_SEQ_MODE_0000    186             14103  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryin   LogicCell40_SEQ_MODE_0000      0             14103  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryout  LogicCell40_SEQ_MODE_0000    186             14289  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryin   LogicCell40_SEQ_MODE_0000      0             14289  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryout  LogicCell40_SEQ_MODE_0000    186             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             14765  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             14765  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryout  LogicCell40_SEQ_MODE_0000    186             14951  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             14951  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryout  LogicCell40_SEQ_MODE_0000    186             15137  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             15137  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryout  LogicCell40_SEQ_MODE_0000    186             15323  -15761  RISE       2
I__3131/I                                                    InMux                          0             15323  -15761  RISE       1
I__3131/O                                                    InMux                        382             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/in3       LogicCell40_SEQ_MODE_0000      0             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/lcout     LogicCell40_SEQ_MODE_0000    465             16170  -15761  RISE       1
I__3132/I                                                    LocalMux                       0             16170  -15761  RISE       1
I__3132/O                                                    LocalMux                     486             16656  -15761  RISE       1
I__3133/I                                                    InMux                          0             16656  -15761  RISE       1
I__3133/O                                                    InMux                        382             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/in3                  LogicCell40_SEQ_MODE_0000      0             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/lcout                LogicCell40_SEQ_MODE_0000    465             17504  -15761  RISE       3
I__2803/I                                                    LocalMux                       0             17504  -15761  RISE       1
I__2803/O                                                    LocalMux                     486             17990  -15761  RISE       1
I__2806/I                                                    InMux                          0             17990  -15761  RISE       1
I__2806/O                                                    InMux                        382             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/in1                        LogicCell40_SEQ_MODE_0000      0             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/ltout                      LogicCell40_SEQ_MODE_0000    558             18930  -15761  FALL       1
I__2846/I                                                    CascadeMux                     0             18930  -15761  FALL       1
I__2846/O                                                    CascadeMux                     0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/in2                               LogicCell40_SEQ_MODE_0000      0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/ltout                             LogicCell40_SEQ_MODE_0000    507             19437  -15761  FALL       1
I__2845/I                                                    CascadeMux                     0             19437  -15761  FALL       1
I__2845/O                                                    CascadeMux                     0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/in2                               LogicCell40_SEQ_MODE_0000      0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/ltout                             LogicCell40_SEQ_MODE_0000    507             19943  -15761  FALL       1
I__2827/I                                                    CascadeMux                     0             19943  -15761  FALL       1
I__2827/O                                                    CascadeMux                     0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/in2                            LogicCell40_SEQ_MODE_0000      0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/lcout                          LogicCell40_SEQ_MODE_0000    558             20502  -15761  RISE       7
I__2809/I                                                    LocalMux                       0             20502  -15761  RISE       1
I__2809/O                                                    LocalMux                     486             20987  -15761  RISE       1
I__2813/I                                                    InMux                          0             20987  -15761  RISE       1
I__2813/O                                                    InMux                        382             21370  -15761  RISE       1
I__2820/I                                                    CascadeMux                     0             21370  -15761  RISE       1
I__2820/O                                                    CascadeMux                     0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/in2                          LogicCell40_SEQ_MODE_0000      0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/carryout                     LogicCell40_SEQ_MODE_0000    341             21711  -15761  RISE       2
eeprom.add_668_3_lut_LC_20_25_1/carryin                      LogicCell40_SEQ_MODE_0000      0             21711  -15761  RISE       1
eeprom.add_668_3_lut_LC_20_25_1/carryout                     LogicCell40_SEQ_MODE_0000    186             21897  -15761  RISE       2
eeprom.add_668_4_lut_LC_20_25_2/carryin                      LogicCell40_SEQ_MODE_0000      0             21897  -15761  RISE       1
eeprom.add_668_4_lut_LC_20_25_2/carryout                     LogicCell40_SEQ_MODE_0000    186             22083  -15761  RISE       2
eeprom.add_668_5_lut_LC_20_25_3/carryin                      LogicCell40_SEQ_MODE_0000      0             22083  -15761  RISE       1
eeprom.add_668_5_lut_LC_20_25_3/carryout                     LogicCell40_SEQ_MODE_0000    186             22269  -15761  RISE       2
eeprom.add_668_6_lut_LC_20_25_4/carryin                      LogicCell40_SEQ_MODE_0000      0             22269  -15761  RISE       1
eeprom.add_668_6_lut_LC_20_25_4/carryout                     LogicCell40_SEQ_MODE_0000    186             22455  -15761  RISE       2
eeprom.add_668_7_lut_LC_20_25_5/carryin                      LogicCell40_SEQ_MODE_0000      0             22455  -15761  RISE       1
eeprom.add_668_7_lut_LC_20_25_5/carryout                     LogicCell40_SEQ_MODE_0000    186             22641  -15761  RISE       2
eeprom.add_668_8_lut_LC_20_25_6/carryin                      LogicCell40_SEQ_MODE_0000      0             22641  -15761  RISE       1
eeprom.add_668_8_lut_LC_20_25_6/carryout                     LogicCell40_SEQ_MODE_0000    186             22827  -15761  RISE       2
eeprom.add_668_9_lut_LC_20_25_7/carryin                      LogicCell40_SEQ_MODE_0000      0             22827  -15761  RISE       1
eeprom.add_668_9_lut_LC_20_25_7/carryout                     LogicCell40_SEQ_MODE_0000    186             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             23303  -15761  RISE       2
eeprom.add_668_10_lut_LC_20_26_0/carryin                     LogicCell40_SEQ_MODE_0000      0             23303  -15761  RISE       1
eeprom.add_668_10_lut_LC_20_26_0/carryout                    LogicCell40_SEQ_MODE_0000    186             23489  -15761  RISE       2
eeprom.add_668_11_lut_LC_20_26_1/carryin                     LogicCell40_SEQ_MODE_0000      0             23489  -15761  RISE       1
eeprom.add_668_11_lut_LC_20_26_1/carryout                    LogicCell40_SEQ_MODE_0000    186             23675  -15761  RISE       2
eeprom.add_668_12_lut_LC_20_26_2/carryin                     LogicCell40_SEQ_MODE_0000      0             23675  -15761  RISE       1
eeprom.add_668_12_lut_LC_20_26_2/carryout                    LogicCell40_SEQ_MODE_0000    186             23861  -15761  RISE       2
eeprom.add_668_13_lut_LC_20_26_3/carryin                     LogicCell40_SEQ_MODE_0000      0             23861  -15761  RISE       1
eeprom.add_668_13_lut_LC_20_26_3/carryout                    LogicCell40_SEQ_MODE_0000    186             24047  -15761  RISE       2
I__2450/I                                                    InMux                          0             24047  -15761  RISE       1
I__2450/O                                                    InMux                        382             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/in3                         LogicCell40_SEQ_MODE_0000      0             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/lcout                       LogicCell40_SEQ_MODE_0000    465             24895  -15761  RISE       3
I__2420/I                                                    LocalMux                       0             24895  -15761  RISE       1
I__2420/O                                                    LocalMux                     486             25381  -15761  RISE       1
I__2423/I                                                    InMux                          0             25381  -15761  RISE       1
I__2423/O                                                    InMux                        382             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/in3                        LogicCell40_SEQ_MODE_0000      0             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/lcout                      LogicCell40_SEQ_MODE_0000    465             26228  -15761  RISE       1
I__2418/I                                                    LocalMux                       0             26228  -15761  RISE       1
I__2418/O                                                    LocalMux                     486             26714  -15761  RISE       1
I__2419/I                                                    InMux                          0             26714  -15761  RISE       1
I__2419/O                                                    InMux                        382             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/in3                            LogicCell40_SEQ_MODE_0000      0             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/lcout                          LogicCell40_SEQ_MODE_0000    465             27562  -15761  RISE      14
I__2488/I                                                    Odrv4                          0             27562  -15761  RISE       1
I__2488/O                                                    Odrv4                        517             28079  -15761  RISE       1
I__2492/I                                                    LocalMux                       0             28079  -15761  RISE       1
I__2492/O                                                    LocalMux                     486             28564  -15761  RISE       1
I__2497/I                                                    InMux                          0             28564  -15761  RISE       1
I__2497/O                                                    InMux                        382             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/in3                            LogicCell40_SEQ_MODE_0000      0             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/lcout                          LogicCell40_SEQ_MODE_0000    465             29412  -15761  RISE       3
I__1532/I                                                    LocalMux                       0             29412  -15761  RISE       1
I__1532/O                                                    LocalMux                     486             29898  -15761  RISE       1
I__1535/I                                                    InMux                          0             29898  -15761  RISE       1
I__1535/O                                                    InMux                        382             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/in0                        LogicCell40_SEQ_MODE_0000      0             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/lcout                      LogicCell40_SEQ_MODE_0000    662             30942  -15761  RISE       1
I__1609/I                                                    LocalMux                       0             30942  -15761  RISE       1
I__1609/O                                                    LocalMux                     486             31428  -15761  RISE       1
I__1610/I                                                    InMux                          0             31428  -15761  RISE       1
I__1610/O                                                    InMux                        382             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/in3                            LogicCell40_SEQ_MODE_0000      0             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/ltout                          LogicCell40_SEQ_MODE_0000    403             32213  -15761  FALL       1
I__1608/I                                                    CascadeMux                     0             32213  -15761  FALL       1
I__1608/O                                                    CascadeMux                     0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/in2                        LogicCell40_SEQ_MODE_0000      0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/lcout                      LogicCell40_SEQ_MODE_0000    558             32772  -15761  RISE       1
I__1696/I                                                    LocalMux                       0             32772  -15761  RISE       1
I__1696/O                                                    LocalMux                     486             33257  -15761  RISE       1
I__1697/I                                                    InMux                          0             33257  -15761  RISE       1
I__1697/O                                                    InMux                        382             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/in3                        LogicCell40_SEQ_MODE_0000      0             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/lcout                      LogicCell40_SEQ_MODE_0000    465             34105  -15761  RISE      15
I__1664/I                                                    LocalMux                       0             34105  -15761  RISE       1
I__1664/O                                                    LocalMux                     486             34591  -15761  RISE       1
I__1670/I                                                    InMux                          0             34591  -15761  RISE       1
I__1670/O                                                    InMux                        382             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/in3                      LogicCell40_SEQ_MODE_0000      0             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/lcout                    LogicCell40_SEQ_MODE_0000    465             35438  -15761  RISE       3
I__1131/I                                                    Odrv4                          0             35438  -15761  RISE       1
I__1131/O                                                    Odrv4                        517             35955  -15761  RISE       1
I__1133/I                                                    Span4Mux_v                     0             35955  -15761  RISE       1
I__1133/O                                                    Span4Mux_v                   517             36472  -15761  RISE       1
I__1135/I                                                    LocalMux                       0             36472  -15761  RISE       1
I__1135/O                                                    LocalMux                     486             36958  -15761  RISE       1
I__1137/I                                                    InMux                          0             36958  -15761  RISE       1
I__1137/O                                                    InMux                        382             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/in1                            LogicCell40_SEQ_MODE_0000      0             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/lcout                          LogicCell40_SEQ_MODE_0000    589             37930  -15761  RISE       1
I__1446/I                                                    LocalMux                       0             37930  -15761  RISE       1
I__1446/O                                                    LocalMux                     486             38415  -15761  RISE       1
I__1447/I                                                    InMux                          0             38415  -15761  RISE       1
I__1447/O                                                    InMux                        382             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/in3                            LogicCell40_SEQ_MODE_0000      0             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/ltout                          LogicCell40_SEQ_MODE_0000    403             39201  -15761  FALL       1
I__1436/I                                                    CascadeMux                     0             39201  -15761  FALL       1
I__1436/O                                                    CascadeMux                     0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/in2                               LogicCell40_SEQ_MODE_0000      0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/lcout                             LogicCell40_SEQ_MODE_0000    558             39759  -15761  RISE      16
I__2123/I                                                    Odrv4                          0             39759  -15761  RISE       1
I__2123/O                                                    Odrv4                        517             40276  -15761  RISE       1
I__2129/I                                                    Span4Mux_h                     0             40276  -15761  RISE       1
I__2129/O                                                    Span4Mux_h                   444             40721  -15761  RISE       1
I__2142/I                                                    LocalMux                       0             40721  -15761  RISE       1
I__2142/O                                                    LocalMux                     486             41206  -15761  RISE       1
I__2149/I                                                    InMux                          0             41206  -15761  RISE       1
I__2149/O                                                    InMux                        382             41589  -15761  RISE       1
I__2152/I                                                    CascadeMux                     0             41589  -15761  RISE       1
I__2152/O                                                    CascadeMux                     0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/in2                  LogicCell40_SEQ_MODE_0000      0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/lcout                LogicCell40_SEQ_MODE_0000    558             42147  -15761  RISE       2
I__1034/I                                                    LocalMux                       0             42147  -15761  RISE       1
I__1034/O                                                    LocalMux                     486             42633  -15761  RISE       1
I__1036/I                                                    InMux                          0             42633  -15761  RISE       1
I__1036/O                                                    InMux                        382             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/in1                               LogicCell40_SEQ_MODE_0000      0             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/lcout                             LogicCell40_SEQ_MODE_0000    589             43605  -15761  RISE       1
I__1400/I                                                    Odrv4                          0             43605  -15761  RISE       1
I__1400/O                                                    Odrv4                        517             44121  -15761  RISE       1
I__1401/I                                                    Span4Mux_h                     0             44121  -15761  RISE       1
I__1401/O                                                    Span4Mux_h                   444             44566  -15761  RISE       1
I__1402/I                                                    LocalMux                       0             44566  -15761  RISE       1
I__1402/O                                                    LocalMux                     486             45052  -15761  RISE       1
I__1403/I                                                    InMux                          0             45052  -15761  RISE       1
I__1403/O                                                    InMux                        382             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/in3                        LogicCell40_SEQ_MODE_0000      0             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/lcout                      LogicCell40_SEQ_MODE_0000    465             45899  -15761  RISE      17
I__2235/I                                                    Odrv4                          0             45899  -15761  RISE       1
I__2235/O                                                    Odrv4                        517             46416  -15761  RISE       1
I__2243/I                                                    Span4Mux_v                     0             46416  -15761  RISE       1
I__2243/O                                                    Span4Mux_v                   517             46933  -15761  RISE       1
I__2260/I                                                    LocalMux                       0             46933  -15761  RISE       1
I__2260/O                                                    LocalMux                     486             47419  -15761  RISE       1
I__2268/I                                                    InMux                          0             47419  -15761  RISE       1
I__2268/O                                                    InMux                        382             47801  -15761  RISE       1
I__2269/I                                                    CascadeMux                     0             47801  -15761  RISE       1
I__2269/O                                                    CascadeMux                     0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/in2                  LogicCell40_SEQ_MODE_0000      0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/lcout                LogicCell40_SEQ_MODE_0000    558             48360  -15761  RISE       2
I__2221/I                                                    Odrv4                          0             48360  -15761  RISE       1
I__2221/O                                                    Odrv4                        517             48876  -15761  RISE       1
I__2222/I                                                    Span4Mux_h                     0             48876  -15761  RISE       1
I__2222/O                                                    Span4Mux_h                   444             49321  -15761  RISE       1
I__2223/I                                                    LocalMux                       0             49321  -15761  RISE       1
I__2223/O                                                    LocalMux                     486             49807  -15761  RISE       1
I__2225/I                                                    InMux                          0             49807  -15761  RISE       1
I__2225/O                                                    InMux                        382             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/in3                               LogicCell40_SEQ_MODE_0000      0             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/lcout                             LogicCell40_SEQ_MODE_0000    465             50654  -15761  RISE       1
I__2218/I                                                    Odrv4                          0             50654  -15761  RISE       1
I__2218/O                                                    Odrv4                        517             51171  -15761  RISE       1
I__2219/I                                                    LocalMux                       0             51171  -15761  RISE       1
I__2219/O                                                    LocalMux                     486             51657  -15761  RISE       1
I__2220/I                                                    InMux                          0             51657  -15761  RISE       1
I__2220/O                                                    InMux                        382             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/in3                               LogicCell40_SEQ_MODE_0000      0             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/ltout                             LogicCell40_SEQ_MODE_0000    403             52443  -15761  FALL       1
I__1293/I                                                    CascadeMux                     0             52443  -15761  FALL       1
I__1293/O                                                    CascadeMux                     0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/in2               LogicCell40_SEQ_MODE_0000      0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/lcout             LogicCell40_SEQ_MODE_0000    558             53001  -15761  RISE       3
I__1879/I                                                    Odrv4                          0             53001  -15761  RISE       1
I__1879/O                                                    Odrv4                        517             53518  -15761  RISE       1
I__1880/I                                                    Span4Mux_v                     0             53518  -15761  RISE       1
I__1880/O                                                    Span4Mux_v                   517             54035  -15761  RISE       1
I__1881/I                                                    LocalMux                       0             54035  -15761  RISE       1
I__1881/O                                                    LocalMux                     486             54520  -15761  RISE       1
I__1884/I                                                    InMux                          0             54520  -15761  RISE       1
I__1884/O                                                    InMux                        382             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/in0                        LogicCell40_SEQ_MODE_0000      0             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/lcout                      LogicCell40_SEQ_MODE_0000    662             55564  -15761  RISE       1
I__1256/I                                                    LocalMux                       0             55564  -15761  RISE       1
I__1256/O                                                    LocalMux                     486             56050  -15761  RISE       1
I__1257/I                                                    InMux                          0             56050  -15761  RISE       1
I__1257/O                                                    InMux                        382             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/in3                            LogicCell40_SEQ_MODE_0000      0             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/lcout                          LogicCell40_SEQ_MODE_0000    465             56898  -15761  RISE       1
I__2093/I                                                    LocalMux                       0             56898  -15761  RISE       1
I__2093/O                                                    LocalMux                     486             57384  -15761  RISE       1
I__2094/I                                                    InMux                          0             57384  -15761  RISE       1
I__2094/O                                                    InMux                        382             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/in3                        LogicCell40_SEQ_MODE_0000      0             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403             58169  -15761  FALL       1
I__2081/I                                                    CascadeMux                     0             58169  -15761  FALL       1
I__2081/O                                                    CascadeMux                     0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/in2                        LogicCell40_SEQ_MODE_0000      0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/lcout                      LogicCell40_SEQ_MODE_0000    558             58728  -15761  RISE       1
I__2079/I                                                    LocalMux                       0             58728  -15761  RISE       1
I__2079/O                                                    LocalMux                     486             59213  -15761  RISE       1
I__2080/I                                                    InMux                          0             59213  -15761  RISE       1
I__2080/O                                                    InMux                        382             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/in3                               LogicCell40_SEQ_MODE_0000      0             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/lcout                             LogicCell40_SEQ_MODE_0000    465             60061  -15761  RISE      19
I__1897/I                                                    LocalMux                       0             60061  -15761  RISE       1
I__1897/O                                                    LocalMux                     486             60547  -15761  RISE       1
I__1903/I                                                    InMux                          0             60547  -15761  RISE       1
I__1903/O                                                    InMux                        382             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/in3                            LogicCell40_SEQ_MODE_0000      0             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/lcout                          LogicCell40_SEQ_MODE_0000    465             61394  -15761  RISE       3
I__1781/I                                                    Odrv4                          0             61394  -15761  RISE       1
I__1781/O                                                    Odrv4                        517             61911  -15761  RISE       1
I__1784/I                                                    LocalMux                       0             61911  -15761  RISE       1
I__1784/O                                                    LocalMux                     486             62397  -15761  RISE       1
I__1787/I                                                    InMux                          0             62397  -15761  RISE       1
I__1787/O                                                    InMux                        382             62780  -15761  RISE       1
I__1788/I                                                    CascadeMux                     0             62780  -15761  RISE       1
I__1788/O                                                    CascadeMux                     0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/in2                   LogicCell40_SEQ_MODE_0000      0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/carryout              LogicCell40_SEQ_MODE_0000    341             63121  -15761  RISE       2
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             63121  -15761  RISE       1
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryout              LogicCell40_SEQ_MODE_0000    186             63307  -15761  RISE       2
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             63307  -15761  RISE       1
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryout              LogicCell40_SEQ_MODE_0000    186             63493  -15761  RISE       2
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             63493  -15761  RISE       1
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryout              LogicCell40_SEQ_MODE_0000    186             63679  -15761  RISE       2
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             63679  -15761  RISE       1
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryout              LogicCell40_SEQ_MODE_0000    186             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitin                              ICE_CARRY_IN_MUX               0             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitout                             ICE_CARRY_IN_MUX             289             64154  -15761  RISE       2
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryin              LogicCell40_SEQ_MODE_0000      0             64154  -15761  RISE       1
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryout             LogicCell40_SEQ_MODE_0000    186             64340  -15761  RISE       2
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryin              LogicCell40_SEQ_MODE_0000      0             64340  -15761  RISE       1
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryout             LogicCell40_SEQ_MODE_0000    186             64527  -15761  RISE       2
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             64527  -15761  RISE       1
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryout             LogicCell40_SEQ_MODE_0000    186             64713  -15761  RISE       2
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             64713  -15761  RISE       1
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryout             LogicCell40_SEQ_MODE_0000    186             64899  -15761  RISE       2
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             64899  -15761  RISE       1
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryout             LogicCell40_SEQ_MODE_0000    186             65085  -15761  RISE       2
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             65085  -15761  RISE       1
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryout             LogicCell40_SEQ_MODE_0000    186             65271  -15761  RISE       2
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             65271  -15761  RISE       1
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryout             LogicCell40_SEQ_MODE_0000    186             65457  -15761  RISE       2
I__811/I                                                     InMux                          0             65457  -15761  RISE       1
I__811/O                                                     InMux                        382             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/in3                  LogicCell40_SEQ_MODE_0000      0             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/lcout                LogicCell40_SEQ_MODE_0000    465             66305  -15761  RISE       1
I__809/I                                                     LocalMux                       0             66305  -15761  RISE       1
I__809/O                                                     LocalMux                     486             66790  -15761  RISE       1
I__810/I                                                     InMux                          0             66790  -15761  RISE       1
I__810/O                                                     InMux                        382             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/in0                  LogicCell40_SEQ_MODE_0000      0             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/lcout                LogicCell40_SEQ_MODE_0000    662             67834  -15761  RISE       1
I__806/I                                                     LocalMux                       0             67834  -15761  RISE       1
I__806/O                                                     LocalMux                     486             68320  -15761  RISE       1
I__807/I                                                     InMux                          0             68320  -15761  RISE       1
I__807/O                                                     InMux                        382             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             69364  -15761  RISE       1
I__829/I                                                     LocalMux                       0             69364  -15761  RISE       1
I__829/O                                                     LocalMux                     486             69850  -15761  RISE       1
I__830/I                                                     InMux                          0             69850  -15761  RISE       1
I__830/O                                                     InMux                        382             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/in0                  LogicCell40_SEQ_MODE_0000      0             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/lcout                LogicCell40_SEQ_MODE_0000    662             70894  -15761  RISE       1
I__943/I                                                     LocalMux                       0             70894  -15761  RISE       1
I__943/O                                                     LocalMux                     486             71380  -15761  RISE       1
I__944/I                                                     InMux                          0             71380  -15761  RISE       1
I__944/O                                                     InMux                        382             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/in3                            LogicCell40_SEQ_MODE_0000      0             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/lcout                          LogicCell40_SEQ_MODE_0000    465             72228  -15761  RISE       1
I__2602/I                                                    Odrv4                          0             72228  -15761  RISE       1
I__2602/O                                                    Odrv4                        517             72744  -15761  RISE       1
I__2603/I                                                    Span4Mux_h                     0             72744  -15761  RISE       1
I__2603/O                                                    Span4Mux_h                   444             73189  -15761  RISE       1
I__2604/I                                                    LocalMux                       0             73189  -15761  RISE       1
I__2604/O                                                    LocalMux                     486             73675  -15761  RISE       1
I__2605/I                                                    InMux                          0             73675  -15761  RISE       1
I__2605/O                                                    InMux                        382             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/in3                             LogicCell40_SEQ_MODE_0000      0             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/ltout                           LogicCell40_SEQ_MODE_0000    403             74460  -15761  FALL       1
I__2601/I                                                    CascadeMux                     0             74460  -15761  FALL       1
I__2601/O                                                    CascadeMux                     0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/in2                            LogicCell40_SEQ_MODE_0000      0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/lcout                          LogicCell40_SEQ_MODE_0000    558             75019  -15761  RISE      16
I__3173/I                                                    Odrv4                          0             75019  -15761  RISE       1
I__3173/O                                                    Odrv4                        517             75535  -15761  RISE       1
I__3179/I                                                    LocalMux                       0             75535  -15761  RISE       1
I__3179/O                                                    LocalMux                     486             76021  -15761  RISE       1
I__3193/I                                                    InMux                          0             76021  -15761  RISE       1
I__3193/O                                                    InMux                        382             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/in3                      LogicCell40_SEQ_MODE_0000      0             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/lcout                    LogicCell40_SEQ_MODE_0000    465             76869  -15761  RISE       2
I__3020/I                                                    Odrv4                          0             76869  -15761  RISE       1
I__3020/O                                                    Odrv4                        517             77386  -15761  RISE       1
I__3021/I                                                    Span4Mux_v                     0             77386  -15761  RISE       1
I__3021/O                                                    Span4Mux_v                   517             77903  -15761  RISE       1
I__3023/I                                                    Span4Mux_h                     0             77903  -15761  RISE       1
I__3023/O                                                    Span4Mux_h                   444             78347  -15761  RISE       1
I__3025/I                                                    LocalMux                       0             78347  -15761  RISE       1
I__3025/O                                                    LocalMux                     486             78833  -15761  RISE       1
I__3026/I                                                    InMux                          0             78833  -15761  RISE       1
I__3026/O                                                    InMux                        382             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/in1                  LogicCell40_SEQ_MODE_0000      0             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/carryout             LogicCell40_SEQ_MODE_0000    382             79598  -15761  RISE       2
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             79598  -15761  RISE       1
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryout             LogicCell40_SEQ_MODE_0000    186             79784  -15761  RISE       2
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             79784  -15761  RISE       1
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryout             LogicCell40_SEQ_MODE_0000    186             79970  -15761  RISE       2
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryin              LogicCell40_SEQ_MODE_0000      0             79970  -15761  RISE       1
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryout             LogicCell40_SEQ_MODE_0000    186             80156  -15761  RISE       2
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryin              LogicCell40_SEQ_MODE_0000      0             80156  -15761  RISE       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryout             LogicCell40_SEQ_MODE_0000    186             80342  -15761  RISE       2
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryin              LogicCell40_SEQ_MODE_0000      0             80342  -15761  RISE       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryout             LogicCell40_SEQ_MODE_0000    186             80528  -15761  RISE       2
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/carryin              LogicCell40_SEQ_MODE_0000      0             80528  -15761  RISE       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/carryout             LogicCell40_SEQ_MODE_0000    186             80714  -15761  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                              ICE_CARRY_IN_MUX               0             80714  -15761  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                             ICE_CARRY_IN_MUX             289             81004  -15761  RISE       1
I__3067/I                                                    InMux                          0             81004  -15761  RISE       1
I__3067/O                                                    InMux                        382             81386  -15761  RISE       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/in3                  LogicCell40_SEQ_MODE_0000      0             81386  -15761  RISE       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/lcout                LogicCell40_SEQ_MODE_0000    465             81851  -15761  RISE       1
I__3241/I                                                    Odrv4                          0             81851  -15761  RISE       1
I__3241/O                                                    Odrv4                        517             82368  -15761  RISE       1
I__3242/I                                                    LocalMux                       0             82368  -15761  RISE       1
I__3242/O                                                    LocalMux                     486             82854  -15761  RISE       1
I__3243/I                                                    InMux                          0             82854  -15761  RISE       1
I__3243/O                                                    InMux                        382             83236  -15761  RISE       1
eeprom.enable_13_LC_23_20_6/in0                              LogicCell40_SEQ_MODE_1000      0             83236  -15761  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in2
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Setup Constraint : 62500p
Path slack       : -15027p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     76183
-----------------------------------   ----- 
End-of-path arrival time (ps)         82647
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout               LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3532/I                                                    Odrv4                          0              6464  -15761  RISE       1
I__3532/O                                                    Odrv4                        517              6981  -15761  RISE       1
I__3535/I                                                    LocalMux                       0              6981  -15761  RISE       1
I__3535/O                                                    LocalMux                     486              7467  -15761  RISE       1
I__3539/I                                                    InMux                          0              7467  -15761  RISE       1
I__3539/O                                                    InMux                        382              7849  -15761  RISE       1
I__3542/I                                                    CascadeMux                     0              7849  -15761  RISE       1
I__3542/O                                                    CascadeMux                     0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/in2     LogicCell40_SEQ_MODE_0000      0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/lcout   LogicCell40_SEQ_MODE_0000    558              8407  -15761  RISE       1
I__3302/I                                                    LocalMux                       0              8407  -15761  RISE       1
I__3302/O                                                    LocalMux                     486              8893  -15761  RISE       1
I__3303/I                                                    InMux                          0              8893  -15761  RISE       1
I__3303/O                                                    InMux                        382              9276  -15761  RISE       1
I__3304/I                                                    CascadeMux                     0              9276  -15761  RISE       1
I__3304/O                                                    CascadeMux                     0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/in2        LogicCell40_SEQ_MODE_0000      0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/carryout   LogicCell40_SEQ_MODE_0000    341              9617  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryin    LogicCell40_SEQ_MODE_0000      0              9617  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryout   LogicCell40_SEQ_MODE_0000    186              9803  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryin    LogicCell40_SEQ_MODE_0000      0              9803  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryout   LogicCell40_SEQ_MODE_0000    186              9989  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryin    LogicCell40_SEQ_MODE_0000      0              9989  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryout   LogicCell40_SEQ_MODE_0000    186             10175  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryin    LogicCell40_SEQ_MODE_0000      0             10175  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryout   LogicCell40_SEQ_MODE_0000    186             10361  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryin    LogicCell40_SEQ_MODE_0000      0             10361  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryout   LogicCell40_SEQ_MODE_0000    186             10547  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryin    LogicCell40_SEQ_MODE_0000      0             10547  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryout   LogicCell40_SEQ_MODE_0000    186             10733  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryin    LogicCell40_SEQ_MODE_0000      0             10733  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryout   LogicCell40_SEQ_MODE_0000    186             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitout                             ICE_CARRY_IN_MUX             289             11209  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryin   LogicCell40_SEQ_MODE_0000      0             11209  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryout  LogicCell40_SEQ_MODE_0000    186             11395  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryin   LogicCell40_SEQ_MODE_0000      0             11395  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryout  LogicCell40_SEQ_MODE_0000    186             11581  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryin   LogicCell40_SEQ_MODE_0000      0             11581  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryout  LogicCell40_SEQ_MODE_0000    186             11767  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryin   LogicCell40_SEQ_MODE_0000      0             11767  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryout  LogicCell40_SEQ_MODE_0000    186             11953  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryin   LogicCell40_SEQ_MODE_0000      0             11953  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryout  LogicCell40_SEQ_MODE_0000    186             12139  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryin   LogicCell40_SEQ_MODE_0000      0             12139  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryout  LogicCell40_SEQ_MODE_0000    186             12325  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryin   LogicCell40_SEQ_MODE_0000      0             12325  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryout  LogicCell40_SEQ_MODE_0000    186             12511  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryin   LogicCell40_SEQ_MODE_0000      0             12511  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryout  LogicCell40_SEQ_MODE_0000    186             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitin                              ICE_CARRY_IN_MUX               0             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitout                             ICE_CARRY_IN_MUX             289             12987  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryin   LogicCell40_SEQ_MODE_0000      0             12987  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryout  LogicCell40_SEQ_MODE_0000    186             13173  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryin   LogicCell40_SEQ_MODE_0000      0             13173  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryout  LogicCell40_SEQ_MODE_0000    186             13359  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryin   LogicCell40_SEQ_MODE_0000      0             13359  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryout  LogicCell40_SEQ_MODE_0000    186             13545  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryin   LogicCell40_SEQ_MODE_0000      0             13545  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryout  LogicCell40_SEQ_MODE_0000    186             13731  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryin   LogicCell40_SEQ_MODE_0000      0             13731  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryout  LogicCell40_SEQ_MODE_0000    186             13917  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryin   LogicCell40_SEQ_MODE_0000      0             13917  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryout  LogicCell40_SEQ_MODE_0000    186             14103  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryin   LogicCell40_SEQ_MODE_0000      0             14103  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryout  LogicCell40_SEQ_MODE_0000    186             14289  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryin   LogicCell40_SEQ_MODE_0000      0             14289  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryout  LogicCell40_SEQ_MODE_0000    186             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             14765  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             14765  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryout  LogicCell40_SEQ_MODE_0000    186             14951  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             14951  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryout  LogicCell40_SEQ_MODE_0000    186             15137  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             15137  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryout  LogicCell40_SEQ_MODE_0000    186             15323  -15761  RISE       2
I__3131/I                                                    InMux                          0             15323  -15761  RISE       1
I__3131/O                                                    InMux                        382             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/in3       LogicCell40_SEQ_MODE_0000      0             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/lcout     LogicCell40_SEQ_MODE_0000    465             16170  -15761  RISE       1
I__3132/I                                                    LocalMux                       0             16170  -15761  RISE       1
I__3132/O                                                    LocalMux                     486             16656  -15761  RISE       1
I__3133/I                                                    InMux                          0             16656  -15761  RISE       1
I__3133/O                                                    InMux                        382             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/in3                  LogicCell40_SEQ_MODE_0000      0             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/lcout                LogicCell40_SEQ_MODE_0000    465             17504  -15761  RISE       3
I__2803/I                                                    LocalMux                       0             17504  -15761  RISE       1
I__2803/O                                                    LocalMux                     486             17990  -15761  RISE       1
I__2806/I                                                    InMux                          0             17990  -15761  RISE       1
I__2806/O                                                    InMux                        382             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/in1                        LogicCell40_SEQ_MODE_0000      0             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/ltout                      LogicCell40_SEQ_MODE_0000    558             18930  -15761  FALL       1
I__2846/I                                                    CascadeMux                     0             18930  -15761  FALL       1
I__2846/O                                                    CascadeMux                     0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/in2                               LogicCell40_SEQ_MODE_0000      0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/ltout                             LogicCell40_SEQ_MODE_0000    507             19437  -15761  FALL       1
I__2845/I                                                    CascadeMux                     0             19437  -15761  FALL       1
I__2845/O                                                    CascadeMux                     0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/in2                               LogicCell40_SEQ_MODE_0000      0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/ltout                             LogicCell40_SEQ_MODE_0000    507             19943  -15761  FALL       1
I__2827/I                                                    CascadeMux                     0             19943  -15761  FALL       1
I__2827/O                                                    CascadeMux                     0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/in2                            LogicCell40_SEQ_MODE_0000      0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/lcout                          LogicCell40_SEQ_MODE_0000    558             20502  -15761  RISE       7
I__2809/I                                                    LocalMux                       0             20502  -15761  RISE       1
I__2809/O                                                    LocalMux                     486             20987  -15761  RISE       1
I__2813/I                                                    InMux                          0             20987  -15761  RISE       1
I__2813/O                                                    InMux                        382             21370  -15761  RISE       1
I__2820/I                                                    CascadeMux                     0             21370  -15761  RISE       1
I__2820/O                                                    CascadeMux                     0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/in2                          LogicCell40_SEQ_MODE_0000      0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/carryout                     LogicCell40_SEQ_MODE_0000    341             21711  -15761  RISE       2
eeprom.add_668_3_lut_LC_20_25_1/carryin                      LogicCell40_SEQ_MODE_0000      0             21711  -15761  RISE       1
eeprom.add_668_3_lut_LC_20_25_1/carryout                     LogicCell40_SEQ_MODE_0000    186             21897  -15761  RISE       2
eeprom.add_668_4_lut_LC_20_25_2/carryin                      LogicCell40_SEQ_MODE_0000      0             21897  -15761  RISE       1
eeprom.add_668_4_lut_LC_20_25_2/carryout                     LogicCell40_SEQ_MODE_0000    186             22083  -15761  RISE       2
eeprom.add_668_5_lut_LC_20_25_3/carryin                      LogicCell40_SEQ_MODE_0000      0             22083  -15761  RISE       1
eeprom.add_668_5_lut_LC_20_25_3/carryout                     LogicCell40_SEQ_MODE_0000    186             22269  -15761  RISE       2
eeprom.add_668_6_lut_LC_20_25_4/carryin                      LogicCell40_SEQ_MODE_0000      0             22269  -15761  RISE       1
eeprom.add_668_6_lut_LC_20_25_4/carryout                     LogicCell40_SEQ_MODE_0000    186             22455  -15761  RISE       2
eeprom.add_668_7_lut_LC_20_25_5/carryin                      LogicCell40_SEQ_MODE_0000      0             22455  -15761  RISE       1
eeprom.add_668_7_lut_LC_20_25_5/carryout                     LogicCell40_SEQ_MODE_0000    186             22641  -15761  RISE       2
eeprom.add_668_8_lut_LC_20_25_6/carryin                      LogicCell40_SEQ_MODE_0000      0             22641  -15761  RISE       1
eeprom.add_668_8_lut_LC_20_25_6/carryout                     LogicCell40_SEQ_MODE_0000    186             22827  -15761  RISE       2
eeprom.add_668_9_lut_LC_20_25_7/carryin                      LogicCell40_SEQ_MODE_0000      0             22827  -15761  RISE       1
eeprom.add_668_9_lut_LC_20_25_7/carryout                     LogicCell40_SEQ_MODE_0000    186             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             23303  -15761  RISE       2
eeprom.add_668_10_lut_LC_20_26_0/carryin                     LogicCell40_SEQ_MODE_0000      0             23303  -15761  RISE       1
eeprom.add_668_10_lut_LC_20_26_0/carryout                    LogicCell40_SEQ_MODE_0000    186             23489  -15761  RISE       2
eeprom.add_668_11_lut_LC_20_26_1/carryin                     LogicCell40_SEQ_MODE_0000      0             23489  -15761  RISE       1
eeprom.add_668_11_lut_LC_20_26_1/carryout                    LogicCell40_SEQ_MODE_0000    186             23675  -15761  RISE       2
eeprom.add_668_12_lut_LC_20_26_2/carryin                     LogicCell40_SEQ_MODE_0000      0             23675  -15761  RISE       1
eeprom.add_668_12_lut_LC_20_26_2/carryout                    LogicCell40_SEQ_MODE_0000    186             23861  -15761  RISE       2
eeprom.add_668_13_lut_LC_20_26_3/carryin                     LogicCell40_SEQ_MODE_0000      0             23861  -15761  RISE       1
eeprom.add_668_13_lut_LC_20_26_3/carryout                    LogicCell40_SEQ_MODE_0000    186             24047  -15761  RISE       2
I__2450/I                                                    InMux                          0             24047  -15761  RISE       1
I__2450/O                                                    InMux                        382             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/in3                         LogicCell40_SEQ_MODE_0000      0             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/lcout                       LogicCell40_SEQ_MODE_0000    465             24895  -15761  RISE       3
I__2420/I                                                    LocalMux                       0             24895  -15761  RISE       1
I__2420/O                                                    LocalMux                     486             25381  -15761  RISE       1
I__2423/I                                                    InMux                          0             25381  -15761  RISE       1
I__2423/O                                                    InMux                        382             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/in3                        LogicCell40_SEQ_MODE_0000      0             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/lcout                      LogicCell40_SEQ_MODE_0000    465             26228  -15761  RISE       1
I__2418/I                                                    LocalMux                       0             26228  -15761  RISE       1
I__2418/O                                                    LocalMux                     486             26714  -15761  RISE       1
I__2419/I                                                    InMux                          0             26714  -15761  RISE       1
I__2419/O                                                    InMux                        382             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/in3                            LogicCell40_SEQ_MODE_0000      0             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/lcout                          LogicCell40_SEQ_MODE_0000    465             27562  -15761  RISE      14
I__2488/I                                                    Odrv4                          0             27562  -15761  RISE       1
I__2488/O                                                    Odrv4                        517             28079  -15761  RISE       1
I__2492/I                                                    LocalMux                       0             28079  -15761  RISE       1
I__2492/O                                                    LocalMux                     486             28564  -15761  RISE       1
I__2497/I                                                    InMux                          0             28564  -15761  RISE       1
I__2497/O                                                    InMux                        382             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/in3                            LogicCell40_SEQ_MODE_0000      0             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/lcout                          LogicCell40_SEQ_MODE_0000    465             29412  -15761  RISE       3
I__1532/I                                                    LocalMux                       0             29412  -15761  RISE       1
I__1532/O                                                    LocalMux                     486             29898  -15761  RISE       1
I__1535/I                                                    InMux                          0             29898  -15761  RISE       1
I__1535/O                                                    InMux                        382             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/in0                        LogicCell40_SEQ_MODE_0000      0             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/lcout                      LogicCell40_SEQ_MODE_0000    662             30942  -15761  RISE       1
I__1609/I                                                    LocalMux                       0             30942  -15761  RISE       1
I__1609/O                                                    LocalMux                     486             31428  -15761  RISE       1
I__1610/I                                                    InMux                          0             31428  -15761  RISE       1
I__1610/O                                                    InMux                        382             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/in3                            LogicCell40_SEQ_MODE_0000      0             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/ltout                          LogicCell40_SEQ_MODE_0000    403             32213  -15761  FALL       1
I__1608/I                                                    CascadeMux                     0             32213  -15761  FALL       1
I__1608/O                                                    CascadeMux                     0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/in2                        LogicCell40_SEQ_MODE_0000      0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/lcout                      LogicCell40_SEQ_MODE_0000    558             32772  -15761  RISE       1
I__1696/I                                                    LocalMux                       0             32772  -15761  RISE       1
I__1696/O                                                    LocalMux                     486             33257  -15761  RISE       1
I__1697/I                                                    InMux                          0             33257  -15761  RISE       1
I__1697/O                                                    InMux                        382             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/in3                        LogicCell40_SEQ_MODE_0000      0             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/lcout                      LogicCell40_SEQ_MODE_0000    465             34105  -15761  RISE      15
I__1664/I                                                    LocalMux                       0             34105  -15761  RISE       1
I__1664/O                                                    LocalMux                     486             34591  -15761  RISE       1
I__1670/I                                                    InMux                          0             34591  -15761  RISE       1
I__1670/O                                                    InMux                        382             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/in3                      LogicCell40_SEQ_MODE_0000      0             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/lcout                    LogicCell40_SEQ_MODE_0000    465             35438  -15761  RISE       3
I__1131/I                                                    Odrv4                          0             35438  -15761  RISE       1
I__1131/O                                                    Odrv4                        517             35955  -15761  RISE       1
I__1133/I                                                    Span4Mux_v                     0             35955  -15761  RISE       1
I__1133/O                                                    Span4Mux_v                   517             36472  -15761  RISE       1
I__1135/I                                                    LocalMux                       0             36472  -15761  RISE       1
I__1135/O                                                    LocalMux                     486             36958  -15761  RISE       1
I__1137/I                                                    InMux                          0             36958  -15761  RISE       1
I__1137/O                                                    InMux                        382             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/in1                            LogicCell40_SEQ_MODE_0000      0             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/lcout                          LogicCell40_SEQ_MODE_0000    589             37930  -15761  RISE       1
I__1446/I                                                    LocalMux                       0             37930  -15761  RISE       1
I__1446/O                                                    LocalMux                     486             38415  -15761  RISE       1
I__1447/I                                                    InMux                          0             38415  -15761  RISE       1
I__1447/O                                                    InMux                        382             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/in3                            LogicCell40_SEQ_MODE_0000      0             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/ltout                          LogicCell40_SEQ_MODE_0000    403             39201  -15761  FALL       1
I__1436/I                                                    CascadeMux                     0             39201  -15761  FALL       1
I__1436/O                                                    CascadeMux                     0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/in2                               LogicCell40_SEQ_MODE_0000      0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/lcout                             LogicCell40_SEQ_MODE_0000    558             39759  -15761  RISE      16
I__2123/I                                                    Odrv4                          0             39759  -15761  RISE       1
I__2123/O                                                    Odrv4                        517             40276  -15761  RISE       1
I__2129/I                                                    Span4Mux_h                     0             40276  -15761  RISE       1
I__2129/O                                                    Span4Mux_h                   444             40721  -15761  RISE       1
I__2142/I                                                    LocalMux                       0             40721  -15761  RISE       1
I__2142/O                                                    LocalMux                     486             41206  -15761  RISE       1
I__2149/I                                                    InMux                          0             41206  -15761  RISE       1
I__2149/O                                                    InMux                        382             41589  -15761  RISE       1
I__2152/I                                                    CascadeMux                     0             41589  -15761  RISE       1
I__2152/O                                                    CascadeMux                     0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/in2                  LogicCell40_SEQ_MODE_0000      0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/lcout                LogicCell40_SEQ_MODE_0000    558             42147  -15761  RISE       2
I__1034/I                                                    LocalMux                       0             42147  -15761  RISE       1
I__1034/O                                                    LocalMux                     486             42633  -15761  RISE       1
I__1036/I                                                    InMux                          0             42633  -15761  RISE       1
I__1036/O                                                    InMux                        382             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/in1                               LogicCell40_SEQ_MODE_0000      0             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/lcout                             LogicCell40_SEQ_MODE_0000    589             43605  -15761  RISE       1
I__1400/I                                                    Odrv4                          0             43605  -15761  RISE       1
I__1400/O                                                    Odrv4                        517             44121  -15761  RISE       1
I__1401/I                                                    Span4Mux_h                     0             44121  -15761  RISE       1
I__1401/O                                                    Span4Mux_h                   444             44566  -15761  RISE       1
I__1402/I                                                    LocalMux                       0             44566  -15761  RISE       1
I__1402/O                                                    LocalMux                     486             45052  -15761  RISE       1
I__1403/I                                                    InMux                          0             45052  -15761  RISE       1
I__1403/O                                                    InMux                        382             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/in3                        LogicCell40_SEQ_MODE_0000      0             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/lcout                      LogicCell40_SEQ_MODE_0000    465             45899  -15761  RISE      17
I__2235/I                                                    Odrv4                          0             45899  -15761  RISE       1
I__2235/O                                                    Odrv4                        517             46416  -15761  RISE       1
I__2243/I                                                    Span4Mux_v                     0             46416  -15761  RISE       1
I__2243/O                                                    Span4Mux_v                   517             46933  -15761  RISE       1
I__2260/I                                                    LocalMux                       0             46933  -15761  RISE       1
I__2260/O                                                    LocalMux                     486             47419  -15761  RISE       1
I__2268/I                                                    InMux                          0             47419  -15761  RISE       1
I__2268/O                                                    InMux                        382             47801  -15761  RISE       1
I__2269/I                                                    CascadeMux                     0             47801  -15761  RISE       1
I__2269/O                                                    CascadeMux                     0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/in2                  LogicCell40_SEQ_MODE_0000      0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/lcout                LogicCell40_SEQ_MODE_0000    558             48360  -15761  RISE       2
I__2221/I                                                    Odrv4                          0             48360  -15761  RISE       1
I__2221/O                                                    Odrv4                        517             48876  -15761  RISE       1
I__2222/I                                                    Span4Mux_h                     0             48876  -15761  RISE       1
I__2222/O                                                    Span4Mux_h                   444             49321  -15761  RISE       1
I__2223/I                                                    LocalMux                       0             49321  -15761  RISE       1
I__2223/O                                                    LocalMux                     486             49807  -15761  RISE       1
I__2225/I                                                    InMux                          0             49807  -15761  RISE       1
I__2225/O                                                    InMux                        382             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/in3                               LogicCell40_SEQ_MODE_0000      0             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/lcout                             LogicCell40_SEQ_MODE_0000    465             50654  -15761  RISE       1
I__2218/I                                                    Odrv4                          0             50654  -15761  RISE       1
I__2218/O                                                    Odrv4                        517             51171  -15761  RISE       1
I__2219/I                                                    LocalMux                       0             51171  -15761  RISE       1
I__2219/O                                                    LocalMux                     486             51657  -15761  RISE       1
I__2220/I                                                    InMux                          0             51657  -15761  RISE       1
I__2220/O                                                    InMux                        382             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/in3                               LogicCell40_SEQ_MODE_0000      0             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/ltout                             LogicCell40_SEQ_MODE_0000    403             52443  -15761  FALL       1
I__1293/I                                                    CascadeMux                     0             52443  -15761  FALL       1
I__1293/O                                                    CascadeMux                     0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/in2               LogicCell40_SEQ_MODE_0000      0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/lcout             LogicCell40_SEQ_MODE_0000    558             53001  -15761  RISE       3
I__1879/I                                                    Odrv4                          0             53001  -15761  RISE       1
I__1879/O                                                    Odrv4                        517             53518  -15761  RISE       1
I__1880/I                                                    Span4Mux_v                     0             53518  -15761  RISE       1
I__1880/O                                                    Span4Mux_v                   517             54035  -15761  RISE       1
I__1881/I                                                    LocalMux                       0             54035  -15761  RISE       1
I__1881/O                                                    LocalMux                     486             54520  -15761  RISE       1
I__1884/I                                                    InMux                          0             54520  -15761  RISE       1
I__1884/O                                                    InMux                        382             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/in0                        LogicCell40_SEQ_MODE_0000      0             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/lcout                      LogicCell40_SEQ_MODE_0000    662             55564  -15761  RISE       1
I__1256/I                                                    LocalMux                       0             55564  -15761  RISE       1
I__1256/O                                                    LocalMux                     486             56050  -15761  RISE       1
I__1257/I                                                    InMux                          0             56050  -15761  RISE       1
I__1257/O                                                    InMux                        382             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/in3                            LogicCell40_SEQ_MODE_0000      0             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/lcout                          LogicCell40_SEQ_MODE_0000    465             56898  -15761  RISE       1
I__2093/I                                                    LocalMux                       0             56898  -15761  RISE       1
I__2093/O                                                    LocalMux                     486             57384  -15761  RISE       1
I__2094/I                                                    InMux                          0             57384  -15761  RISE       1
I__2094/O                                                    InMux                        382             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/in3                        LogicCell40_SEQ_MODE_0000      0             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403             58169  -15761  FALL       1
I__2081/I                                                    CascadeMux                     0             58169  -15761  FALL       1
I__2081/O                                                    CascadeMux                     0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/in2                        LogicCell40_SEQ_MODE_0000      0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/lcout                      LogicCell40_SEQ_MODE_0000    558             58728  -15761  RISE       1
I__2079/I                                                    LocalMux                       0             58728  -15761  RISE       1
I__2079/O                                                    LocalMux                     486             59213  -15761  RISE       1
I__2080/I                                                    InMux                          0             59213  -15761  RISE       1
I__2080/O                                                    InMux                        382             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/in3                               LogicCell40_SEQ_MODE_0000      0             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/lcout                             LogicCell40_SEQ_MODE_0000    465             60061  -15761  RISE      19
I__1897/I                                                    LocalMux                       0             60061  -15761  RISE       1
I__1897/O                                                    LocalMux                     486             60547  -15761  RISE       1
I__1903/I                                                    InMux                          0             60547  -15761  RISE       1
I__1903/O                                                    InMux                        382             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/in3                            LogicCell40_SEQ_MODE_0000      0             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/lcout                          LogicCell40_SEQ_MODE_0000    465             61394  -15761  RISE       3
I__1781/I                                                    Odrv4                          0             61394  -15761  RISE       1
I__1781/O                                                    Odrv4                        517             61911  -15761  RISE       1
I__1784/I                                                    LocalMux                       0             61911  -15761  RISE       1
I__1784/O                                                    LocalMux                     486             62397  -15761  RISE       1
I__1787/I                                                    InMux                          0             62397  -15761  RISE       1
I__1787/O                                                    InMux                        382             62780  -15761  RISE       1
I__1788/I                                                    CascadeMux                     0             62780  -15761  RISE       1
I__1788/O                                                    CascadeMux                     0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/in2                   LogicCell40_SEQ_MODE_0000      0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/carryout              LogicCell40_SEQ_MODE_0000    341             63121  -15761  RISE       2
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             63121  -15761  RISE       1
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryout              LogicCell40_SEQ_MODE_0000    186             63307  -15761  RISE       2
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             63307  -15761  RISE       1
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryout              LogicCell40_SEQ_MODE_0000    186             63493  -15761  RISE       2
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             63493  -15761  RISE       1
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryout              LogicCell40_SEQ_MODE_0000    186             63679  -15761  RISE       2
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             63679  -15761  RISE       1
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryout              LogicCell40_SEQ_MODE_0000    186             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitin                              ICE_CARRY_IN_MUX               0             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitout                             ICE_CARRY_IN_MUX             289             64154  -15761  RISE       2
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryin              LogicCell40_SEQ_MODE_0000      0             64154  -15761  RISE       1
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryout             LogicCell40_SEQ_MODE_0000    186             64340  -15761  RISE       2
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryin              LogicCell40_SEQ_MODE_0000      0             64340  -15761  RISE       1
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryout             LogicCell40_SEQ_MODE_0000    186             64527  -15761  RISE       2
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             64527  -15761  RISE       1
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryout             LogicCell40_SEQ_MODE_0000    186             64713  -15761  RISE       2
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             64713  -15761  RISE       1
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryout             LogicCell40_SEQ_MODE_0000    186             64899  -15761  RISE       2
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             64899  -15761  RISE       1
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryout             LogicCell40_SEQ_MODE_0000    186             65085  -15761  RISE       2
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             65085  -15761  RISE       1
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryout             LogicCell40_SEQ_MODE_0000    186             65271  -15761  RISE       2
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             65271  -15761  RISE       1
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryout             LogicCell40_SEQ_MODE_0000    186             65457  -15761  RISE       2
I__811/I                                                     InMux                          0             65457  -15761  RISE       1
I__811/O                                                     InMux                        382             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/in3                  LogicCell40_SEQ_MODE_0000      0             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/lcout                LogicCell40_SEQ_MODE_0000    465             66305  -15761  RISE       1
I__809/I                                                     LocalMux                       0             66305  -15761  RISE       1
I__809/O                                                     LocalMux                     486             66790  -15761  RISE       1
I__810/I                                                     InMux                          0             66790  -15761  RISE       1
I__810/O                                                     InMux                        382             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/in0                  LogicCell40_SEQ_MODE_0000      0             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/lcout                LogicCell40_SEQ_MODE_0000    662             67834  -15761  RISE       1
I__806/I                                                     LocalMux                       0             67834  -15761  RISE       1
I__806/O                                                     LocalMux                     486             68320  -15761  RISE       1
I__807/I                                                     InMux                          0             68320  -15761  RISE       1
I__807/O                                                     InMux                        382             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             69364  -15761  RISE       1
I__829/I                                                     LocalMux                       0             69364  -15761  RISE       1
I__829/O                                                     LocalMux                     486             69850  -15761  RISE       1
I__830/I                                                     InMux                          0             69850  -15761  RISE       1
I__830/O                                                     InMux                        382             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/in0                  LogicCell40_SEQ_MODE_0000      0             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/lcout                LogicCell40_SEQ_MODE_0000    662             70894  -15761  RISE       1
I__943/I                                                     LocalMux                       0             70894  -15761  RISE       1
I__943/O                                                     LocalMux                     486             71380  -15761  RISE       1
I__944/I                                                     InMux                          0             71380  -15761  RISE       1
I__944/O                                                     InMux                        382             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/in3                            LogicCell40_SEQ_MODE_0000      0             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/lcout                          LogicCell40_SEQ_MODE_0000    465             72228  -15761  RISE       1
I__2602/I                                                    Odrv4                          0             72228  -15761  RISE       1
I__2602/O                                                    Odrv4                        517             72744  -15761  RISE       1
I__2603/I                                                    Span4Mux_h                     0             72744  -15761  RISE       1
I__2603/O                                                    Span4Mux_h                   444             73189  -15761  RISE       1
I__2604/I                                                    LocalMux                       0             73189  -15761  RISE       1
I__2604/O                                                    LocalMux                     486             73675  -15761  RISE       1
I__2605/I                                                    InMux                          0             73675  -15761  RISE       1
I__2605/O                                                    InMux                        382             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/in3                             LogicCell40_SEQ_MODE_0000      0             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/ltout                           LogicCell40_SEQ_MODE_0000    403             74460  -15761  FALL       1
I__2601/I                                                    CascadeMux                     0             74460  -15761  FALL       1
I__2601/O                                                    CascadeMux                     0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/in2                            LogicCell40_SEQ_MODE_0000      0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/lcout                          LogicCell40_SEQ_MODE_0000    558             75019  -15761  RISE      16
I__3173/I                                                    Odrv4                          0             75019  -15761  RISE       1
I__3173/O                                                    Odrv4                        517             75535  -15761  RISE       1
I__3179/I                                                    LocalMux                       0             75535  -15761  RISE       1
I__3179/O                                                    LocalMux                     486             76021  -15761  RISE       1
I__3193/I                                                    InMux                          0             76021  -15761  RISE       1
I__3193/O                                                    InMux                        382             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/in3                      LogicCell40_SEQ_MODE_0000      0             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/lcout                    LogicCell40_SEQ_MODE_0000    465             76869  -15761  RISE       2
I__3020/I                                                    Odrv4                          0             76869  -15761  RISE       1
I__3020/O                                                    Odrv4                        517             77386  -15761  RISE       1
I__3021/I                                                    Span4Mux_v                     0             77386  -15761  RISE       1
I__3021/O                                                    Span4Mux_v                   517             77903  -15761  RISE       1
I__3022/I                                                    LocalMux                       0             77903  -15027  RISE       1
I__3022/O                                                    LocalMux                     486             78388  -15027  RISE       1
I__3024/I                                                    InMux                          0             78388  -15027  RISE       1
I__3024/O                                                    InMux                        382             78771  -15027  RISE       1
eeprom.i4004_1_lut_LC_21_21_6/in3                            LogicCell40_SEQ_MODE_0000      0             78771  -15027  RISE       1
eeprom.i4004_1_lut_LC_21_21_6/lcout                          LogicCell40_SEQ_MODE_0000    465             79236  -15027  RISE       1
I__3027/I                                                    LocalMux                       0             79236  -15027  RISE       1
I__3027/O                                                    LocalMux                     486             79722  -15027  RISE       1
I__3028/I                                                    InMux                          0             79722  -15027  RISE       1
I__3028/O                                                    InMux                        382             80104  -15027  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             80104  -15027  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             80766  -15027  RISE       1
I__3254/I                                                    LocalMux                       0             80766  -15027  RISE       1
I__3254/O                                                    LocalMux                     486             81252  -15027  RISE       1
I__3255/I                                                    InMux                          0             81252  -15027  RISE       1
I__3255/O                                                    InMux                        382             81634  -15027  RISE       1
eeprom.i1_4_lut_adj_22_LC_23_20_4/in1                        LogicCell40_SEQ_MODE_0000      0             81634  -15027  RISE       1
eeprom.i1_4_lut_adj_22_LC_23_20_4/ltout                      LogicCell40_SEQ_MODE_0000    558             82192  -15027  FALL       1
I__3246/I                                                    CascadeMux                     0             82192  -15027  FALL       1
I__3246/O                                                    CascadeMux                     0             82192  -15027  FALL       1
eeprom.i1_4_lut_adj_23_LC_23_20_5/in2                        LogicCell40_SEQ_MODE_0000      0             82192  -15027  FALL       1
eeprom.i1_4_lut_adj_23_LC_23_20_5/ltout                      LogicCell40_SEQ_MODE_0000    455             82647  -15027  RISE       1
I__3238/I                                                    CascadeMux                     0             82647  -15027  RISE       1
I__3238/O                                                    CascadeMux                     0             82647  -15027  RISE       1
eeprom.enable_13_LC_23_20_6/in2                              LogicCell40_SEQ_MODE_1000      0             82647  -15027  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in3
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Setup Constraint : 62500p
Path slack       : -14479p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     75780
-----------------------------------   ----- 
End-of-path arrival time (ps)         82244
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout               LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3532/I                                                    Odrv4                          0              6464  -15761  RISE       1
I__3532/O                                                    Odrv4                        517              6981  -15761  RISE       1
I__3535/I                                                    LocalMux                       0              6981  -15761  RISE       1
I__3535/O                                                    LocalMux                     486              7467  -15761  RISE       1
I__3539/I                                                    InMux                          0              7467  -15761  RISE       1
I__3539/O                                                    InMux                        382              7849  -15761  RISE       1
I__3542/I                                                    CascadeMux                     0              7849  -15761  RISE       1
I__3542/O                                                    CascadeMux                     0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/in2     LogicCell40_SEQ_MODE_0000      0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/lcout   LogicCell40_SEQ_MODE_0000    558              8407  -15761  RISE       1
I__3302/I                                                    LocalMux                       0              8407  -15761  RISE       1
I__3302/O                                                    LocalMux                     486              8893  -15761  RISE       1
I__3303/I                                                    InMux                          0              8893  -15761  RISE       1
I__3303/O                                                    InMux                        382              9276  -15761  RISE       1
I__3304/I                                                    CascadeMux                     0              9276  -15761  RISE       1
I__3304/O                                                    CascadeMux                     0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/in2        LogicCell40_SEQ_MODE_0000      0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/carryout   LogicCell40_SEQ_MODE_0000    341              9617  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryin    LogicCell40_SEQ_MODE_0000      0              9617  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryout   LogicCell40_SEQ_MODE_0000    186              9803  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryin    LogicCell40_SEQ_MODE_0000      0              9803  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryout   LogicCell40_SEQ_MODE_0000    186              9989  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryin    LogicCell40_SEQ_MODE_0000      0              9989  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryout   LogicCell40_SEQ_MODE_0000    186             10175  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryin    LogicCell40_SEQ_MODE_0000      0             10175  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryout   LogicCell40_SEQ_MODE_0000    186             10361  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryin    LogicCell40_SEQ_MODE_0000      0             10361  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryout   LogicCell40_SEQ_MODE_0000    186             10547  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryin    LogicCell40_SEQ_MODE_0000      0             10547  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryout   LogicCell40_SEQ_MODE_0000    186             10733  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryin    LogicCell40_SEQ_MODE_0000      0             10733  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryout   LogicCell40_SEQ_MODE_0000    186             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitout                             ICE_CARRY_IN_MUX             289             11209  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryin   LogicCell40_SEQ_MODE_0000      0             11209  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryout  LogicCell40_SEQ_MODE_0000    186             11395  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryin   LogicCell40_SEQ_MODE_0000      0             11395  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryout  LogicCell40_SEQ_MODE_0000    186             11581  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryin   LogicCell40_SEQ_MODE_0000      0             11581  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryout  LogicCell40_SEQ_MODE_0000    186             11767  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryin   LogicCell40_SEQ_MODE_0000      0             11767  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryout  LogicCell40_SEQ_MODE_0000    186             11953  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryin   LogicCell40_SEQ_MODE_0000      0             11953  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryout  LogicCell40_SEQ_MODE_0000    186             12139  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryin   LogicCell40_SEQ_MODE_0000      0             12139  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryout  LogicCell40_SEQ_MODE_0000    186             12325  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryin   LogicCell40_SEQ_MODE_0000      0             12325  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryout  LogicCell40_SEQ_MODE_0000    186             12511  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryin   LogicCell40_SEQ_MODE_0000      0             12511  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryout  LogicCell40_SEQ_MODE_0000    186             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitin                              ICE_CARRY_IN_MUX               0             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitout                             ICE_CARRY_IN_MUX             289             12987  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryin   LogicCell40_SEQ_MODE_0000      0             12987  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryout  LogicCell40_SEQ_MODE_0000    186             13173  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryin   LogicCell40_SEQ_MODE_0000      0             13173  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryout  LogicCell40_SEQ_MODE_0000    186             13359  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryin   LogicCell40_SEQ_MODE_0000      0             13359  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryout  LogicCell40_SEQ_MODE_0000    186             13545  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryin   LogicCell40_SEQ_MODE_0000      0             13545  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryout  LogicCell40_SEQ_MODE_0000    186             13731  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryin   LogicCell40_SEQ_MODE_0000      0             13731  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryout  LogicCell40_SEQ_MODE_0000    186             13917  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryin   LogicCell40_SEQ_MODE_0000      0             13917  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryout  LogicCell40_SEQ_MODE_0000    186             14103  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryin   LogicCell40_SEQ_MODE_0000      0             14103  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryout  LogicCell40_SEQ_MODE_0000    186             14289  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryin   LogicCell40_SEQ_MODE_0000      0             14289  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryout  LogicCell40_SEQ_MODE_0000    186             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             14765  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             14765  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryout  LogicCell40_SEQ_MODE_0000    186             14951  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             14951  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryout  LogicCell40_SEQ_MODE_0000    186             15137  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             15137  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryout  LogicCell40_SEQ_MODE_0000    186             15323  -15761  RISE       2
I__3131/I                                                    InMux                          0             15323  -15761  RISE       1
I__3131/O                                                    InMux                        382             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/in3       LogicCell40_SEQ_MODE_0000      0             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/lcout     LogicCell40_SEQ_MODE_0000    465             16170  -15761  RISE       1
I__3132/I                                                    LocalMux                       0             16170  -15761  RISE       1
I__3132/O                                                    LocalMux                     486             16656  -15761  RISE       1
I__3133/I                                                    InMux                          0             16656  -15761  RISE       1
I__3133/O                                                    InMux                        382             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/in3                  LogicCell40_SEQ_MODE_0000      0             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/lcout                LogicCell40_SEQ_MODE_0000    465             17504  -15761  RISE       3
I__2803/I                                                    LocalMux                       0             17504  -15761  RISE       1
I__2803/O                                                    LocalMux                     486             17990  -15761  RISE       1
I__2806/I                                                    InMux                          0             17990  -15761  RISE       1
I__2806/O                                                    InMux                        382             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/in1                        LogicCell40_SEQ_MODE_0000      0             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/ltout                      LogicCell40_SEQ_MODE_0000    558             18930  -15761  FALL       1
I__2846/I                                                    CascadeMux                     0             18930  -15761  FALL       1
I__2846/O                                                    CascadeMux                     0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/in2                               LogicCell40_SEQ_MODE_0000      0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/ltout                             LogicCell40_SEQ_MODE_0000    507             19437  -15761  FALL       1
I__2845/I                                                    CascadeMux                     0             19437  -15761  FALL       1
I__2845/O                                                    CascadeMux                     0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/in2                               LogicCell40_SEQ_MODE_0000      0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/ltout                             LogicCell40_SEQ_MODE_0000    507             19943  -15761  FALL       1
I__2827/I                                                    CascadeMux                     0             19943  -15761  FALL       1
I__2827/O                                                    CascadeMux                     0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/in2                            LogicCell40_SEQ_MODE_0000      0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/lcout                          LogicCell40_SEQ_MODE_0000    558             20502  -15761  RISE       7
I__2809/I                                                    LocalMux                       0             20502  -15761  RISE       1
I__2809/O                                                    LocalMux                     486             20987  -15761  RISE       1
I__2813/I                                                    InMux                          0             20987  -15761  RISE       1
I__2813/O                                                    InMux                        382             21370  -15761  RISE       1
I__2820/I                                                    CascadeMux                     0             21370  -15761  RISE       1
I__2820/O                                                    CascadeMux                     0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/in2                          LogicCell40_SEQ_MODE_0000      0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/carryout                     LogicCell40_SEQ_MODE_0000    341             21711  -15761  RISE       2
eeprom.add_668_3_lut_LC_20_25_1/carryin                      LogicCell40_SEQ_MODE_0000      0             21711  -15761  RISE       1
eeprom.add_668_3_lut_LC_20_25_1/carryout                     LogicCell40_SEQ_MODE_0000    186             21897  -15761  RISE       2
eeprom.add_668_4_lut_LC_20_25_2/carryin                      LogicCell40_SEQ_MODE_0000      0             21897  -15761  RISE       1
eeprom.add_668_4_lut_LC_20_25_2/carryout                     LogicCell40_SEQ_MODE_0000    186             22083  -15761  RISE       2
eeprom.add_668_5_lut_LC_20_25_3/carryin                      LogicCell40_SEQ_MODE_0000      0             22083  -15761  RISE       1
eeprom.add_668_5_lut_LC_20_25_3/carryout                     LogicCell40_SEQ_MODE_0000    186             22269  -15761  RISE       2
eeprom.add_668_6_lut_LC_20_25_4/carryin                      LogicCell40_SEQ_MODE_0000      0             22269  -15761  RISE       1
eeprom.add_668_6_lut_LC_20_25_4/carryout                     LogicCell40_SEQ_MODE_0000    186             22455  -15761  RISE       2
eeprom.add_668_7_lut_LC_20_25_5/carryin                      LogicCell40_SEQ_MODE_0000      0             22455  -15761  RISE       1
eeprom.add_668_7_lut_LC_20_25_5/carryout                     LogicCell40_SEQ_MODE_0000    186             22641  -15761  RISE       2
eeprom.add_668_8_lut_LC_20_25_6/carryin                      LogicCell40_SEQ_MODE_0000      0             22641  -15761  RISE       1
eeprom.add_668_8_lut_LC_20_25_6/carryout                     LogicCell40_SEQ_MODE_0000    186             22827  -15761  RISE       2
eeprom.add_668_9_lut_LC_20_25_7/carryin                      LogicCell40_SEQ_MODE_0000      0             22827  -15761  RISE       1
eeprom.add_668_9_lut_LC_20_25_7/carryout                     LogicCell40_SEQ_MODE_0000    186             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             23303  -15761  RISE       2
eeprom.add_668_10_lut_LC_20_26_0/carryin                     LogicCell40_SEQ_MODE_0000      0             23303  -15761  RISE       1
eeprom.add_668_10_lut_LC_20_26_0/carryout                    LogicCell40_SEQ_MODE_0000    186             23489  -15761  RISE       2
eeprom.add_668_11_lut_LC_20_26_1/carryin                     LogicCell40_SEQ_MODE_0000      0             23489  -15761  RISE       1
eeprom.add_668_11_lut_LC_20_26_1/carryout                    LogicCell40_SEQ_MODE_0000    186             23675  -15761  RISE       2
eeprom.add_668_12_lut_LC_20_26_2/carryin                     LogicCell40_SEQ_MODE_0000      0             23675  -15761  RISE       1
eeprom.add_668_12_lut_LC_20_26_2/carryout                    LogicCell40_SEQ_MODE_0000    186             23861  -15761  RISE       2
eeprom.add_668_13_lut_LC_20_26_3/carryin                     LogicCell40_SEQ_MODE_0000      0             23861  -15761  RISE       1
eeprom.add_668_13_lut_LC_20_26_3/carryout                    LogicCell40_SEQ_MODE_0000    186             24047  -15761  RISE       2
I__2450/I                                                    InMux                          0             24047  -15761  RISE       1
I__2450/O                                                    InMux                        382             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/in3                         LogicCell40_SEQ_MODE_0000      0             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/lcout                       LogicCell40_SEQ_MODE_0000    465             24895  -15761  RISE       3
I__2420/I                                                    LocalMux                       0             24895  -15761  RISE       1
I__2420/O                                                    LocalMux                     486             25381  -15761  RISE       1
I__2423/I                                                    InMux                          0             25381  -15761  RISE       1
I__2423/O                                                    InMux                        382             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/in3                        LogicCell40_SEQ_MODE_0000      0             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/lcout                      LogicCell40_SEQ_MODE_0000    465             26228  -15761  RISE       1
I__2418/I                                                    LocalMux                       0             26228  -15761  RISE       1
I__2418/O                                                    LocalMux                     486             26714  -15761  RISE       1
I__2419/I                                                    InMux                          0             26714  -15761  RISE       1
I__2419/O                                                    InMux                        382             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/in3                            LogicCell40_SEQ_MODE_0000      0             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/lcout                          LogicCell40_SEQ_MODE_0000    465             27562  -15761  RISE      14
I__2488/I                                                    Odrv4                          0             27562  -15761  RISE       1
I__2488/O                                                    Odrv4                        517             28079  -15761  RISE       1
I__2492/I                                                    LocalMux                       0             28079  -15761  RISE       1
I__2492/O                                                    LocalMux                     486             28564  -15761  RISE       1
I__2497/I                                                    InMux                          0             28564  -15761  RISE       1
I__2497/O                                                    InMux                        382             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/in3                            LogicCell40_SEQ_MODE_0000      0             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/lcout                          LogicCell40_SEQ_MODE_0000    465             29412  -15761  RISE       3
I__1532/I                                                    LocalMux                       0             29412  -15761  RISE       1
I__1532/O                                                    LocalMux                     486             29898  -15761  RISE       1
I__1535/I                                                    InMux                          0             29898  -15761  RISE       1
I__1535/O                                                    InMux                        382             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/in0                        LogicCell40_SEQ_MODE_0000      0             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/lcout                      LogicCell40_SEQ_MODE_0000    662             30942  -15761  RISE       1
I__1609/I                                                    LocalMux                       0             30942  -15761  RISE       1
I__1609/O                                                    LocalMux                     486             31428  -15761  RISE       1
I__1610/I                                                    InMux                          0             31428  -15761  RISE       1
I__1610/O                                                    InMux                        382             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/in3                            LogicCell40_SEQ_MODE_0000      0             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/ltout                          LogicCell40_SEQ_MODE_0000    403             32213  -15761  FALL       1
I__1608/I                                                    CascadeMux                     0             32213  -15761  FALL       1
I__1608/O                                                    CascadeMux                     0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/in2                        LogicCell40_SEQ_MODE_0000      0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/lcout                      LogicCell40_SEQ_MODE_0000    558             32772  -15761  RISE       1
I__1696/I                                                    LocalMux                       0             32772  -15761  RISE       1
I__1696/O                                                    LocalMux                     486             33257  -15761  RISE       1
I__1697/I                                                    InMux                          0             33257  -15761  RISE       1
I__1697/O                                                    InMux                        382             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/in3                        LogicCell40_SEQ_MODE_0000      0             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/lcout                      LogicCell40_SEQ_MODE_0000    465             34105  -15761  RISE      15
I__1664/I                                                    LocalMux                       0             34105  -15761  RISE       1
I__1664/O                                                    LocalMux                     486             34591  -15761  RISE       1
I__1670/I                                                    InMux                          0             34591  -15761  RISE       1
I__1670/O                                                    InMux                        382             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/in3                      LogicCell40_SEQ_MODE_0000      0             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/lcout                    LogicCell40_SEQ_MODE_0000    465             35438  -15761  RISE       3
I__1131/I                                                    Odrv4                          0             35438  -15761  RISE       1
I__1131/O                                                    Odrv4                        517             35955  -15761  RISE       1
I__1133/I                                                    Span4Mux_v                     0             35955  -15761  RISE       1
I__1133/O                                                    Span4Mux_v                   517             36472  -15761  RISE       1
I__1135/I                                                    LocalMux                       0             36472  -15761  RISE       1
I__1135/O                                                    LocalMux                     486             36958  -15761  RISE       1
I__1137/I                                                    InMux                          0             36958  -15761  RISE       1
I__1137/O                                                    InMux                        382             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/in1                            LogicCell40_SEQ_MODE_0000      0             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/lcout                          LogicCell40_SEQ_MODE_0000    589             37930  -15761  RISE       1
I__1446/I                                                    LocalMux                       0             37930  -15761  RISE       1
I__1446/O                                                    LocalMux                     486             38415  -15761  RISE       1
I__1447/I                                                    InMux                          0             38415  -15761  RISE       1
I__1447/O                                                    InMux                        382             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/in3                            LogicCell40_SEQ_MODE_0000      0             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/ltout                          LogicCell40_SEQ_MODE_0000    403             39201  -15761  FALL       1
I__1436/I                                                    CascadeMux                     0             39201  -15761  FALL       1
I__1436/O                                                    CascadeMux                     0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/in2                               LogicCell40_SEQ_MODE_0000      0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/lcout                             LogicCell40_SEQ_MODE_0000    558             39759  -15761  RISE      16
I__2123/I                                                    Odrv4                          0             39759  -15761  RISE       1
I__2123/O                                                    Odrv4                        517             40276  -15761  RISE       1
I__2129/I                                                    Span4Mux_h                     0             40276  -15761  RISE       1
I__2129/O                                                    Span4Mux_h                   444             40721  -15761  RISE       1
I__2142/I                                                    LocalMux                       0             40721  -15761  RISE       1
I__2142/O                                                    LocalMux                     486             41206  -15761  RISE       1
I__2149/I                                                    InMux                          0             41206  -15761  RISE       1
I__2149/O                                                    InMux                        382             41589  -15761  RISE       1
I__2152/I                                                    CascadeMux                     0             41589  -15761  RISE       1
I__2152/O                                                    CascadeMux                     0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/in2                  LogicCell40_SEQ_MODE_0000      0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/lcout                LogicCell40_SEQ_MODE_0000    558             42147  -15761  RISE       2
I__1034/I                                                    LocalMux                       0             42147  -15761  RISE       1
I__1034/O                                                    LocalMux                     486             42633  -15761  RISE       1
I__1036/I                                                    InMux                          0             42633  -15761  RISE       1
I__1036/O                                                    InMux                        382             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/in1                               LogicCell40_SEQ_MODE_0000      0             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/lcout                             LogicCell40_SEQ_MODE_0000    589             43605  -15761  RISE       1
I__1400/I                                                    Odrv4                          0             43605  -15761  RISE       1
I__1400/O                                                    Odrv4                        517             44121  -15761  RISE       1
I__1401/I                                                    Span4Mux_h                     0             44121  -15761  RISE       1
I__1401/O                                                    Span4Mux_h                   444             44566  -15761  RISE       1
I__1402/I                                                    LocalMux                       0             44566  -15761  RISE       1
I__1402/O                                                    LocalMux                     486             45052  -15761  RISE       1
I__1403/I                                                    InMux                          0             45052  -15761  RISE       1
I__1403/O                                                    InMux                        382             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/in3                        LogicCell40_SEQ_MODE_0000      0             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/lcout                      LogicCell40_SEQ_MODE_0000    465             45899  -15761  RISE      17
I__2235/I                                                    Odrv4                          0             45899  -15761  RISE       1
I__2235/O                                                    Odrv4                        517             46416  -15761  RISE       1
I__2243/I                                                    Span4Mux_v                     0             46416  -15761  RISE       1
I__2243/O                                                    Span4Mux_v                   517             46933  -15761  RISE       1
I__2260/I                                                    LocalMux                       0             46933  -15761  RISE       1
I__2260/O                                                    LocalMux                     486             47419  -15761  RISE       1
I__2268/I                                                    InMux                          0             47419  -15761  RISE       1
I__2268/O                                                    InMux                        382             47801  -15761  RISE       1
I__2269/I                                                    CascadeMux                     0             47801  -15761  RISE       1
I__2269/O                                                    CascadeMux                     0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/in2                  LogicCell40_SEQ_MODE_0000      0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/lcout                LogicCell40_SEQ_MODE_0000    558             48360  -15761  RISE       2
I__2221/I                                                    Odrv4                          0             48360  -15761  RISE       1
I__2221/O                                                    Odrv4                        517             48876  -15761  RISE       1
I__2222/I                                                    Span4Mux_h                     0             48876  -15761  RISE       1
I__2222/O                                                    Span4Mux_h                   444             49321  -15761  RISE       1
I__2223/I                                                    LocalMux                       0             49321  -15761  RISE       1
I__2223/O                                                    LocalMux                     486             49807  -15761  RISE       1
I__2225/I                                                    InMux                          0             49807  -15761  RISE       1
I__2225/O                                                    InMux                        382             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/in3                               LogicCell40_SEQ_MODE_0000      0             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/lcout                             LogicCell40_SEQ_MODE_0000    465             50654  -15761  RISE       1
I__2218/I                                                    Odrv4                          0             50654  -15761  RISE       1
I__2218/O                                                    Odrv4                        517             51171  -15761  RISE       1
I__2219/I                                                    LocalMux                       0             51171  -15761  RISE       1
I__2219/O                                                    LocalMux                     486             51657  -15761  RISE       1
I__2220/I                                                    InMux                          0             51657  -15761  RISE       1
I__2220/O                                                    InMux                        382             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/in3                               LogicCell40_SEQ_MODE_0000      0             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/ltout                             LogicCell40_SEQ_MODE_0000    403             52443  -15761  FALL       1
I__1293/I                                                    CascadeMux                     0             52443  -15761  FALL       1
I__1293/O                                                    CascadeMux                     0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/in2               LogicCell40_SEQ_MODE_0000      0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/lcout             LogicCell40_SEQ_MODE_0000    558             53001  -15761  RISE       3
I__1879/I                                                    Odrv4                          0             53001  -15761  RISE       1
I__1879/O                                                    Odrv4                        517             53518  -15761  RISE       1
I__1880/I                                                    Span4Mux_v                     0             53518  -15761  RISE       1
I__1880/O                                                    Span4Mux_v                   517             54035  -15761  RISE       1
I__1881/I                                                    LocalMux                       0             54035  -15761  RISE       1
I__1881/O                                                    LocalMux                     486             54520  -15761  RISE       1
I__1884/I                                                    InMux                          0             54520  -15761  RISE       1
I__1884/O                                                    InMux                        382             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/in0                        LogicCell40_SEQ_MODE_0000      0             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/lcout                      LogicCell40_SEQ_MODE_0000    662             55564  -15761  RISE       1
I__1256/I                                                    LocalMux                       0             55564  -15761  RISE       1
I__1256/O                                                    LocalMux                     486             56050  -15761  RISE       1
I__1257/I                                                    InMux                          0             56050  -15761  RISE       1
I__1257/O                                                    InMux                        382             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/in3                            LogicCell40_SEQ_MODE_0000      0             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/lcout                          LogicCell40_SEQ_MODE_0000    465             56898  -15761  RISE       1
I__2093/I                                                    LocalMux                       0             56898  -15761  RISE       1
I__2093/O                                                    LocalMux                     486             57384  -15761  RISE       1
I__2094/I                                                    InMux                          0             57384  -15761  RISE       1
I__2094/O                                                    InMux                        382             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/in3                        LogicCell40_SEQ_MODE_0000      0             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403             58169  -15761  FALL       1
I__2081/I                                                    CascadeMux                     0             58169  -15761  FALL       1
I__2081/O                                                    CascadeMux                     0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/in2                        LogicCell40_SEQ_MODE_0000      0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/lcout                      LogicCell40_SEQ_MODE_0000    558             58728  -15761  RISE       1
I__2079/I                                                    LocalMux                       0             58728  -15761  RISE       1
I__2079/O                                                    LocalMux                     486             59213  -15761  RISE       1
I__2080/I                                                    InMux                          0             59213  -15761  RISE       1
I__2080/O                                                    InMux                        382             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/in3                               LogicCell40_SEQ_MODE_0000      0             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/lcout                             LogicCell40_SEQ_MODE_0000    465             60061  -15761  RISE      19
I__1897/I                                                    LocalMux                       0             60061  -15761  RISE       1
I__1897/O                                                    LocalMux                     486             60547  -15761  RISE       1
I__1903/I                                                    InMux                          0             60547  -15761  RISE       1
I__1903/O                                                    InMux                        382             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/in3                            LogicCell40_SEQ_MODE_0000      0             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/lcout                          LogicCell40_SEQ_MODE_0000    465             61394  -15761  RISE       3
I__1781/I                                                    Odrv4                          0             61394  -15761  RISE       1
I__1781/O                                                    Odrv4                        517             61911  -15761  RISE       1
I__1784/I                                                    LocalMux                       0             61911  -15761  RISE       1
I__1784/O                                                    LocalMux                     486             62397  -15761  RISE       1
I__1787/I                                                    InMux                          0             62397  -15761  RISE       1
I__1787/O                                                    InMux                        382             62780  -15761  RISE       1
I__1788/I                                                    CascadeMux                     0             62780  -15761  RISE       1
I__1788/O                                                    CascadeMux                     0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/in2                   LogicCell40_SEQ_MODE_0000      0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/carryout              LogicCell40_SEQ_MODE_0000    341             63121  -15761  RISE       2
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             63121  -15761  RISE       1
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryout              LogicCell40_SEQ_MODE_0000    186             63307  -15761  RISE       2
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             63307  -15761  RISE       1
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryout              LogicCell40_SEQ_MODE_0000    186             63493  -15761  RISE       2
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             63493  -15761  RISE       1
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryout              LogicCell40_SEQ_MODE_0000    186             63679  -15761  RISE       2
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             63679  -15761  RISE       1
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryout              LogicCell40_SEQ_MODE_0000    186             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitin                              ICE_CARRY_IN_MUX               0             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitout                             ICE_CARRY_IN_MUX             289             64154  -15761  RISE       2
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryin              LogicCell40_SEQ_MODE_0000      0             64154  -15761  RISE       1
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryout             LogicCell40_SEQ_MODE_0000    186             64340  -15761  RISE       2
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryin              LogicCell40_SEQ_MODE_0000      0             64340  -15761  RISE       1
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryout             LogicCell40_SEQ_MODE_0000    186             64527  -15761  RISE       2
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             64527  -15761  RISE       1
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryout             LogicCell40_SEQ_MODE_0000    186             64713  -15761  RISE       2
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             64713  -15761  RISE       1
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryout             LogicCell40_SEQ_MODE_0000    186             64899  -15761  RISE       2
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             64899  -15761  RISE       1
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryout             LogicCell40_SEQ_MODE_0000    186             65085  -15761  RISE       2
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             65085  -15761  RISE       1
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryout             LogicCell40_SEQ_MODE_0000    186             65271  -15761  RISE       2
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             65271  -15761  RISE       1
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryout             LogicCell40_SEQ_MODE_0000    186             65457  -15761  RISE       2
I__811/I                                                     InMux                          0             65457  -15761  RISE       1
I__811/O                                                     InMux                        382             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/in3                  LogicCell40_SEQ_MODE_0000      0             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/lcout                LogicCell40_SEQ_MODE_0000    465             66305  -15761  RISE       1
I__809/I                                                     LocalMux                       0             66305  -15761  RISE       1
I__809/O                                                     LocalMux                     486             66790  -15761  RISE       1
I__810/I                                                     InMux                          0             66790  -15761  RISE       1
I__810/O                                                     InMux                        382             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/in0                  LogicCell40_SEQ_MODE_0000      0             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/lcout                LogicCell40_SEQ_MODE_0000    662             67834  -15761  RISE       1
I__806/I                                                     LocalMux                       0             67834  -15761  RISE       1
I__806/O                                                     LocalMux                     486             68320  -15761  RISE       1
I__807/I                                                     InMux                          0             68320  -15761  RISE       1
I__807/O                                                     InMux                        382             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             69364  -15761  RISE       1
I__829/I                                                     LocalMux                       0             69364  -15761  RISE       1
I__829/O                                                     LocalMux                     486             69850  -15761  RISE       1
I__830/I                                                     InMux                          0             69850  -15761  RISE       1
I__830/O                                                     InMux                        382             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/in0                  LogicCell40_SEQ_MODE_0000      0             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/lcout                LogicCell40_SEQ_MODE_0000    662             70894  -15761  RISE       1
I__943/I                                                     LocalMux                       0             70894  -15761  RISE       1
I__943/O                                                     LocalMux                     486             71380  -15761  RISE       1
I__944/I                                                     InMux                          0             71380  -15761  RISE       1
I__944/O                                                     InMux                        382             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/in3                            LogicCell40_SEQ_MODE_0000      0             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/lcout                          LogicCell40_SEQ_MODE_0000    465             72228  -15761  RISE       1
I__2602/I                                                    Odrv4                          0             72228  -15761  RISE       1
I__2602/O                                                    Odrv4                        517             72744  -15761  RISE       1
I__2603/I                                                    Span4Mux_h                     0             72744  -15761  RISE       1
I__2603/O                                                    Span4Mux_h                   444             73189  -15761  RISE       1
I__2604/I                                                    LocalMux                       0             73189  -15761  RISE       1
I__2604/O                                                    LocalMux                     486             73675  -15761  RISE       1
I__2605/I                                                    InMux                          0             73675  -15761  RISE       1
I__2605/O                                                    InMux                        382             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/in3                             LogicCell40_SEQ_MODE_0000      0             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/ltout                           LogicCell40_SEQ_MODE_0000    403             74460  -15761  FALL       1
I__2601/I                                                    CascadeMux                     0             74460  -15761  FALL       1
I__2601/O                                                    CascadeMux                     0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/in2                            LogicCell40_SEQ_MODE_0000      0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/lcout                          LogicCell40_SEQ_MODE_0000    558             75019  -15761  RISE      16
I__3173/I                                                    Odrv4                          0             75019  -15761  RISE       1
I__3173/O                                                    Odrv4                        517             75535  -15761  RISE       1
I__3179/I                                                    LocalMux                       0             75535  -15761  RISE       1
I__3179/O                                                    LocalMux                     486             76021  -15761  RISE       1
I__3193/I                                                    InMux                          0             76021  -15761  RISE       1
I__3193/O                                                    InMux                        382             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/in3                      LogicCell40_SEQ_MODE_0000      0             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/lcout                    LogicCell40_SEQ_MODE_0000    465             76869  -15761  RISE       2
I__3020/I                                                    Odrv4                          0             76869  -15761  RISE       1
I__3020/O                                                    Odrv4                        517             77386  -15761  RISE       1
I__3021/I                                                    Span4Mux_v                     0             77386  -15761  RISE       1
I__3021/O                                                    Span4Mux_v                   517             77903  -15761  RISE       1
I__3023/I                                                    Span4Mux_h                     0             77903  -15761  RISE       1
I__3023/O                                                    Span4Mux_h                   444             78347  -15761  RISE       1
I__3025/I                                                    LocalMux                       0             78347  -15761  RISE       1
I__3025/O                                                    LocalMux                     486             78833  -15761  RISE       1
I__3026/I                                                    InMux                          0             78833  -15761  RISE       1
I__3026/O                                                    InMux                        382             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/in1                  LogicCell40_SEQ_MODE_0000      0             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/carryout             LogicCell40_SEQ_MODE_0000    382             79598  -15761  RISE       2
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             79598  -15761  RISE       1
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryout             LogicCell40_SEQ_MODE_0000    186             79784  -15761  RISE       2
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             79784  -15761  RISE       1
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryout             LogicCell40_SEQ_MODE_0000    186             79970  -15761  RISE       2
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryin              LogicCell40_SEQ_MODE_0000      0             79970  -15761  RISE       1
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryout             LogicCell40_SEQ_MODE_0000    186             80156  -15761  RISE       2
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryin              LogicCell40_SEQ_MODE_0000      0             80156  -15761  RISE       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryout             LogicCell40_SEQ_MODE_0000    186             80342  -15761  RISE       2
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryin              LogicCell40_SEQ_MODE_0000      0             80342  -15761  RISE       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryout             LogicCell40_SEQ_MODE_0000    186             80528  -15761  RISE       2
I__2982/I                                                    InMux                          0             80528  -14479  RISE       1
I__2982/O                                                    InMux                        382             80911  -14479  RISE       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/in3                  LogicCell40_SEQ_MODE_0000      0             80911  -14479  RISE       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/lcout                LogicCell40_SEQ_MODE_0000    465             81376  -14479  RISE       1
I__3236/I                                                    LocalMux                       0             81376  -14479  RISE       1
I__3236/O                                                    LocalMux                     486             81862  -14479  RISE       1
I__3237/I                                                    InMux                          0             81862  -14479  RISE       1
I__3237/O                                                    InMux                        382             82244  -14479  RISE       1
eeprom.enable_13_LC_23_20_6/in3                              LogicCell40_SEQ_MODE_1000      0             82244  -14479  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in1
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Setup Constraint : 62500p
Path slack       : -14479p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     75594
-----------------------------------   ----- 
End-of-path arrival time (ps)         82058
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout               LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3532/I                                                    Odrv4                          0              6464  -15761  RISE       1
I__3532/O                                                    Odrv4                        517              6981  -15761  RISE       1
I__3535/I                                                    LocalMux                       0              6981  -15761  RISE       1
I__3535/O                                                    LocalMux                     486              7467  -15761  RISE       1
I__3539/I                                                    InMux                          0              7467  -15761  RISE       1
I__3539/O                                                    InMux                        382              7849  -15761  RISE       1
I__3542/I                                                    CascadeMux                     0              7849  -15761  RISE       1
I__3542/O                                                    CascadeMux                     0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/in2     LogicCell40_SEQ_MODE_0000      0              7849  -15761  RISE       1
eeprom.rem_4_unary_minus_2_inv_0_i1_1_lut_LC_23_22_2/lcout   LogicCell40_SEQ_MODE_0000    558              8407  -15761  RISE       1
I__3302/I                                                    LocalMux                       0              8407  -15761  RISE       1
I__3302/O                                                    LocalMux                     486              8893  -15761  RISE       1
I__3303/I                                                    InMux                          0              8893  -15761  RISE       1
I__3303/O                                                    InMux                        382              9276  -15761  RISE       1
I__3304/I                                                    CascadeMux                     0              9276  -15761  RISE       1
I__3304/O                                                    CascadeMux                     0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/in2        LogicCell40_SEQ_MODE_0000      0              9276  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_2_lut_LC_22_23_0/carryout   LogicCell40_SEQ_MODE_0000    341              9617  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryin    LogicCell40_SEQ_MODE_0000      0              9617  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_3_lut_LC_22_23_1/carryout   LogicCell40_SEQ_MODE_0000    186              9803  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryin    LogicCell40_SEQ_MODE_0000      0              9803  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_4_lut_LC_22_23_2/carryout   LogicCell40_SEQ_MODE_0000    186              9989  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryin    LogicCell40_SEQ_MODE_0000      0              9989  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_5_lut_LC_22_23_3/carryout   LogicCell40_SEQ_MODE_0000    186             10175  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryin    LogicCell40_SEQ_MODE_0000      0             10175  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_6_lut_LC_22_23_4/carryout   LogicCell40_SEQ_MODE_0000    186             10361  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryin    LogicCell40_SEQ_MODE_0000      0             10361  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_7_lut_LC_22_23_5/carryout   LogicCell40_SEQ_MODE_0000    186             10547  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryin    LogicCell40_SEQ_MODE_0000      0             10547  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_8_lut_LC_22_23_6/carryout   LogicCell40_SEQ_MODE_0000    186             10733  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryin    LogicCell40_SEQ_MODE_0000      0             10733  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_9_lut_LC_22_23_7/carryout   LogicCell40_SEQ_MODE_0000    186             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitin                              ICE_CARRY_IN_MUX               0             10919  -15761  RISE       1
IN_MUX_bfv_22_24_0_/carryinitout                             ICE_CARRY_IN_MUX             289             11209  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryin   LogicCell40_SEQ_MODE_0000      0             11209  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_10_lut_LC_22_24_0/carryout  LogicCell40_SEQ_MODE_0000    186             11395  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryin   LogicCell40_SEQ_MODE_0000      0             11395  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_11_lut_LC_22_24_1/carryout  LogicCell40_SEQ_MODE_0000    186             11581  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryin   LogicCell40_SEQ_MODE_0000      0             11581  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_12_lut_LC_22_24_2/carryout  LogicCell40_SEQ_MODE_0000    186             11767  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryin   LogicCell40_SEQ_MODE_0000      0             11767  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_13_lut_LC_22_24_3/carryout  LogicCell40_SEQ_MODE_0000    186             11953  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryin   LogicCell40_SEQ_MODE_0000      0             11953  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_14_lut_LC_22_24_4/carryout  LogicCell40_SEQ_MODE_0000    186             12139  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryin   LogicCell40_SEQ_MODE_0000      0             12139  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_15_lut_LC_22_24_5/carryout  LogicCell40_SEQ_MODE_0000    186             12325  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryin   LogicCell40_SEQ_MODE_0000      0             12325  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_16_lut_LC_22_24_6/carryout  LogicCell40_SEQ_MODE_0000    186             12511  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryin   LogicCell40_SEQ_MODE_0000      0             12511  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_17_lut_LC_22_24_7/carryout  LogicCell40_SEQ_MODE_0000    186             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitin                              ICE_CARRY_IN_MUX               0             12697  -15761  RISE       1
IN_MUX_bfv_22_25_0_/carryinitout                             ICE_CARRY_IN_MUX             289             12987  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryin   LogicCell40_SEQ_MODE_0000      0             12987  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_18_lut_LC_22_25_0/carryout  LogicCell40_SEQ_MODE_0000    186             13173  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryin   LogicCell40_SEQ_MODE_0000      0             13173  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_19_lut_LC_22_25_1/carryout  LogicCell40_SEQ_MODE_0000    186             13359  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryin   LogicCell40_SEQ_MODE_0000      0             13359  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_20_lut_LC_22_25_2/carryout  LogicCell40_SEQ_MODE_0000    186             13545  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryin   LogicCell40_SEQ_MODE_0000      0             13545  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_21_lut_LC_22_25_3/carryout  LogicCell40_SEQ_MODE_0000    186             13731  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryin   LogicCell40_SEQ_MODE_0000      0             13731  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_22_lut_LC_22_25_4/carryout  LogicCell40_SEQ_MODE_0000    186             13917  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryin   LogicCell40_SEQ_MODE_0000      0             13917  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_23_lut_LC_22_25_5/carryout  LogicCell40_SEQ_MODE_0000    186             14103  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryin   LogicCell40_SEQ_MODE_0000      0             14103  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_24_lut_LC_22_25_6/carryout  LogicCell40_SEQ_MODE_0000    186             14289  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryin   LogicCell40_SEQ_MODE_0000      0             14289  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_25_lut_LC_22_25_7/carryout  LogicCell40_SEQ_MODE_0000    186             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             14475  -15761  RISE       1
IN_MUX_bfv_22_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             14765  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryin   LogicCell40_SEQ_MODE_0000      0             14765  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_26_lut_LC_22_26_0/carryout  LogicCell40_SEQ_MODE_0000    186             14951  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryin   LogicCell40_SEQ_MODE_0000      0             14951  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_27_lut_LC_22_26_1/carryout  LogicCell40_SEQ_MODE_0000    186             15137  -15761  RISE       2
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryin   LogicCell40_SEQ_MODE_0000      0             15137  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_28_lut_LC_22_26_2/carryout  LogicCell40_SEQ_MODE_0000    186             15323  -15761  RISE       2
I__3131/I                                                    InMux                          0             15323  -15761  RISE       1
I__3131/O                                                    InMux                        382             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/in3       LogicCell40_SEQ_MODE_0000      0             15705  -15761  RISE       1
eeprom.rem_4_unary_minus_2_add_3_29_lut_LC_22_26_3/lcout     LogicCell40_SEQ_MODE_0000    465             16170  -15761  RISE       1
I__3132/I                                                    LocalMux                       0             16170  -15761  RISE       1
I__3132/O                                                    LocalMux                     486             16656  -15761  RISE       1
I__3133/I                                                    InMux                          0             16656  -15761  RISE       1
I__3133/O                                                    InMux                        382             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/in3                  LogicCell40_SEQ_MODE_0000      0             17039  -15761  RISE       1
eeprom.rem_4_mux_3_i28_3_lut_LC_21_26_0/lcout                LogicCell40_SEQ_MODE_0000    465             17504  -15761  RISE       3
I__2803/I                                                    LocalMux                       0             17504  -15761  RISE       1
I__2803/O                                                    LocalMux                     486             17990  -15761  RISE       1
I__2806/I                                                    InMux                          0             17990  -15761  RISE       1
I__2806/O                                                    InMux                        382             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/in1                        LogicCell40_SEQ_MODE_0000      0             18372  -15761  RISE       1
eeprom.i1_4_lut_adj_16_LC_21_25_3/ltout                      LogicCell40_SEQ_MODE_0000    558             18930  -15761  FALL       1
I__2846/I                                                    CascadeMux                     0             18930  -15761  FALL       1
I__2846/O                                                    CascadeMux                     0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/in2                               LogicCell40_SEQ_MODE_0000      0             18930  -15761  FALL       1
eeprom.i4_4_lut_LC_21_25_4/ltout                             LogicCell40_SEQ_MODE_0000    507             19437  -15761  FALL       1
I__2845/I                                                    CascadeMux                     0             19437  -15761  FALL       1
I__2845/O                                                    CascadeMux                     0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/in2                               LogicCell40_SEQ_MODE_0000      0             19437  -15761  FALL       1
eeprom.i5_3_lut_LC_21_25_5/ltout                             LogicCell40_SEQ_MODE_0000    507             19943  -15761  FALL       1
I__2827/I                                                    CascadeMux                     0             19943  -15761  FALL       1
I__2827/O                                                    CascadeMux                     0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/in2                            LogicCell40_SEQ_MODE_0000      0             19943  -15761  FALL       1
eeprom.i4030_1_lut_LC_21_25_6/lcout                          LogicCell40_SEQ_MODE_0000    558             20502  -15761  RISE       7
I__2809/I                                                    LocalMux                       0             20502  -15761  RISE       1
I__2809/O                                                    LocalMux                     486             20987  -15761  RISE       1
I__2813/I                                                    InMux                          0             20987  -15761  RISE       1
I__2813/O                                                    InMux                        382             21370  -15761  RISE       1
I__2820/I                                                    CascadeMux                     0             21370  -15761  RISE       1
I__2820/O                                                    CascadeMux                     0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/in2                          LogicCell40_SEQ_MODE_0000      0             21370  -15761  RISE       1
eeprom.add_668_2_lut_LC_20_25_0/carryout                     LogicCell40_SEQ_MODE_0000    341             21711  -15761  RISE       2
eeprom.add_668_3_lut_LC_20_25_1/carryin                      LogicCell40_SEQ_MODE_0000      0             21711  -15761  RISE       1
eeprom.add_668_3_lut_LC_20_25_1/carryout                     LogicCell40_SEQ_MODE_0000    186             21897  -15761  RISE       2
eeprom.add_668_4_lut_LC_20_25_2/carryin                      LogicCell40_SEQ_MODE_0000      0             21897  -15761  RISE       1
eeprom.add_668_4_lut_LC_20_25_2/carryout                     LogicCell40_SEQ_MODE_0000    186             22083  -15761  RISE       2
eeprom.add_668_5_lut_LC_20_25_3/carryin                      LogicCell40_SEQ_MODE_0000      0             22083  -15761  RISE       1
eeprom.add_668_5_lut_LC_20_25_3/carryout                     LogicCell40_SEQ_MODE_0000    186             22269  -15761  RISE       2
eeprom.add_668_6_lut_LC_20_25_4/carryin                      LogicCell40_SEQ_MODE_0000      0             22269  -15761  RISE       1
eeprom.add_668_6_lut_LC_20_25_4/carryout                     LogicCell40_SEQ_MODE_0000    186             22455  -15761  RISE       2
eeprom.add_668_7_lut_LC_20_25_5/carryin                      LogicCell40_SEQ_MODE_0000      0             22455  -15761  RISE       1
eeprom.add_668_7_lut_LC_20_25_5/carryout                     LogicCell40_SEQ_MODE_0000    186             22641  -15761  RISE       2
eeprom.add_668_8_lut_LC_20_25_6/carryin                      LogicCell40_SEQ_MODE_0000      0             22641  -15761  RISE       1
eeprom.add_668_8_lut_LC_20_25_6/carryout                     LogicCell40_SEQ_MODE_0000    186             22827  -15761  RISE       2
eeprom.add_668_9_lut_LC_20_25_7/carryin                      LogicCell40_SEQ_MODE_0000      0             22827  -15761  RISE       1
eeprom.add_668_9_lut_LC_20_25_7/carryout                     LogicCell40_SEQ_MODE_0000    186             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitin                              ICE_CARRY_IN_MUX               0             23013  -15761  RISE       1
IN_MUX_bfv_20_26_0_/carryinitout                             ICE_CARRY_IN_MUX             289             23303  -15761  RISE       2
eeprom.add_668_10_lut_LC_20_26_0/carryin                     LogicCell40_SEQ_MODE_0000      0             23303  -15761  RISE       1
eeprom.add_668_10_lut_LC_20_26_0/carryout                    LogicCell40_SEQ_MODE_0000    186             23489  -15761  RISE       2
eeprom.add_668_11_lut_LC_20_26_1/carryin                     LogicCell40_SEQ_MODE_0000      0             23489  -15761  RISE       1
eeprom.add_668_11_lut_LC_20_26_1/carryout                    LogicCell40_SEQ_MODE_0000    186             23675  -15761  RISE       2
eeprom.add_668_12_lut_LC_20_26_2/carryin                     LogicCell40_SEQ_MODE_0000      0             23675  -15761  RISE       1
eeprom.add_668_12_lut_LC_20_26_2/carryout                    LogicCell40_SEQ_MODE_0000    186             23861  -15761  RISE       2
eeprom.add_668_13_lut_LC_20_26_3/carryin                     LogicCell40_SEQ_MODE_0000      0             23861  -15761  RISE       1
eeprom.add_668_13_lut_LC_20_26_3/carryout                    LogicCell40_SEQ_MODE_0000    186             24047  -15761  RISE       2
I__2450/I                                                    InMux                          0             24047  -15761  RISE       1
I__2450/O                                                    InMux                        382             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/in3                         LogicCell40_SEQ_MODE_0000      0             24430  -15761  RISE       1
eeprom.add_668_14_lut_LC_20_26_4/lcout                       LogicCell40_SEQ_MODE_0000    465             24895  -15761  RISE       3
I__2420/I                                                    LocalMux                       0             24895  -15761  RISE       1
I__2420/O                                                    LocalMux                     486             25381  -15761  RISE       1
I__2423/I                                                    InMux                          0             25381  -15761  RISE       1
I__2423/O                                                    InMux                        382             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/in3                        LogicCell40_SEQ_MODE_0000      0             25763  -15761  RISE       1
eeprom.i1_4_lut_adj_32_LC_20_26_6/lcout                      LogicCell40_SEQ_MODE_0000    465             26228  -15761  RISE       1
I__2418/I                                                    LocalMux                       0             26228  -15761  RISE       1
I__2418/O                                                    LocalMux                     486             26714  -15761  RISE       1
I__2419/I                                                    InMux                          0             26714  -15761  RISE       1
I__2419/O                                                    InMux                        382             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/in3                            LogicCell40_SEQ_MODE_0000      0             27097  -15761  RISE       1
eeprom.i3036_4_lut_LC_19_25_6/lcout                          LogicCell40_SEQ_MODE_0000    465             27562  -15761  RISE      14
I__2488/I                                                    Odrv4                          0             27562  -15761  RISE       1
I__2488/O                                                    Odrv4                        517             28079  -15761  RISE       1
I__2492/I                                                    LocalMux                       0             28079  -15761  RISE       1
I__2492/O                                                    LocalMux                     486             28564  -15761  RISE       1
I__2497/I                                                    InMux                          0             28564  -15761  RISE       1
I__2497/O                                                    InMux                        382             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/in3                            LogicCell40_SEQ_MODE_0000      0             28947  -15761  RISE       1
eeprom.i3924_3_lut_LC_19_27_7/lcout                          LogicCell40_SEQ_MODE_0000    465             29412  -15761  RISE       3
I__1532/I                                                    LocalMux                       0             29412  -15761  RISE       1
I__1532/O                                                    LocalMux                     486             29898  -15761  RISE       1
I__1535/I                                                    InMux                          0             29898  -15761  RISE       1
I__1535/O                                                    InMux                        382             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/in0                        LogicCell40_SEQ_MODE_0000      0             30280  -15761  RISE       1
eeprom.i1_4_lut_adj_33_LC_19_28_1/lcout                      LogicCell40_SEQ_MODE_0000    662             30942  -15761  RISE       1
I__1609/I                                                    LocalMux                       0             30942  -15761  RISE       1
I__1609/O                                                    LocalMux                     486             31428  -15761  RISE       1
I__1610/I                                                    InMux                          0             31428  -15761  RISE       1
I__1610/O                                                    InMux                        382             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/in3                            LogicCell40_SEQ_MODE_0000      0             31810  -15761  RISE       1
eeprom.i2988_4_lut_LC_19_29_1/ltout                          LogicCell40_SEQ_MODE_0000    403             32213  -15761  FALL       1
I__1608/I                                                    CascadeMux                     0             32213  -15761  FALL       1
I__1608/O                                                    CascadeMux                     0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/in2                        LogicCell40_SEQ_MODE_0000      0             32213  -15761  FALL       1
eeprom.i1_4_lut_adj_34_LC_19_29_2/lcout                      LogicCell40_SEQ_MODE_0000    558             32772  -15761  RISE       1
I__1696/I                                                    LocalMux                       0             32772  -15761  RISE       1
I__1696/O                                                    LocalMux                     486             33257  -15761  RISE       1
I__1697/I                                                    InMux                          0             33257  -15761  RISE       1
I__1697/O                                                    InMux                        382             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/in3                        LogicCell40_SEQ_MODE_0000      0             33640  -15761  RISE       1
eeprom.i1_4_lut_adj_35_LC_19_30_5/lcout                      LogicCell40_SEQ_MODE_0000    465             34105  -15761  RISE      15
I__1664/I                                                    LocalMux                       0             34105  -15761  RISE       1
I__1664/O                                                    LocalMux                     486             34591  -15761  RISE       1
I__1670/I                                                    InMux                          0             34591  -15761  RISE       1
I__1670/O                                                    InMux                        382             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/in3                      LogicCell40_SEQ_MODE_0000      0             34973  -15761  RISE       1
eeprom.rem_4_i2449_3_lut_LC_18_30_0/lcout                    LogicCell40_SEQ_MODE_0000    465             35438  -15761  RISE       3
I__1131/I                                                    Odrv4                          0             35438  -15761  RISE       1
I__1131/O                                                    Odrv4                        517             35955  -15761  RISE       1
I__1133/I                                                    Span4Mux_v                     0             35955  -15761  RISE       1
I__1133/O                                                    Span4Mux_v                   517             36472  -15761  RISE       1
I__1135/I                                                    LocalMux                       0             36472  -15761  RISE       1
I__1135/O                                                    LocalMux                     486             36958  -15761  RISE       1
I__1137/I                                                    InMux                          0             36958  -15761  RISE       1
I__1137/O                                                    InMux                        382             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/in1                            LogicCell40_SEQ_MODE_0000      0             37340  -15761  RISE       1
eeprom.i2936_4_lut_LC_18_24_5/lcout                          LogicCell40_SEQ_MODE_0000    589             37930  -15761  RISE       1
I__1446/I                                                    LocalMux                       0             37930  -15761  RISE       1
I__1446/O                                                    LocalMux                     486             38415  -15761  RISE       1
I__1447/I                                                    InMux                          0             38415  -15761  RISE       1
I__1447/O                                                    InMux                        382             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/in3                            LogicCell40_SEQ_MODE_0000      0             38798  -15761  RISE       1
eeprom.i2986_4_lut_LC_19_24_4/ltout                          LogicCell40_SEQ_MODE_0000    403             39201  -15761  FALL       1
I__1436/I                                                    CascadeMux                     0             39201  -15761  FALL       1
I__1436/O                                                    CascadeMux                     0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/in2                               LogicCell40_SEQ_MODE_0000      0             39201  -15761  FALL       1
eeprom.i3_4_lut_LC_19_24_5/lcout                             LogicCell40_SEQ_MODE_0000    558             39759  -15761  RISE      16
I__2123/I                                                    Odrv4                          0             39759  -15761  RISE       1
I__2123/O                                                    Odrv4                        517             40276  -15761  RISE       1
I__2129/I                                                    Span4Mux_h                     0             40276  -15761  RISE       1
I__2129/O                                                    Span4Mux_h                   444             40721  -15761  RISE       1
I__2142/I                                                    LocalMux                       0             40721  -15761  RISE       1
I__2142/O                                                    LocalMux                     486             41206  -15761  RISE       1
I__2149/I                                                    InMux                          0             41206  -15761  RISE       1
I__2149/O                                                    InMux                        382             41589  -15761  RISE       1
I__2152/I                                                    CascadeMux                     0             41589  -15761  RISE       1
I__2152/O                                                    CascadeMux                     0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/in2                  LogicCell40_SEQ_MODE_0000      0             41589  -15761  RISE       1
eeprom.rem_4_add_2499_18_lut_LC_18_27_0/lcout                LogicCell40_SEQ_MODE_0000    558             42147  -15761  RISE       2
I__1034/I                                                    LocalMux                       0             42147  -15761  RISE       1
I__1034/O                                                    LocalMux                     486             42633  -15761  RISE       1
I__1036/I                                                    InMux                          0             42633  -15761  RISE       1
I__1036/O                                                    InMux                        382             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/in1                               LogicCell40_SEQ_MODE_0000      0             43015  -15761  RISE       1
eeprom.i3_3_lut_LC_18_27_2/lcout                             LogicCell40_SEQ_MODE_0000    589             43605  -15761  RISE       1
I__1400/I                                                    Odrv4                          0             43605  -15761  RISE       1
I__1400/O                                                    Odrv4                        517             44121  -15761  RISE       1
I__1401/I                                                    Span4Mux_h                     0             44121  -15761  RISE       1
I__1401/O                                                    Span4Mux_h                   444             44566  -15761  RISE       1
I__1402/I                                                    LocalMux                       0             44566  -15761  RISE       1
I__1402/O                                                    LocalMux                     486             45052  -15761  RISE       1
I__1403/I                                                    InMux                          0             45052  -15761  RISE       1
I__1403/O                                                    InMux                        382             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/in3                        LogicCell40_SEQ_MODE_0000      0             45434  -15761  RISE       1
eeprom.i4_4_lut_adj_27_LC_19_23_4/lcout                      LogicCell40_SEQ_MODE_0000    465             45899  -15761  RISE      17
I__2235/I                                                    Odrv4                          0             45899  -15761  RISE       1
I__2235/O                                                    Odrv4                        517             46416  -15761  RISE       1
I__2243/I                                                    Span4Mux_v                     0             46416  -15761  RISE       1
I__2243/O                                                    Span4Mux_v                   517             46933  -15761  RISE       1
I__2260/I                                                    LocalMux                       0             46933  -15761  RISE       1
I__2260/O                                                    LocalMux                     486             47419  -15761  RISE       1
I__2268/I                                                    InMux                          0             47419  -15761  RISE       1
I__2268/O                                                    InMux                        382             47801  -15761  RISE       1
I__2269/I                                                    CascadeMux                     0             47801  -15761  RISE       1
I__2269/O                                                    CascadeMux                     0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/in2                  LogicCell40_SEQ_MODE_0000      0             47801  -15761  RISE       1
eeprom.rem_4_add_2566_19_lut_LC_17_27_1/lcout                LogicCell40_SEQ_MODE_0000    558             48360  -15761  RISE       2
I__2221/I                                                    Odrv4                          0             48360  -15761  RISE       1
I__2221/O                                                    Odrv4                        517             48876  -15761  RISE       1
I__2222/I                                                    Span4Mux_h                     0             48876  -15761  RISE       1
I__2222/O                                                    Span4Mux_h                   444             49321  -15761  RISE       1
I__2223/I                                                    LocalMux                       0             49321  -15761  RISE       1
I__2223/O                                                    LocalMux                     486             49807  -15761  RISE       1
I__2225/I                                                    InMux                          0             49807  -15761  RISE       1
I__2225/O                                                    InMux                        382             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/in3                               LogicCell40_SEQ_MODE_0000      0             50189  -15761  RISE       1
eeprom.i1_2_lut_LC_20_24_1/lcout                             LogicCell40_SEQ_MODE_0000    465             50654  -15761  RISE       1
I__2218/I                                                    Odrv4                          0             50654  -15761  RISE       1
I__2218/O                                                    Odrv4                        517             51171  -15761  RISE       1
I__2219/I                                                    LocalMux                       0             51171  -15761  RISE       1
I__2219/O                                                    LocalMux                     486             51657  -15761  RISE       1
I__2220/I                                                    InMux                          0             51657  -15761  RISE       1
I__2220/O                                                    InMux                        382             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/in3                               LogicCell40_SEQ_MODE_0000      0             52040  -15761  RISE       1
eeprom.i5_4_lut_LC_19_22_6/ltout                             LogicCell40_SEQ_MODE_0000    403             52443  -15761  FALL       1
I__1293/I                                                    CascadeMux                     0             52443  -15761  FALL       1
I__1293/O                                                    CascadeMux                     0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/in2               LogicCell40_SEQ_MODE_0000      0             52443  -15761  FALL       1
eeprom.rem_4_i2649_rep_25_3_lut_LC_19_22_7/lcout             LogicCell40_SEQ_MODE_0000    558             53001  -15761  RISE       3
I__1879/I                                                    Odrv4                          0             53001  -15761  RISE       1
I__1879/O                                                    Odrv4                        517             53518  -15761  RISE       1
I__1880/I                                                    Span4Mux_v                     0             53518  -15761  RISE       1
I__1880/O                                                    Span4Mux_v                   517             54035  -15761  RISE       1
I__1881/I                                                    LocalMux                       0             54035  -15761  RISE       1
I__1881/O                                                    LocalMux                     486             54520  -15761  RISE       1
I__1884/I                                                    InMux                          0             54520  -15761  RISE       1
I__1884/O                                                    InMux                        382             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/in0                        LogicCell40_SEQ_MODE_0000      0             54903  -15761  RISE       1
eeprom.i1_4_lut_adj_39_LC_19_21_3/lcout                      LogicCell40_SEQ_MODE_0000    662             55564  -15761  RISE       1
I__1256/I                                                    LocalMux                       0             55564  -15761  RISE       1
I__1256/O                                                    LocalMux                     486             56050  -15761  RISE       1
I__1257/I                                                    InMux                          0             56050  -15761  RISE       1
I__1257/O                                                    InMux                        382             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/in3                            LogicCell40_SEQ_MODE_0000      0             56433  -15761  RISE       1
eeprom.i2980_4_lut_LC_19_21_1/lcout                          LogicCell40_SEQ_MODE_0000    465             56898  -15761  RISE       1
I__2093/I                                                    LocalMux                       0             56898  -15761  RISE       1
I__2093/O                                                    LocalMux                     486             57384  -15761  RISE       1
I__2094/I                                                    InMux                          0             57384  -15761  RISE       1
I__2094/O                                                    InMux                        382             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/in3                        LogicCell40_SEQ_MODE_0000      0             57766  -15761  RISE       1
eeprom.i1_4_lut_adj_41_LC_20_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403             58169  -15761  FALL       1
I__2081/I                                                    CascadeMux                     0             58169  -15761  FALL       1
I__2081/O                                                    CascadeMux                     0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/in2                        LogicCell40_SEQ_MODE_0000      0             58169  -15761  FALL       1
eeprom.i5_4_lut_adj_42_LC_20_21_6/lcout                      LogicCell40_SEQ_MODE_0000    558             58728  -15761  RISE       1
I__2079/I                                                    LocalMux                       0             58728  -15761  RISE       1
I__2079/O                                                    LocalMux                     486             59213  -15761  RISE       1
I__2080/I                                                    InMux                          0             59213  -15761  RISE       1
I__2080/O                                                    InMux                        382             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/in3                               LogicCell40_SEQ_MODE_0000      0             59596  -15761  RISE       1
eeprom.i6_4_lut_LC_19_20_1/lcout                             LogicCell40_SEQ_MODE_0000    465             60061  -15761  RISE      19
I__1897/I                                                    LocalMux                       0             60061  -15761  RISE       1
I__1897/O                                                    LocalMux                     486             60547  -15761  RISE       1
I__1903/I                                                    InMux                          0             60547  -15761  RISE       1
I__1903/O                                                    InMux                        382             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/in3                            LogicCell40_SEQ_MODE_0000      0             60929  -15761  RISE       1
eeprom.i3935_3_lut_LC_19_19_7/lcout                          LogicCell40_SEQ_MODE_0000    465             61394  -15761  RISE       3
I__1781/I                                                    Odrv4                          0             61394  -15761  RISE       1
I__1781/O                                                    Odrv4                        517             61911  -15761  RISE       1
I__1784/I                                                    LocalMux                       0             61911  -15761  RISE       1
I__1784/O                                                    LocalMux                     486             62397  -15761  RISE       1
I__1787/I                                                    InMux                          0             62397  -15761  RISE       1
I__1787/O                                                    InMux                        382             62780  -15761  RISE       1
I__1788/I                                                    CascadeMux                     0             62780  -15761  RISE       1
I__1788/O                                                    CascadeMux                     0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/in2                   LogicCell40_SEQ_MODE_0000      0             62780  -15761  RISE       1
eeprom.rem_4_add_2767_5_lut_LC_17_19_3/carryout              LogicCell40_SEQ_MODE_0000    341             63121  -15761  RISE       2
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             63121  -15761  RISE       1
eeprom.rem_4_add_2767_6_lut_LC_17_19_4/carryout              LogicCell40_SEQ_MODE_0000    186             63307  -15761  RISE       2
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             63307  -15761  RISE       1
eeprom.rem_4_add_2767_7_lut_LC_17_19_5/carryout              LogicCell40_SEQ_MODE_0000    186             63493  -15761  RISE       2
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             63493  -15761  RISE       1
eeprom.rem_4_add_2767_8_lut_LC_17_19_6/carryout              LogicCell40_SEQ_MODE_0000    186             63679  -15761  RISE       2
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             63679  -15761  RISE       1
eeprom.rem_4_add_2767_9_lut_LC_17_19_7/carryout              LogicCell40_SEQ_MODE_0000    186             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitin                              ICE_CARRY_IN_MUX               0             63865  -15761  RISE       1
IN_MUX_bfv_17_20_0_/carryinitout                             ICE_CARRY_IN_MUX             289             64154  -15761  RISE       2
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryin              LogicCell40_SEQ_MODE_0000      0             64154  -15761  RISE       1
eeprom.rem_4_add_2767_10_lut_LC_17_20_0/carryout             LogicCell40_SEQ_MODE_0000    186             64340  -15761  RISE       2
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryin              LogicCell40_SEQ_MODE_0000      0             64340  -15761  RISE       1
eeprom.rem_4_add_2767_11_lut_LC_17_20_1/carryout             LogicCell40_SEQ_MODE_0000    186             64527  -15761  RISE       2
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             64527  -15761  RISE       1
eeprom.rem_4_add_2767_12_lut_LC_17_20_2/carryout             LogicCell40_SEQ_MODE_0000    186             64713  -15761  RISE       2
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             64713  -15761  RISE       1
eeprom.rem_4_add_2767_13_lut_LC_17_20_3/carryout             LogicCell40_SEQ_MODE_0000    186             64899  -15761  RISE       2
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             64899  -15761  RISE       1
eeprom.rem_4_add_2767_14_lut_LC_17_20_4/carryout             LogicCell40_SEQ_MODE_0000    186             65085  -15761  RISE       2
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             65085  -15761  RISE       1
eeprom.rem_4_add_2767_15_lut_LC_17_20_5/carryout             LogicCell40_SEQ_MODE_0000    186             65271  -15761  RISE       2
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             65271  -15761  RISE       1
eeprom.rem_4_add_2767_16_lut_LC_17_20_6/carryout             LogicCell40_SEQ_MODE_0000    186             65457  -15761  RISE       2
I__811/I                                                     InMux                          0             65457  -15761  RISE       1
I__811/O                                                     InMux                        382             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/in3                  LogicCell40_SEQ_MODE_0000      0             65839  -15761  RISE       1
eeprom.rem_4_add_2767_17_lut_LC_17_20_7/lcout                LogicCell40_SEQ_MODE_0000    465             66305  -15761  RISE       1
I__809/I                                                     LocalMux                       0             66305  -15761  RISE       1
I__809/O                                                     LocalMux                     486             66790  -15761  RISE       1
I__810/I                                                     InMux                          0             66790  -15761  RISE       1
I__810/O                                                     InMux                        382             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/in0                  LogicCell40_SEQ_MODE_0000      0             67173  -15761  RISE       1
eeprom.rem_4_add_2767_18_lut_LC_17_21_0/lcout                LogicCell40_SEQ_MODE_0000    662             67834  -15761  RISE       1
I__806/I                                                     LocalMux                       0             67834  -15761  RISE       1
I__806/O                                                     LocalMux                     486             68320  -15761  RISE       1
I__807/I                                                     InMux                          0             68320  -15761  RISE       1
I__807/O                                                     InMux                        382             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/in0                  LogicCell40_SEQ_MODE_0000      0             68703  -15761  RISE       1
eeprom.rem_4_add_2767_19_lut_LC_17_21_1/lcout                LogicCell40_SEQ_MODE_0000    662             69364  -15761  RISE       1
I__829/I                                                     LocalMux                       0             69364  -15761  RISE       1
I__829/O                                                     LocalMux                     486             69850  -15761  RISE       1
I__830/I                                                     InMux                          0             69850  -15761  RISE       1
I__830/O                                                     InMux                        382             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/in0                  LogicCell40_SEQ_MODE_0000      0             70233  -15761  RISE       1
eeprom.rem_4_add_2767_21_lut_LC_17_21_3/lcout                LogicCell40_SEQ_MODE_0000    662             70894  -15761  RISE       1
I__943/I                                                     LocalMux                       0             70894  -15761  RISE       1
I__943/O                                                     LocalMux                     486             71380  -15761  RISE       1
I__944/I                                                     InMux                          0             71380  -15761  RISE       1
I__944/O                                                     InMux                        382             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/in3                            LogicCell40_SEQ_MODE_0000      0             71762  -15761  RISE       1
eeprom.i3890_2_lut_LC_18_21_7/lcout                          LogicCell40_SEQ_MODE_0000    465             72228  -15761  RISE       1
I__2602/I                                                    Odrv4                          0             72228  -15761  RISE       1
I__2602/O                                                    Odrv4                        517             72744  -15761  RISE       1
I__2603/I                                                    Span4Mux_h                     0             72744  -15761  RISE       1
I__2603/O                                                    Span4Mux_h                   444             73189  -15761  RISE       1
I__2604/I                                                    LocalMux                       0             73189  -15761  RISE       1
I__2604/O                                                    LocalMux                     486             73675  -15761  RISE       1
I__2605/I                                                    InMux                          0             73675  -15761  RISE       1
I__2605/O                                                    InMux                        382             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/in3                             LogicCell40_SEQ_MODE_0000      0             74057  -15761  RISE       1
eeprom.i137_4_lut_LC_21_19_2/ltout                           LogicCell40_SEQ_MODE_0000    403             74460  -15761  FALL       1
I__2601/I                                                    CascadeMux                     0             74460  -15761  FALL       1
I__2601/O                                                    CascadeMux                     0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/in2                            LogicCell40_SEQ_MODE_0000      0             74460  -15761  FALL       1
eeprom.i3410_4_lut_LC_21_19_3/lcout                          LogicCell40_SEQ_MODE_0000    558             75019  -15761  RISE      16
I__3173/I                                                    Odrv4                          0             75019  -15761  RISE       1
I__3173/O                                                    Odrv4                        517             75535  -15761  RISE       1
I__3179/I                                                    LocalMux                       0             75535  -15761  RISE       1
I__3179/O                                                    LocalMux                     486             76021  -15761  RISE       1
I__3193/I                                                    InMux                          0             76021  -15761  RISE       1
I__3193/O                                                    InMux                        382             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/in3                      LogicCell40_SEQ_MODE_0000      0             76404  -15761  RISE       1
eeprom.rem_4_i2850_3_lut_LC_20_17_2/lcout                    LogicCell40_SEQ_MODE_0000    465             76869  -15761  RISE       2
I__3020/I                                                    Odrv4                          0             76869  -15761  RISE       1
I__3020/O                                                    Odrv4                        517             77386  -15761  RISE       1
I__3021/I                                                    Span4Mux_v                     0             77386  -15761  RISE       1
I__3021/O                                                    Span4Mux_v                   517             77903  -15761  RISE       1
I__3023/I                                                    Span4Mux_h                     0             77903  -15761  RISE       1
I__3023/O                                                    Span4Mux_h                   444             78347  -15761  RISE       1
I__3025/I                                                    LocalMux                       0             78347  -15761  RISE       1
I__3025/O                                                    LocalMux                     486             78833  -15761  RISE       1
I__3026/I                                                    InMux                          0             78833  -15761  RISE       1
I__3026/O                                                    InMux                        382             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/in1                  LogicCell40_SEQ_MODE_0000      0             79215  -15761  RISE       1
eeprom.rem_4_add_2893_19_lut_LC_22_21_1/carryout             LogicCell40_SEQ_MODE_0000    382             79598  -15761  RISE       2
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             79598  -15761  RISE       1
eeprom.rem_4_add_2893_20_lut_LC_22_21_2/carryout             LogicCell40_SEQ_MODE_0000    186             79784  -15761  RISE       2
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             79784  -15761  RISE       1
eeprom.rem_4_add_2893_21_lut_LC_22_21_3/carryout             LogicCell40_SEQ_MODE_0000    186             79970  -15761  RISE       2
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryin              LogicCell40_SEQ_MODE_0000      0             79970  -15761  RISE       1
eeprom.rem_4_add_2893_22_lut_LC_22_21_4/carryout             LogicCell40_SEQ_MODE_0000    186             80156  -15761  RISE       2
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryin              LogicCell40_SEQ_MODE_0000      0             80156  -15761  RISE       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/carryout             LogicCell40_SEQ_MODE_0000    186             80342  -15761  RISE       2
I__2991/I                                                    InMux                          0             80342  -14479  RISE       1
I__2991/O                                                    InMux                        382             80725  -14479  RISE       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/in3                  LogicCell40_SEQ_MODE_0000      0             80725  -14479  RISE       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/lcout                LogicCell40_SEQ_MODE_0000    465             81190  -14479  RISE       1
I__3239/I                                                    LocalMux                       0             81190  -14479  RISE       1
I__3239/O                                                    LocalMux                     486             81676  -14479  RISE       1
I__3240/I                                                    InMux                          0             81676  -14479  RISE       1
I__3240/O                                                    InMux                        382             82058  -14479  RISE       1
eeprom.enable_13_LC_23_20_6/in1                              LogicCell40_SEQ_MODE_1000      0             82058  -14479  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/ce
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Setup Constraint : 31250p
Path slack       : 22991p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2357
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33607

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5913
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10616
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4428/I                                    LocalMux                       0              4703  22991  RISE       1
I__4428/O                                    LocalMux                     486              5189  22991  RISE       1
I__4437/I                                    InMux                          0              5189  22991  RISE       1
I__4437/O                                    InMux                        382              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/in0    LogicCell40_SEQ_MODE_0000      0              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/lcout  LogicCell40_SEQ_MODE_0000    662              6233  22991  RISE       2
I__4564/I                                    Odrv4                          0              6233  22991  RISE       1
I__4564/O                                    Odrv4                        517              6750  22991  RISE       1
I__4566/I                                    LocalMux                       0              6750  22991  RISE       1
I__4566/O                                    LocalMux                     486              7236  22991  RISE       1
I__4567/I                                    InMux                          0              7236  22991  RISE       1
I__4567/O                                    InMux                        382              7618  22991  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/in0        LogicCell40_SEQ_MODE_0000      0              7618  22991  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/lcout      LogicCell40_SEQ_MODE_0000    662              8280  22991  RISE       1
I__4512/I                                    Odrv4                          0              8280  22991  RISE       1
I__4512/O                                    Odrv4                        517              8797  22991  RISE       1
I__4513/I                                    Span4Mux_h                     0              8797  22991  RISE       1
I__4513/O                                    Span4Mux_h                   444              9241  22991  RISE       1
I__4514/I                                    LocalMux                       0              9241  22991  RISE       1
I__4514/O                                    LocalMux                     486              9727  22991  RISE       1
I__4515/I                                    CEMux                          0              9727  22991  RISE       1
I__4515/O                                    CEMux                        889             10616  22991  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/ce         LogicCell40_SEQ_MODE_1000      0             10616  22991  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/sr
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/sr            LogicCell40_SEQ_MODE_1000      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i0_LC_26_22_3/sr
Capture Clock    : eeprom.i2c.counter_i0_LC_26_22_3/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4122/I                                      LocalMux                       0              8187  24087  RISE       1
I__4122/O                                      LocalMux                     486              8673  24087  RISE       1
I__4124/I                                      SRMux                          0              8673  24087  RISE       1
I__4124/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/sr            LogicCell40_SEQ_MODE_1001      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/sr
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/sr            LogicCell40_SEQ_MODE_1000      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/sr
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/sr            LogicCell40_SEQ_MODE_1000      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/sr
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/sr            LogicCell40_SEQ_MODE_1000      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/sr
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/sr            LogicCell40_SEQ_MODE_1000      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/sr
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/sr            LogicCell40_SEQ_MODE_1001      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/sr
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Setup Constraint : 31250p
Path slack       : 24086p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33441

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                5117
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9355
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/ltout           LogicCell40_SEQ_MODE_0000    507              7629  24087  FALL       1
I__4125/I                                      CascadeMux                     0              7629  24087  FALL       1
I__4125/O                                      CascadeMux                     0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in2       LogicCell40_SEQ_MODE_0000      0              7629  24087  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout     LogicCell40_SEQ_MODE_0000    558              8187  24087  RISE       8
I__4121/I                                      LocalMux                       0              8187  24087  RISE       1
I__4121/O                                      LocalMux                     486              8673  24087  RISE       1
I__4123/I                                      SRMux                          0              8673  24087  RISE       1
I__4123/O                                      SRMux                        682              9355  24087  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/sr            LogicCell40_SEQ_MODE_1001      0              9355  24087  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i4_LC_28_22_2/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/ce
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Setup Constraint : 31250p
Path slack       : 24324p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3442
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34692

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5665
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10368
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i4_LC_28_22_2/lcout       LogicCell40_SEQ_MODE_1000    796              4703  23291  RISE      21
I__4521/I                                   Odrv4                          0              4703  23291  RISE       1
I__4521/O                                   Odrv4                        517              5220  23291  RISE       1
I__4529/I                                   LocalMux                       0              5220  23291  RISE       1
I__4529/O                                   LocalMux                     486              5706  23291  RISE       1
I__4541/I                                   InMux                          0              5706  23291  RISE       1
I__4541/O                                   InMux                        382              6088  23291  RISE       1
I__4556/I                                   CascadeMux                     0              6088  23291  RISE       1
I__4556/O                                   CascadeMux                     0              6088  23291  RISE       1
eeprom.i2c.i1_2_lut_4_lut_LC_29_21_7/in2    LogicCell40_SEQ_MODE_0000      0              6088  23291  RISE       1
eeprom.i2c.i1_2_lut_4_lut_LC_29_21_7/lcout  LogicCell40_SEQ_MODE_0000    558              6647  23291  RISE       2
I__4516/I                                   LocalMux                       0              6647  24324  RISE       1
I__4516/O                                   LocalMux                     486              7132  24324  RISE       1
I__4518/I                                   InMux                          0              7132  24324  RISE       1
I__4518/O                                   InMux                        382              7515  24324  RISE       1
eeprom.i2c.i1_2_lut_3_lut_LC_28_20_6/in3    LogicCell40_SEQ_MODE_0000      0              7515  24324  RISE       1
eeprom.i2c.i1_2_lut_3_lut_LC_28_20_6/ltout  LogicCell40_SEQ_MODE_0000    403              7918  24324  FALL       1
I__4195/I                                   CascadeMux                     0              7918  24324  FALL       1
I__4195/O                                   CascadeMux                     0              7918  24324  FALL       1
eeprom.i2c.i3954_4_lut_LC_28_20_7/in2       LogicCell40_SEQ_MODE_0000      0              7918  24324  FALL       1
eeprom.i2c.i3954_4_lut_LC_28_20_7/lcout     LogicCell40_SEQ_MODE_0000    558              8476  24324  RISE       1
I__4370/I                                   Odrv4                          0              8476  24324  RISE       1
I__4370/O                                   Odrv4                        517              8993  24324  RISE       1
I__4371/I                                   LocalMux                       0              8993  24324  RISE       1
I__4371/O                                   LocalMux                     486              9479  24324  RISE       1
I__4372/I                                   CEMux                          0              9479  24324  RISE       1
I__4372/O                                   CEMux                        889             10368  24324  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/ce   LogicCell40_SEQ_MODE_1001      0             10368  24324  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in0
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Setup Constraint : 31250p
Path slack       : 24562p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2936
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33493

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4693
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    8931
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4300/I                                     Odrv4                          0              5696  24562  RISE       1
I__4300/O                                     Odrv4                        517              6212  24562  RISE       1
I__4307/I                                     LocalMux                       0              6212  24562  RISE       1
I__4307/O                                     LocalMux                     486              6698  24562  RISE       1
I__4317/I                                     InMux                          0              6698  24562  RISE       1
I__4317/O                                     InMux                        382              7081  24562  RISE       1
i21_4_lut_LC_27_22_1/in3                      LogicCell40_SEQ_MODE_0000      0              7081  24562  RISE       1
i21_4_lut_LC_27_22_1/lcout                    LogicCell40_SEQ_MODE_0000    465              7546  24562  RISE       1
I__4163/I                                     Odrv4                          0              7546  24562  RISE       1
I__4163/O                                     Odrv4                        517              8063  24562  RISE       1
I__4164/I                                     LocalMux                       0              8063  24562  RISE       1
I__4164/O                                     LocalMux                     486              8549  24562  RISE       1
I__4165/I                                     InMux                          0              8549  24562  RISE       1
I__4165/O                                     InMux                        382              8931  24562  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/in0           LogicCell40_SEQ_MODE_1000      0              8931  24562  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/ce
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/ce            LogicCell40_SEQ_MODE_1000      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/ce
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/ce            LogicCell40_SEQ_MODE_1000      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/ce
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/ce            LogicCell40_SEQ_MODE_1000      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/ce
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/ce            LogicCell40_SEQ_MODE_1000      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/ce
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/ce            LogicCell40_SEQ_MODE_1000      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/ce
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/ce            LogicCell40_SEQ_MODE_1001      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/ce
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4126/I                                      LocalMux                       0              7680  24686  RISE       1
I__4126/O                                      LocalMux                     486              8166  24686  RISE       1
I__4128/I                                      CEMux                          0              8166  24686  RISE       1
I__4128/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/ce            LogicCell40_SEQ_MODE_1001      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.counter_i0_LC_26_22_3/ce
Capture Clock    : eeprom.i2c.counter_i0_LC_26_22_3/clk
Setup Constraint : 31250p
Path slack       : 24686p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                          0
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33741

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                4817
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9055
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout   LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                      LocalMux                       0              4238  24087  RISE       1
I__4335/O                                      LocalMux                     486              4724  24087  RISE       1
I__4339/I                                      InMux                          0              4724  24087  RISE       1
I__4339/O                                      InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1           LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout         LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4299/I                                      LocalMux                       0              5696  24087  RISE       1
I__4299/O                                      LocalMux                     486              6181  24087  RISE       1
I__4306/I                                      InMux                          0              6181  24087  RISE       1
I__4306/O                                      InMux                        382              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in1    LogicCell40_SEQ_MODE_0000      0              6564  24087  RISE       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    558              7122  24087  FALL       1
I__4130/I                                      CascadeMux                     0              7122  24087  FALL       1
I__4130/O                                      CascadeMux                     0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              7122  24087  FALL       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    558              7680  24686  RISE       8
I__4127/I                                      LocalMux                       0              7680  24686  RISE       1
I__4127/O                                      LocalMux                     486              8166  24686  RISE       1
I__4129/I                                      CEMux                          0              8166  24686  RISE       1
I__4129/O                                      CEMux                        889              9055  24686  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/ce            LogicCell40_SEQ_MODE_1001      0              9055  24686  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/sr
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Setup Constraint : 31250p
Path slack       : 24696p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3442
- Setup Time                                                       -300
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34392

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                4993
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9696
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4428/I                                    LocalMux                       0              4703  22991  RISE       1
I__4428/O                                    LocalMux                     486              5189  22991  RISE       1
I__4437/I                                    InMux                          0              5189  22991  RISE       1
I__4437/O                                    InMux                        382              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/in0    LogicCell40_SEQ_MODE_0000      0              5572  22991  RISE       1
eeprom.i2c.i57_3_lut_3_lut_LC_28_20_5/lcout  LogicCell40_SEQ_MODE_0000    662              6233  22991  RISE       2
I__4563/I                                    LocalMux                       0              6233  24696  RISE       1
I__4563/O                                    LocalMux                     486              6719  24696  RISE       1
I__4565/I                                    InMux                          0              6719  24696  RISE       1
I__4565/O                                    InMux                        382              7101  24696  RISE       1
eeprom.i2c.i1_3_lut_4_lut_LC_28_20_3/in3     LogicCell40_SEQ_MODE_0000      0              7101  24696  RISE       1
eeprom.i2c.i1_3_lut_4_lut_LC_28_20_3/lcout   LogicCell40_SEQ_MODE_0000    465              7567  24696  RISE       1
I__4366/I                                    Odrv4                          0              7567  24696  RISE       1
I__4366/O                                    Odrv4                        517              8083  24696  RISE       1
I__4367/I                                    Span4Mux_h                     0              8083  24696  RISE       1
I__4367/O                                    Span4Mux_h                   444              8528  24696  RISE       1
I__4368/I                                    LocalMux                       0              8528  24696  RISE       1
I__4368/O                                    LocalMux                     486              9014  24696  RISE       1
I__4369/I                                    SRMux                          0              9014  24696  RISE       1
I__4369/O                                    SRMux                        682              9696  24696  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/sr    LogicCell40_SEQ_MODE_1001      0              9696  24696  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/in3
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Setup Constraint : 31250p
Path slack       : 25586p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2357
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33204

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                2915
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7618
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4431/I                              Odrv4                          0              4703  25585  RISE       1
I__4431/O                              Odrv4                        517              5220  25585  RISE       1
I__4445/I                              LocalMux                       0              5220  25585  RISE       1
I__4445/O                              LocalMux                     486              5706  25585  RISE       1
I__4453/I                              InMux                          0              5706  25585  RISE       1
I__4453/O                              InMux                        382              6088  25585  RISE       1
eeprom.i2c.i41_4_lut_LC_28_19_4/in0    LogicCell40_SEQ_MODE_0000      0              6088  25585  RISE       1
eeprom.i2c.i41_4_lut_LC_28_19_4/lcout  LogicCell40_SEQ_MODE_0000    662              6750  25585  RISE       1
I__4200/I                              LocalMux                       0              6750  25585  RISE       1
I__4200/O                              LocalMux                     486              7236  25585  RISE       1
I__4201/I                              InMux                          0              7236  25585  RISE       1
I__4201/O                              InMux                        382              7618  25585  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/in3  LogicCell40_SEQ_MODE_1000      0              7618  25585  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in3
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Setup Constraint : 31250p
Path slack       : 26526p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2243
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33090

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2326
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6564
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4301/I                                     LocalMux                       0              5696  26526  RISE       1
I__4301/O                                     LocalMux                     486              6181  26526  RISE       1
I__4308/I                                     InMux                          0              6181  26526  RISE       1
I__4308/O                                     InMux                        382              6564  26526  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in3      LogicCell40_SEQ_MODE_1000      0              6564  26526  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in0
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Setup Constraint : 31250p
Path slack       : 27384p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34465

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2843
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7081
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4302/I                                     Odrv4                          0              5696  27384  RISE       1
I__4302/O                                     Odrv4                        517              6212  27384  RISE       1
I__4309/I                                     LocalMux                       0              6212  27384  RISE       1
I__4309/O                                     LocalMux                     486              6698  27384  RISE       1
I__4318/I                                     InMux                          0              6698  27384  RISE       1
I__4318/O                                     InMux                        382              7081  27384  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in0      LogicCell40_SEQ_MODE_1000      0              7081  27384  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/in1
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Setup Constraint : 31250p
Path slack       : 27457p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2357
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33018

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1829
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5561
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732  24159  RISE      23
I__4471/I                              Odrv4                          0              3732  27456  RISE       1
I__4471/O                              Odrv4                        517              4248  27456  RISE       1
I__4483/I                              Span4Mux_h                     0              4248  27456  RISE       1
I__4483/O                              Span4Mux_h                   444              4693  27456  RISE       1
I__4497/I                              LocalMux                       0              4693  27456  RISE       1
I__4497/O                              LocalMux                     486              5179  27456  RISE       1
I__4505/I                              InMux                          0              5179  27456  RISE       1
I__4505/O                              InMux                        382              5561  27456  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/in1  LogicCell40_SEQ_MODE_1000      0              5561  27456  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in2
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Setup Constraint : 31250p
Path slack       : 27529p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3391
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34093

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2326
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6564
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4304/I                                     LocalMux                       0              5696  27529  RISE       1
I__4304/O                                     LocalMux                     486              6181  27529  RISE       1
I__4315/I                                     InMux                          0              6181  27529  RISE       1
I__4315/O                                     InMux                        382              6564  27529  RISE       1
I__4320/I                                     CascadeMux                     0              6564  27529  RISE       1
I__4320/O                                     CascadeMux                     0              6564  27529  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in2      LogicCell40_SEQ_MODE_1000      0              6564  27529  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in2
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Setup Constraint : 31250p
Path slack       : 27560p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -475
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34682

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2884
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7122
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4303/I                                     LocalMux                       0              5696  27560  RISE       1
I__4303/O                                     LocalMux                     486              6181  27560  RISE       1
I__4310/I                                     InMux                          0              6181  27560  RISE       1
I__4310/O                                     InMux                        382              6564  27560  RISE       1
i54_4_lut_LC_28_21_2/in1                      LogicCell40_SEQ_MODE_0000      0              6564  27560  RISE       1
i54_4_lut_LC_28_21_2/ltout                    LogicCell40_SEQ_MODE_0000    558              7122  27560  FALL       1
I__4254/I                                     CascadeMux                     0              7122  27560  FALL       1
I__4254/O                                     CascadeMux                     0              7122  27560  FALL       1
eeprom.i2c.state__i1_LC_28_21_3/in2           LogicCell40_SEQ_MODE_1000      0              7122  27560  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in0
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Setup Constraint : 31250p
Path slack       : 27570p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3442
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34000

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1727
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6430
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout       LogicCell40_SEQ_MODE_1000    796              4703  23063  RISE      23
I__4569/I                                   Odrv4                          0              4703  23714  RISE       1
I__4569/O                                   Odrv4                        517              5220  23714  RISE       1
I__4580/I                                   Span4Mux_s3_h                  0              5220  23714  RISE       1
I__4580/O                                   Span4Mux_s3_h                341              5561  23714  RISE       1
I__4597/I                                   LocalMux                       0              5561  27570  RISE       1
I__4597/O                                   LocalMux                     486              6047  27570  RISE       1
I__4609/I                                   InMux                          0              6047  27570  RISE       1
I__4609/O                                   InMux                        382              6430  27570  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/in0  LogicCell40_SEQ_MODE_1001      0              6430  27570  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in3
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Setup Constraint : 31250p
Path slack       : 27663p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34754

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2853
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7091
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4336/I                                     LocalMux                       0              4238  27663  RISE       1
I__4336/O                                     LocalMux                     486              4724  27663  RISE       1
I__4340/I                                     InMux                          0              4724  27663  RISE       1
I__4340/O                                     InMux                        382              5106  27663  RISE       1
i3875_3_lut_4_lut_LC_29_21_2/in1              LogicCell40_SEQ_MODE_0000      0              5106  27663  RISE       1
i3875_3_lut_4_lut_LC_29_21_2/ltout            LogicCell40_SEQ_MODE_0000    558              5665  27663  FALL       1
I__4326/I                                     CascadeMux                     0              5665  27663  FALL       1
I__4326/O                                     CascadeMux                     0              5665  27663  FALL       1
i1_4_lut_adj_47_LC_29_21_3/in2                LogicCell40_SEQ_MODE_0000      0              5665  27663  FALL       1
i1_4_lut_adj_47_LC_29_21_3/lcout              LogicCell40_SEQ_MODE_0000    558              6223  27663  RISE       1
I__4257/I                                     LocalMux                       0              6223  27663  RISE       1
I__4257/O                                     LocalMux                     486              6709  27663  RISE       1
I__4258/I                                     InMux                          0              6709  27663  RISE       1
I__4258/O                                     InMux                        382              7091  27663  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/in3           LogicCell40_SEQ_MODE_1000      0              7091  27663  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in3
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Setup Constraint : 31250p
Path slack       : 27673p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34754

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2843
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7081
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4302/I                                     Odrv4                          0              5696  27384  RISE       1
I__4302/O                                     Odrv4                        517              6212  27384  RISE       1
I__4309/I                                     LocalMux                       0              6212  27384  RISE       1
I__4309/O                                     LocalMux                     486              6698  27384  RISE       1
I__4319/I                                     InMux                          0              6698  27673  RISE       1
I__4319/O                                     InMux                        382              7081  27673  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in3      LogicCell40_SEQ_MODE_1000      0              7081  27673  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in0
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Setup Constraint : 31250p
Path slack       : 27901p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34465

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2326
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6564
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4303/I                                     LocalMux                       0              5696  27560  RISE       1
I__4303/O                                     LocalMux                     486              6181  27560  RISE       1
I__4311/I                                     InMux                          0              6181  27901  RISE       1
I__4311/O                                     InMux                        382              6564  27901  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in0      LogicCell40_SEQ_MODE_1000      0              6564  27901  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in0
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Setup Constraint : 31250p
Path slack       : 27901p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34465

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2326
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6564
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4303/I                                     LocalMux                       0              5696  27560  RISE       1
I__4303/O                                     LocalMux                     486              6181  27560  RISE       1
I__4312/I                                     InMux                          0              6181  27901  RISE       1
I__4312/O                                     InMux                        382              6564  27901  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in0      LogicCell40_SEQ_MODE_1000      0              6564  27901  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in1
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Setup Constraint : 31250p
Path slack       : 28004p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34568

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2326
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6564
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4303/I                                     LocalMux                       0              5696  27560  RISE       1
I__4303/O                                     LocalMux                     486              6181  27560  RISE       1
I__4313/I                                     InMux                          0              6181  28004  RISE       1
I__4313/O                                     InMux                        382              6564  28004  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in1      LogicCell40_SEQ_MODE_1000      0              6564  28004  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in1
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Setup Constraint : 31250p
Path slack       : 28004p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34568

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                2326
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6564
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4335/I                                     LocalMux                       0              4238  24087  RISE       1
I__4335/O                                     LocalMux                     486              4724  24087  RISE       1
I__4339/I                                     InMux                          0              4724  24087  RISE       1
I__4339/O                                     InMux                        382              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106  24087  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    589              5696  24087  RISE      12
I__4303/I                                     LocalMux                       0              5696  27560  RISE       1
I__4303/O                                     LocalMux                     486              6181  27560  RISE       1
I__4314/I                                     InMux                          0              6181  28004  RISE       1
I__4314/O                                     InMux                        382              6564  28004  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in1      LogicCell40_SEQ_MODE_1000      0              6564  28004  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in0
Capture Clock    : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk
Setup Constraint : 31250p
Path slack       : 28159p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3235
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    33793

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1902
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5634
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout         LogicCell40_SEQ_MODE_1000    796              3732  24159  RISE      23
I__4470/I                                     Odrv4                          0              3732  24159  RISE       1
I__4470/O                                     Odrv4                        517              4248  24159  RISE       1
I__4482/I                                     Span4Mux_v                     0              4248  24521  RISE       1
I__4482/O                                     Span4Mux_v                   517              4765  24521  RISE       1
I__4496/I                                     LocalMux                       0              4765  24521  RISE       1
I__4496/O                                     LocalMux                     486              5251  24521  RISE       1
I__4504/I                                     InMux                          0              5251  28159  RISE       1
I__4504/O                                     InMux                        382              5634  28159  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in0  LogicCell40_SEQ_MODE_1000      0              5634  28159  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                     Odrv12                         0                 0  FALL       1
I__4385/O                                     Odrv12                       796               796  FALL       1
I__4390/I                                     Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                     Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                     Sp12to4                        0              1437  FALL       1
I__4397/O                                     Sp12to4                      662              2098  FALL       1
I__4406/I                                     Span4Mux_s3_h                  0              2098  FALL       1
I__4406/O                                     Span4Mux_s3_h                341              2440  FALL       1
I__4416/I                                     LocalMux                       0              2440  FALL       1
I__4416/O                                     LocalMux                     455              2894  FALL       1
I__4424/I                                     ClkMux                         0              2894  FALL       1
I__4424/O                                     ClkMux                       341              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                            0              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                            0              3235  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000      0              3235  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i4_LC_28_22_2/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in3
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Setup Constraint : 31250p
Path slack       : 28201p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3442
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34289

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1385
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6088
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i4_LC_28_22_2/lcout       LogicCell40_SEQ_MODE_1000    796              4703  23291  RISE      21
I__4521/I                                   Odrv4                          0              4703  23291  RISE       1
I__4521/O                                   Odrv4                        517              5220  23291  RISE       1
I__4530/I                                   LocalMux                       0              5220  28201  RISE       1
I__4530/O                                   LocalMux                     486              5706  28201  RISE       1
I__4542/I                                   InMux                          0              5706  28201  RISE       1
I__4542/O                                   InMux                        382              6088  28201  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/in3  LogicCell40_SEQ_MODE_1001      0              6088  28201  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in2
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Setup Constraint : 31250p
Path slack       : 28448p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34609

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3442
+ Clock To Q                                                      796
+ Data Path Delay                                                1923
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6161
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238  24087  RISE       4
I__4337/I                                     Odrv4                          0              4238  28449  RISE       1
I__4337/O                                     Odrv4                        517              4755  28449  RISE       1
I__4341/I                                     LocalMux                       0              4755  28449  RISE       1
I__4341/O                                     LocalMux                     486              5241  28449  RISE       1
I__4343/I                                     InMux                          0              5241  28449  RISE       1
I__4343/O                                     InMux                        382              5623  28449  RISE       1
i3904_3_lut_4_lut_LC_28_22_1/in0              LogicCell40_SEQ_MODE_0000      0              5623  28449  RISE       1
i3904_3_lut_4_lut_LC_28_22_1/ltout            LogicCell40_SEQ_MODE_0000    538              6161  28449  RISE       1
I__4204/I                                     CascadeMux                     0              6161  28449  RISE       1
I__4204/O                                     CascadeMux                     0              6161  28449  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/in2           LogicCell40_SEQ_MODE_1000      0              6161  28449  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in3
Capture Clock    : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk
Setup Constraint : 31250p
Path slack       : 28510p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3235
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34082

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout         LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4434/I                                     LocalMux                       0              4703  28511  RISE       1
I__4434/O                                     LocalMux                     486              5189  28511  RISE       1
I__4450/I                                     InMux                          0              5189  28511  RISE       1
I__4450/O                                     InMux                        382              5572  28511  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in3  LogicCell40_SEQ_MODE_1000      0              5572  28511  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                     Odrv12                         0                 0  FALL       1
I__4385/O                                     Odrv12                       796               796  FALL       1
I__4390/I                                     Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                     Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                     Sp12to4                        0              1437  FALL       1
I__4397/O                                     Sp12to4                      662              2098  FALL       1
I__4406/I                                     Span4Mux_s3_h                  0              2098  FALL       1
I__4406/O                                     Span4Mux_s3_h                341              2440  FALL       1
I__4416/I                                     LocalMux                       0              2440  FALL       1
I__4416/O                                     LocalMux                     455              2894  FALL       1
I__4424/I                                     ClkMux                         0              2894  FALL       1
I__4424/O                                     ClkMux                       341              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                            0              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                            0              3235  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000      0              3235  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in1
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Setup Constraint : 31250p
Path slack       : 28542p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3442
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34103

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1829
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5561
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732  24159  RISE      23
I__4473/I                                   Odrv4                          0              3732  28542  RISE       1
I__4473/O                                   Odrv4                        517              4248  28542  RISE       1
I__4488/I                                   Span4Mux_h                     0              4248  28542  RISE       1
I__4488/O                                   Span4Mux_h                   444              4693  28542  RISE       1
I__4501/I                                   LocalMux                       0              4693  28542  RISE       1
I__4501/O                                   LocalMux                     486              5179  28542  RISE       1
I__4510/I                                   InMux                          0              5179  28542  RISE       1
I__4510/O                                   InMux                        382              5561  28542  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/in1  LogicCell40_SEQ_MODE_1001      0              5561  28542  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in2
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Setup Constraint : 31250p
Path slack       : 28572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   31250
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3442
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    34144

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout       LogicCell40_SEQ_MODE_1000    796              4703  22991  RISE      20
I__4435/I                                   LocalMux                       0              4703  28573  RISE       1
I__4435/O                                   LocalMux                     486              5189  28573  RISE       1
I__4451/I                                   InMux                          0              5189  28573  RISE       1
I__4451/O                                   InMux                        382              5572  28573  RISE       1
I__4461/I                                   CascadeMux                     0              5572  28573  RISE       1
I__4461/O                                   CascadeMux                     0              5572  28573  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/in2  LogicCell40_SEQ_MODE_1001      0              5572  28573  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i31_LC_24_23_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i31_LC_24_23_7/clk
Setup Constraint : 62500p
Path slack       : 52887p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      8414
-----------------------------------   ----- 
End-of-path arrival time (ps)         14878
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryin   LogicCell40_SEQ_MODE_1000      0             13379  52887  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    186             13566  52887  RISE       2
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryin   LogicCell40_SEQ_MODE_1000      0             13566  52887  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryout  LogicCell40_SEQ_MODE_1000    186             13752  52887  RISE       2
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryin   LogicCell40_SEQ_MODE_1000      0             13752  52887  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryout  LogicCell40_SEQ_MODE_1000    186             13938  52887  RISE       2
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryin   LogicCell40_SEQ_MODE_1000      0             13938  52887  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryout  LogicCell40_SEQ_MODE_1000    186             14124  52887  RISE       2
eeprom.eeprom_counter_291__i29_LC_24_23_5/carryin   LogicCell40_SEQ_MODE_1000      0             14124  52887  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/carryout  LogicCell40_SEQ_MODE_1000    186             14310  52887  RISE       2
eeprom.eeprom_counter_291__i30_LC_24_23_6/carryin   LogicCell40_SEQ_MODE_1000      0             14310  52887  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/carryout  LogicCell40_SEQ_MODE_1000    186             14496  52887  RISE       1
I__3786/I                                           InMux                          0             14496  52887  RISE       1
I__3786/O                                           InMux                        382             14878  52887  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/in3       LogicCell40_SEQ_MODE_1000      0             14878  52887  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i30_LC_24_23_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i30_LC_24_23_6/clk
Setup Constraint : 62500p
Path slack       : 53073p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      8228
-----------------------------------   ----- 
End-of-path arrival time (ps)         14692
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryin   LogicCell40_SEQ_MODE_1000      0             13379  52887  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    186             13566  52887  RISE       2
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryin   LogicCell40_SEQ_MODE_1000      0             13566  52887  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryout  LogicCell40_SEQ_MODE_1000    186             13752  52887  RISE       2
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryin   LogicCell40_SEQ_MODE_1000      0             13752  52887  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryout  LogicCell40_SEQ_MODE_1000    186             13938  52887  RISE       2
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryin   LogicCell40_SEQ_MODE_1000      0             13938  52887  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryout  LogicCell40_SEQ_MODE_1000    186             14124  52887  RISE       2
eeprom.eeprom_counter_291__i29_LC_24_23_5/carryin   LogicCell40_SEQ_MODE_1000      0             14124  52887  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/carryout  LogicCell40_SEQ_MODE_1000    186             14310  52887  RISE       2
I__3787/I                                           InMux                          0             14310  53073  RISE       1
I__3787/O                                           InMux                        382             14692  53073  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/in3       LogicCell40_SEQ_MODE_1000      0             14692  53073  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i29_LC_24_23_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i29_LC_24_23_5/clk
Setup Constraint : 62500p
Path slack       : 53259p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      8042
-----------------------------------   ----- 
End-of-path arrival time (ps)         14506
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryin   LogicCell40_SEQ_MODE_1000      0             13379  52887  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    186             13566  52887  RISE       2
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryin   LogicCell40_SEQ_MODE_1000      0             13566  52887  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryout  LogicCell40_SEQ_MODE_1000    186             13752  52887  RISE       2
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryin   LogicCell40_SEQ_MODE_1000      0             13752  52887  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryout  LogicCell40_SEQ_MODE_1000    186             13938  52887  RISE       2
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryin   LogicCell40_SEQ_MODE_1000      0             13938  52887  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryout  LogicCell40_SEQ_MODE_1000    186             14124  52887  RISE       2
I__3796/I                                           InMux                          0             14124  53259  RISE       1
I__3796/O                                           InMux                        382             14506  53259  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/in3       LogicCell40_SEQ_MODE_1000      0             14506  53259  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i28_LC_24_23_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i28_LC_24_23_4/clk
Setup Constraint : 62500p
Path slack       : 53445p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7856
-----------------------------------   ----- 
End-of-path arrival time (ps)         14320
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryin   LogicCell40_SEQ_MODE_1000      0             13379  52887  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    186             13566  52887  RISE       2
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryin   LogicCell40_SEQ_MODE_1000      0             13566  52887  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryout  LogicCell40_SEQ_MODE_1000    186             13752  52887  RISE       2
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryin   LogicCell40_SEQ_MODE_1000      0             13752  52887  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryout  LogicCell40_SEQ_MODE_1000    186             13938  52887  RISE       2
I__3805/I                                           InMux                          0             13938  53445  RISE       1
I__3805/O                                           InMux                        382             14320  53445  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/in3       LogicCell40_SEQ_MODE_1000      0             14320  53445  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i27_LC_24_23_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i27_LC_24_23_3/clk
Setup Constraint : 62500p
Path slack       : 53631p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7670
-----------------------------------   ----- 
End-of-path arrival time (ps)         14134
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryin   LogicCell40_SEQ_MODE_1000      0             13379  52887  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    186             13566  52887  RISE       2
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryin   LogicCell40_SEQ_MODE_1000      0             13566  52887  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryout  LogicCell40_SEQ_MODE_1000    186             13752  52887  RISE       2
I__3814/I                                           InMux                          0             13752  53631  RISE       1
I__3814/O                                           InMux                        382             14134  53631  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/in3       LogicCell40_SEQ_MODE_1000      0             14134  53631  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i26_LC_24_23_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i26_LC_24_23_2/clk
Setup Constraint : 62500p
Path slack       : 53817p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7484
-----------------------------------   ----- 
End-of-path arrival time (ps)         13948
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryin   LogicCell40_SEQ_MODE_1000      0             13379  52887  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    186             13566  52887  RISE       2
I__3823/I                                           InMux                          0             13566  53817  RISE       1
I__3823/O                                           InMux                        382             13948  53817  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/in3       LogicCell40_SEQ_MODE_1000      0             13948  53817  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i25_LC_24_23_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i25_LC_24_23_1/clk
Setup Constraint : 62500p
Path slack       : 54003p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7298
-----------------------------------   ----- 
End-of-path arrival time (ps)         13762
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryin   LogicCell40_SEQ_MODE_1000      0             13193  52887  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    186             13379  52887  RISE       2
I__3833/I                                           InMux                          0             13379  54003  RISE       1
I__3833/O                                           InMux                        382             13762  54003  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/in3       LogicCell40_SEQ_MODE_1000      0             13762  54003  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i24_LC_24_23_0/in3
Capture Clock    : eeprom.eeprom_counter_291__i24_LC_24_23_0/clk
Setup Constraint : 62500p
Path slack       : 54189p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      7112
-----------------------------------   ----- 
End-of-path arrival time (ps)         13576
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryin   LogicCell40_SEQ_MODE_1000      0             12718  52887  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    186             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0             12904  52887  RISE       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             289             13193  52887  RISE       2
I__3842/I                                           InMux                          0             13193  54189  RISE       1
I__3842/O                                           InMux                        382             13576  54189  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/in3       LogicCell40_SEQ_MODE_1000      0             13576  54189  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in1
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Setup Constraint : 62500p
Path slack       : 54241p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2243
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64154

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                5210
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9913
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3897/I                                    Odrv4                          0              6998  54241  RISE       1
I__3897/O                                    Odrv4                        517              7515  54241  RISE       1
I__3899/I                                    LocalMux                       0              7515  54241  RISE       1
I__3899/O                                    LocalMux                     486              8001  54241  RISE       1
I__3901/I                                    InMux                          0              8001  54241  RISE       1
I__3901/O                                    InMux                        382              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in0    LogicCell40_SEQ_MODE_0000      0              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    662              9045  54241  RISE       4
I__4217/I                                    LocalMux                       0              9045  54241  RISE       1
I__4217/O                                    LocalMux                     486              9531  54241  RISE       1
I__4219/I                                    InMux                          0              9531  54241  RISE       1
I__4219/O                                    InMux                        382              9913  54241  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in1     LogicCell40_SEQ_MODE_1000      0              9913  54241  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i25_LC_17_18_1/in3
Capture Clock    : blink_counter_290__i25_LC_17_18_1/clk
Setup Constraint : 62500p
Path slack       : 54334p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6967
-----------------------------------   ----- 
End-of-path arrival time (ps)         13431
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_290__i19_LC_17_17_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_290__i20_LC_17_17_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_290__i20_LC_17_17_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_290__i21_LC_17_17_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_290__i21_LC_17_17_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
blink_counter_290__i22_LC_17_17_6/carryin   LogicCell40_SEQ_MODE_1000      0             12201  54334  RISE       1
blink_counter_290__i22_LC_17_17_6/carryout  LogicCell40_SEQ_MODE_1000    186             12387  54334  RISE       2
blink_counter_290__i23_LC_17_17_7/carryin   LogicCell40_SEQ_MODE_1000      0             12387  54334  RISE       1
blink_counter_290__i23_LC_17_17_7/carryout  LogicCell40_SEQ_MODE_1000    186             12573  54334  RISE       1
IN_MUX_bfv_17_18_0_/carryinitin             ICE_CARRY_IN_MUX               0             12573  54334  RISE       1
IN_MUX_bfv_17_18_0_/carryinitout            ICE_CARRY_IN_MUX             289             12863  54334  RISE       2
blink_counter_290__i24_LC_17_18_0/carryin   LogicCell40_SEQ_MODE_1000      0             12863  54334  RISE       1
blink_counter_290__i24_LC_17_18_0/carryout  LogicCell40_SEQ_MODE_1000    186             13049  54334  RISE       1
I__757/I                                    InMux                          0             13049  54334  RISE       1
I__757/O                                    InMux                        382             13431  54334  RISE       1
blink_counter_290__i25_LC_17_18_1/in3       LogicCell40_SEQ_MODE_1000      0             13431  54334  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i24_LC_17_18_0/in3
Capture Clock    : blink_counter_290__i24_LC_17_18_0/clk
Setup Constraint : 62500p
Path slack       : 54520p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6781
-----------------------------------   ----- 
End-of-path arrival time (ps)         13245
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_290__i19_LC_17_17_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_290__i20_LC_17_17_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_290__i20_LC_17_17_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_290__i21_LC_17_17_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_290__i21_LC_17_17_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
blink_counter_290__i22_LC_17_17_6/carryin   LogicCell40_SEQ_MODE_1000      0             12201  54334  RISE       1
blink_counter_290__i22_LC_17_17_6/carryout  LogicCell40_SEQ_MODE_1000    186             12387  54334  RISE       2
blink_counter_290__i23_LC_17_17_7/carryin   LogicCell40_SEQ_MODE_1000      0             12387  54334  RISE       1
blink_counter_290__i23_LC_17_17_7/carryout  LogicCell40_SEQ_MODE_1000    186             12573  54334  RISE       1
IN_MUX_bfv_17_18_0_/carryinitin             ICE_CARRY_IN_MUX               0             12573  54334  RISE       1
IN_MUX_bfv_17_18_0_/carryinitout            ICE_CARRY_IN_MUX             289             12863  54334  RISE       2
I__758/I                                    InMux                          0             12863  54520  RISE       1
I__758/O                                    InMux                        382             13245  54520  RISE       1
blink_counter_290__i24_LC_17_18_0/in3       LogicCell40_SEQ_MODE_1000      0             13245  54520  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i23_LC_24_22_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i23_LC_24_22_7/clk
Setup Constraint : 62500p
Path slack       : 54665p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6636
-----------------------------------   ----- 
End-of-path arrival time (ps)         13100
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryin   LogicCell40_SEQ_MODE_1000      0             12532  52887  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    186             12718  52887  RISE       2
I__3646/I                                           InMux                          0             12718  54665  RISE       1
I__3646/O                                           InMux                        382             13100  54665  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/in3       LogicCell40_SEQ_MODE_1000      0             13100  54665  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i22_LC_24_22_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i22_LC_24_22_6/clk
Setup Constraint : 62500p
Path slack       : 54851p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6450
-----------------------------------   ----- 
End-of-path arrival time (ps)         12914
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryin   LogicCell40_SEQ_MODE_1000      0             12346  52887  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    186             12532  52887  RISE       2
I__3655/I                                           InMux                          0             12532  54851  RISE       1
I__3655/O                                           InMux                        382             12914  54851  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/in3       LogicCell40_SEQ_MODE_1000      0             12914  54851  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i23_LC_17_17_7/in3
Capture Clock    : blink_counter_290__i23_LC_17_17_7/clk
Setup Constraint : 62500p
Path slack       : 54995p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6306
-----------------------------------   ----- 
End-of-path arrival time (ps)         12770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_290__i19_LC_17_17_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_290__i20_LC_17_17_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_290__i20_LC_17_17_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_290__i21_LC_17_17_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_290__i21_LC_17_17_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
blink_counter_290__i22_LC_17_17_6/carryin   LogicCell40_SEQ_MODE_1000      0             12201  54334  RISE       1
blink_counter_290__i22_LC_17_17_6/carryout  LogicCell40_SEQ_MODE_1000    186             12387  54334  RISE       2
I__764/I                                    InMux                          0             12387  54995  RISE       1
I__764/O                                    InMux                        382             12770  54995  RISE       1
blink_counter_290__i23_LC_17_17_7/in3       LogicCell40_SEQ_MODE_1000      0             12770  54995  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i21_LC_24_22_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i21_LC_24_22_5/clk
Setup Constraint : 62500p
Path slack       : 55037p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6264
-----------------------------------   ----- 
End-of-path arrival time (ps)         12728
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryin   LogicCell40_SEQ_MODE_1000      0             12160  52887  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    186             12346  52887  RISE       2
I__3664/I                                           InMux                          0             12346  55037  RISE       1
I__3664/O                                           InMux                        382             12728  55037  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/in3       LogicCell40_SEQ_MODE_1000      0             12728  55037  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i22_LC_17_17_6/in3
Capture Clock    : blink_counter_290__i22_LC_17_17_6/clk
Setup Constraint : 62500p
Path slack       : 55181p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6120
-----------------------------------   ----- 
End-of-path arrival time (ps)         12584
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_290__i19_LC_17_17_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_290__i20_LC_17_17_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_290__i20_LC_17_17_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
blink_counter_290__i21_LC_17_17_5/carryin   LogicCell40_SEQ_MODE_1000      0             12015  54334  RISE       1
blink_counter_290__i21_LC_17_17_5/carryout  LogicCell40_SEQ_MODE_1000    186             12201  54334  RISE       2
I__772/I                                    InMux                          0             12201  55181  RISE       1
I__772/O                                    InMux                        382             12584  55181  RISE       1
blink_counter_290__i22_LC_17_17_6/in3       LogicCell40_SEQ_MODE_1000      0             12584  55181  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i20_LC_24_22_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i20_LC_24_22_4/clk
Setup Constraint : 62500p
Path slack       : 55223p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6078
-----------------------------------   ----- 
End-of-path arrival time (ps)         12542
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryin   LogicCell40_SEQ_MODE_1000      0             11974  52887  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    186             12160  52887  RISE       2
I__3674/I                                           InMux                          0             12160  55223  RISE       1
I__3674/O                                           InMux                        382             12542  55223  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/in3       LogicCell40_SEQ_MODE_1000      0             12542  55223  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in0
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Setup Constraint : 62500p
Path slack       : 55285p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65715

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5727
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10430
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3897/I                                    Odrv4                          0              6998  54241  RISE       1
I__3897/O                                    Odrv4                        517              7515  54241  RISE       1
I__3899/I                                    LocalMux                       0              7515  54241  RISE       1
I__3899/O                                    LocalMux                     486              8001  54241  RISE       1
I__3901/I                                    InMux                          0              8001  54241  RISE       1
I__3901/O                                    InMux                        382              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in0    LogicCell40_SEQ_MODE_0000      0              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    662              9045  54241  RISE       4
I__4216/I                                    Odrv4                          0              9045  55285  RISE       1
I__4216/O                                    Odrv4                        517              9562  55285  RISE       1
I__4218/I                                    LocalMux                       0              9562  55285  RISE       1
I__4218/O                                    LocalMux                     486             10047  55285  RISE       1
I__4221/I                                    InMux                          0             10047  55285  RISE       1
I__4221/O                                    InMux                        382             10430  55285  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in0     LogicCell40_SEQ_MODE_1000      0             10430  55285  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i21_LC_17_17_5/in3
Capture Clock    : blink_counter_290__i21_LC_17_17_5/clk
Setup Constraint : 62500p
Path slack       : 55368p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5933
-----------------------------------   ----- 
End-of-path arrival time (ps)         12397
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_290__i19_LC_17_17_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
blink_counter_290__i20_LC_17_17_4/carryin   LogicCell40_SEQ_MODE_1000      0             11829  54334  RISE       1
blink_counter_290__i20_LC_17_17_4/carryout  LogicCell40_SEQ_MODE_1000    186             12015  54334  RISE       2
I__778/I                                    InMux                          0             12015  55368  RISE       1
I__778/O                                    InMux                        382             12397  55368  RISE       1
blink_counter_290__i21_LC_17_17_5/in3       LogicCell40_SEQ_MODE_1000      0             12397  55368  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in1
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Setup Constraint : 62500p
Path slack       : 55388p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5727
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10430
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3897/I                                    Odrv4                          0              6998  54241  RISE       1
I__3897/O                                    Odrv4                        517              7515  54241  RISE       1
I__3899/I                                    LocalMux                       0              7515  54241  RISE       1
I__3899/O                                    LocalMux                     486              8001  54241  RISE       1
I__3901/I                                    InMux                          0              8001  54241  RISE       1
I__3901/O                                    InMux                        382              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in0    LogicCell40_SEQ_MODE_0000      0              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    662              9045  54241  RISE       4
I__4216/I                                    Odrv4                          0              9045  55285  RISE       1
I__4216/O                                    Odrv4                        517              9562  55285  RISE       1
I__4218/I                                    LocalMux                       0              9562  55285  RISE       1
I__4218/O                                    LocalMux                     486             10047  55285  RISE       1
I__4220/I                                    InMux                          0             10047  55388  RISE       1
I__4220/O                                    InMux                        382             10430  55388  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in1     LogicCell40_SEQ_MODE_1000      0             10430  55388  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i19_LC_24_22_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i19_LC_24_22_3/clk
Setup Constraint : 62500p
Path slack       : 55409p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5892
-----------------------------------   ----- 
End-of-path arrival time (ps)         12356
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryin   LogicCell40_SEQ_MODE_1000      0             11788  52887  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    186             11974  52887  RISE       2
I__3683/I                                           InMux                          0             11974  55409  RISE       1
I__3683/O                                           InMux                        382             12356  55409  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/in3       LogicCell40_SEQ_MODE_1000      0             12356  55409  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in1
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Setup Constraint : 62500p
Path slack       : 55512p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5603
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10306
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4433/I                              Odrv4                          0              4703  54985  RISE       1
I__4433/O                              Odrv4                        517              5220  54985  RISE       1
I__4448/I                              Span4Mux_v                     0              5220  55512  RISE       1
I__4448/O                              Span4Mux_v                   517              5737  55512  RISE       1
I__4459/I                              LocalMux                       0              5737  55512  RISE       1
I__4459/O                              LocalMux                     486              6223  55512  RISE       1
I__4465/I                              InMux                          0              6223  55512  RISE       1
I__4465/O                              InMux                        382              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/in3       LogicCell40_SEQ_MODE_0000      0              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/lcout     LogicCell40_SEQ_MODE_0000    465              7070  55512  RISE       4
I__4270/I                              Odrv4                          0              7070  55512  RISE       1
I__4270/O                              Odrv4                        517              7587  55512  RISE       1
I__4273/I                              Span4Mux_v                     0              7587  55512  RISE       1
I__4273/O                              Span4Mux_v                   517              8104  55512  RISE       1
I__4276/I                              LocalMux                       0              8104  55512  RISE       1
I__4276/O                              LocalMux                     486              8590  55512  RISE       1
I__4278/I                              InMux                          0              8590  55512  RISE       1
I__4278/O                              InMux                        382              8972  55512  RISE       1
i3882_3_lut_LC_29_21_0/in3             LogicCell40_SEQ_MODE_0000      0              8972  55512  RISE       1
i3882_3_lut_LC_29_21_0/lcout           LogicCell40_SEQ_MODE_0000    465              9438  55512  RISE       1
I__4260/I                              LocalMux                       0              9438  55512  RISE       1
I__4260/O                              LocalMux                     486              9923  55512  RISE       1
I__4261/I                              InMux                          0              9923  55512  RISE       1
I__4261/O                              InMux                        382             10306  55512  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/in1    LogicCell40_SEQ_MODE_1000      0             10306  55512  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i20_LC_17_17_4/in3
Capture Clock    : blink_counter_290__i20_LC_17_17_4/clk
Setup Constraint : 62500p
Path slack       : 55554p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5747
-----------------------------------   ----- 
End-of-path arrival time (ps)         12211
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
blink_counter_290__i19_LC_17_17_3/carryin   LogicCell40_SEQ_MODE_1000      0             11643  54334  RISE       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    186             11829  54334  RISE       2
I__784/I                                    InMux                          0             11829  55554  RISE       1
I__784/O                                    InMux                        382             12211  55554  RISE       1
blink_counter_290__i20_LC_17_17_4/in3       LogicCell40_SEQ_MODE_1000      0             12211  55554  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in2
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Setup Constraint : 62500p
Path slack       : 55574p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5582
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10285
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3898/I                                    LocalMux                       0              6998  55574  RISE       1
I__3898/O                                    LocalMux                     486              7484  55574  RISE       1
I__3900/I                                    InMux                          0              7484  55574  RISE       1
I__3900/O                                    InMux                        382              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in1    LogicCell40_SEQ_MODE_0000      0              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    589              8456  55574  RISE       4
I__4282/I                                    Odrv4                          0              8456  55574  RISE       1
I__4282/O                                    Odrv4                        517              8972  55574  RISE       1
I__4285/I                                    Span4Mux_h                     0              8972  55574  RISE       1
I__4285/O                                    Span4Mux_h                   444              9417  55574  RISE       1
I__4288/I                                    LocalMux                       0              9417  55574  RISE       1
I__4288/O                                    LocalMux                     486              9903  55574  RISE       1
I__4289/I                                    InMux                          0              9903  55574  RISE       1
I__4289/O                                    InMux                        382             10285  55574  RISE       1
I__4291/I                                    CascadeMux                     0             10285  55574  RISE       1
I__4291/O                                    CascadeMux                     0             10285  55574  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in2     LogicCell40_SEQ_MODE_1000      0             10285  55574  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in3
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Setup Constraint : 62500p
Path slack       : 55574p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5727
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10430
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3897/I                                    Odrv4                          0              6998  54241  RISE       1
I__3897/O                                    Odrv4                        517              7515  54241  RISE       1
I__3899/I                                    LocalMux                       0              7515  54241  RISE       1
I__3899/O                                    LocalMux                     486              8001  54241  RISE       1
I__3901/I                                    InMux                          0              8001  54241  RISE       1
I__3901/O                                    InMux                        382              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in0    LogicCell40_SEQ_MODE_0000      0              8383  54241  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    662              9045  54241  RISE       4
I__4216/I                                    Odrv4                          0              9045  55285  RISE       1
I__4216/O                                    Odrv4                        517              9562  55285  RISE       1
I__4218/I                                    LocalMux                       0              9562  55285  RISE       1
I__4218/O                                    LocalMux                     486             10047  55285  RISE       1
I__4222/I                                    InMux                          0             10047  55574  RISE       1
I__4222/O                                    InMux                        382             10430  55574  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in3     LogicCell40_SEQ_MODE_1000      0             10430  55574  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i18_LC_24_22_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i18_LC_24_22_2/clk
Setup Constraint : 62500p
Path slack       : 55595p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5706
-----------------------------------   ----- 
End-of-path arrival time (ps)         12170
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryin   LogicCell40_SEQ_MODE_1000      0             11602  52887  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    186             11788  52887  RISE       2
I__3693/I                                           InMux                          0             11788  55595  RISE       1
I__3693/O                                           InMux                        382             12170  55595  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/in3       LogicCell40_SEQ_MODE_1000      0             12170  55595  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in3
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Setup Constraint : 62500p
Path slack       : 55719p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3907
+ Clock To Q                                                       796
+ Data Path Delay                                                 5582
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    10285
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3898/I                                    LocalMux                       0              6998  55574  RISE       1
I__3898/O                                    LocalMux                     486              7484  55574  RISE       1
I__3900/I                                    InMux                          0              7484  55574  RISE       1
I__3900/O                                    InMux                        382              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in1    LogicCell40_SEQ_MODE_0000      0              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    589              8456  55574  RISE       4
I__4282/I                                    Odrv4                          0              8456  55574  RISE       1
I__4282/O                                    Odrv4                        517              8972  55574  RISE       1
I__4285/I                                    Span4Mux_h                     0              8972  55574  RISE       1
I__4285/O                                    Span4Mux_h                   444              9417  55574  RISE       1
I__4288/I                                    LocalMux                       0              9417  55574  RISE       1
I__4288/O                                    LocalMux                     486              9903  55574  RISE       1
I__4290/I                                    InMux                          0              9903  55719  RISE       1
I__4290/O                                    InMux                        382             10285  55719  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in3     LogicCell40_SEQ_MODE_1000      0             10285  55719  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i19_LC_17_17_3/in3
Capture Clock    : blink_counter_290__i19_LC_17_17_3/clk
Setup Constraint : 62500p
Path slack       : 55740p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5561
-----------------------------------   ----- 
End-of-path arrival time (ps)         12025
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
blink_counter_290__i18_LC_17_17_2/carryin   LogicCell40_SEQ_MODE_1000      0             11457  54334  RISE       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    186             11643  54334  RISE       2
I__787/I                                    InMux                          0             11643  55740  RISE       1
I__787/O                                    InMux                        382             12025  55740  RISE       1
blink_counter_290__i19_LC_17_17_3/in3       LogicCell40_SEQ_MODE_1000      0             12025  55740  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i17_LC_24_22_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i17_LC_24_22_1/clk
Setup Constraint : 62500p
Path slack       : 55781p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5520
-----------------------------------   ----- 
End-of-path arrival time (ps)         11984
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryin   LogicCell40_SEQ_MODE_1000      0             11415  52887  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    186             11602  52887  RISE       2
I__3703/I                                           InMux                          0             11602  55781  RISE       1
I__3703/O                                           InMux                        382             11984  55781  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/in3       LogicCell40_SEQ_MODE_1000      0             11984  55781  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in2
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Setup Constraint : 62500p
Path slack       : 55915p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    63926

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                3308
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    8011
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout     LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4431/I                                 Odrv4                          0              4703  55915  RISE       1
I__4431/O                                 Odrv4                        517              5220  55915  RISE       1
I__4445/I                                 LocalMux                       0              5220  55915  RISE       1
I__4445/O                                 LocalMux                     486              5706  55915  RISE       1
I__4454/I                                 InMux                          0              5706  55915  RISE       1
I__4454/O                                 InMux                        382              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/in0                   LogicCell40_SEQ_MODE_0000      0              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/lcout                 LogicCell40_SEQ_MODE_0000    662              6750  55915  RISE       4
I__4205/I                                 LocalMux                       0              6750  55915  RISE       1
I__4205/O                                 LocalMux                     486              7236  55915  RISE       1
I__4208/I                                 InMux                          0              7236  55915  RISE       1
I__4208/O                                 InMux                        382              7618  55915  RISE       1
i1_3_lut_4_lut_LC_27_19_6/in3             LogicCell40_SEQ_MODE_0000      0              7618  55915  RISE       1
i1_3_lut_4_lut_LC_27_19_6/ltout           LogicCell40_SEQ_MODE_0000    393              8011  55915  RISE       1
I__3902/I                                 CascadeMux                     0              8011  55915  RISE       1
I__3902/O                                 CascadeMux                     0              8011  55915  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in2  LogicCell40_SEQ_MODE_1000      0              8011  55915  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i18_LC_17_17_2/in3
Capture Clock    : blink_counter_290__i18_LC_17_17_2/clk
Setup Constraint : 62500p
Path slack       : 55926p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5375
-----------------------------------   ----- 
End-of-path arrival time (ps)         11839
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
blink_counter_290__i17_LC_17_17_1/carryin   LogicCell40_SEQ_MODE_1000      0             11271  54334  RISE       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    186             11457  54334  RISE       2
I__790/I                                    InMux                          0             11457  55926  RISE       1
I__790/O                                    InMux                        382             11839  55926  RISE       1
blink_counter_290__i18_LC_17_17_2/in3       LogicCell40_SEQ_MODE_1000      0             11839  55926  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in1
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Setup Constraint : 62500p
Path slack       : 55926p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    63885

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                3256
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7959
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout     LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                 Odrv4                          0              4703  54241  RISE       1
I__4432/O                                 Odrv4                        517              5220  54241  RISE       1
I__4446/I                                 Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                 Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                 LocalMux                       0              5665  54241  RISE       1
I__4456/O                                 LocalMux                     486              6150  54241  RISE       1
I__4464/I                                 InMux                          0              6150  55926  RISE       1
I__4464/O                                 InMux                        382              6533  55926  RISE       1
I__4468/I                                 CascadeMux                     0              6533  55926  RISE       1
I__4468/O                                 CascadeMux                     0              6533  55926  RISE       1
eeprom.i2c.i3_4_lut_LC_27_19_3/in2        LogicCell40_SEQ_MODE_0000      0              6533  55926  RISE       1
eeprom.i2c.i3_4_lut_LC_27_19_3/lcout      LogicCell40_SEQ_MODE_0000    558              7091  55926  RISE       1
I__3903/I                                 LocalMux                       0              7091  55926  RISE       1
I__3903/O                                 LocalMux                     486              7577  55926  RISE       1
I__3904/I                                 InMux                          0              7577  55926  RISE       1
I__3904/O                                 InMux                        382              7959  55926  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in1  LogicCell40_SEQ_MODE_1000      0              7959  55926  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i16_LC_24_22_0/in3
Capture Clock    : eeprom.eeprom_counter_291__i16_LC_24_22_0/clk
Setup Constraint : 62500p
Path slack       : 55967p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5334
-----------------------------------   ----- 
End-of-path arrival time (ps)         11798
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryin   LogicCell40_SEQ_MODE_1000      0             10940  52887  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    186             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0             11126  52887  RISE       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             289             11415  52887  RISE       2
I__3713/I                                           InMux                          0             11415  55967  RISE       1
I__3713/O                                           InMux                        382             11798  55967  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/in3       LogicCell40_SEQ_MODE_1000      0             11798  55967  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i17_LC_17_17_1/in3
Capture Clock    : blink_counter_290__i17_LC_17_17_1/clk
Setup Constraint : 62500p
Path slack       : 56112p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5189
-----------------------------------   ----- 
End-of-path arrival time (ps)         11653
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
blink_counter_290__i16_LC_17_17_0/carryin   LogicCell40_SEQ_MODE_1000      0             11085  54334  RISE       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    186             11271  54334  RISE       2
I__793/I                                    InMux                          0             11271  56112  RISE       1
I__793/O                                    InMux                        382             11653  56112  RISE       1
blink_counter_290__i17_LC_17_17_1/in3       LogicCell40_SEQ_MODE_1000      0             11653  56112  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in0
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Setup Constraint : 62500p
Path slack       : 56164p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    63782

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                2915
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7618
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout              LogicCell40_SEQ_MODE_1000    796              4703  54592  RISE      23
I__4572/I                                          Odrv4                          0              4703  56163  RISE       1
I__4572/O                                          Odrv4                        517              5220  56163  RISE       1
I__4586/I                                          LocalMux                       0              5220  56163  RISE       1
I__4586/O                                          LocalMux                     486              5706  56163  RISE       1
I__4601/I                                          InMux                          0              5706  56163  RISE       1
I__4601/O                                          InMux                        382              6088  56163  RISE       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/in0    LogicCell40_SEQ_MODE_0000      0              6088  56163  RISE       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/lcout  LogicCell40_SEQ_MODE_0000    662              6750  56163  RISE       2
I__4153/I                                          LocalMux                       0              6750  56163  RISE       1
I__4153/O                                          LocalMux                     486              7236  56163  RISE       1
I__4154/I                                          InMux                          0              7236  56163  RISE       1
I__4154/O                                          InMux                        382              7618  56163  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in0           LogicCell40_SEQ_MODE_1000      0              7618  56163  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in0
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Setup Constraint : 62500p
Path slack       : 56164p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    63782

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                2915
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7618
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout              LogicCell40_SEQ_MODE_1000    796              4703  54592  RISE      23
I__4572/I                                          Odrv4                          0              4703  56163  RISE       1
I__4572/O                                          Odrv4                        517              5220  56163  RISE       1
I__4586/I                                          LocalMux                       0              5220  56163  RISE       1
I__4586/O                                          LocalMux                     486              5706  56163  RISE       1
I__4601/I                                          InMux                          0              5706  56163  RISE       1
I__4601/O                                          InMux                        382              6088  56163  RISE       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/in0    LogicCell40_SEQ_MODE_0000      0              6088  56163  RISE       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/lcout  LogicCell40_SEQ_MODE_0000    662              6750  56163  RISE       2
I__4153/I                                          LocalMux                       0              6750  56163  RISE       1
I__4153/O                                          LocalMux                     486              7236  56163  RISE       1
I__4155/I                                          InMux                          0              7236  56163  RISE       1
I__4155/O                                          InMux                        382              7618  56163  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in0           LogicCell40_SEQ_MODE_1000      0              7618  56163  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in3
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Setup Constraint : 62500p
Path slack       : 56163p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3391
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65487

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                4621
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9324
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3898/I                                    LocalMux                       0              6998  55574  RISE       1
I__3898/O                                    LocalMux                     486              7484  55574  RISE       1
I__3900/I                                    InMux                          0              7484  55574  RISE       1
I__3900/O                                    InMux                        382              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in1    LogicCell40_SEQ_MODE_0000      0              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    589              8456  55574  RISE       4
I__4283/I                                    LocalMux                       0              8456  56163  RISE       1
I__4283/O                                    LocalMux                     486              8941  56163  RISE       1
I__4286/I                                    InMux                          0              8941  56163  RISE       1
I__4286/O                                    InMux                        382              9324  56163  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in3     LogicCell40_SEQ_MODE_1000      0              9324  56163  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in1
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Setup Constraint : 62500p
Path slack       : 56225p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                4890
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9593
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4431/I                              Odrv4                          0              4703  55915  RISE       1
I__4431/O                              Odrv4                        517              5220  55915  RISE       1
I__4445/I                              LocalMux                       0              5220  55915  RISE       1
I__4445/O                              LocalMux                     486              5706  55915  RISE       1
I__4454/I                              InMux                          0              5706  55915  RISE       1
I__4454/O                              InMux                        382              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/in0                LogicCell40_SEQ_MODE_0000      0              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/lcout              LogicCell40_SEQ_MODE_0000    662              6750  55915  RISE       4
I__4207/I                              Odrv4                          0              6750  56225  RISE       1
I__4207/O                              Odrv4                        517              7267  56225  RISE       1
I__4210/I                              LocalMux                       0              7267  56225  RISE       1
I__4210/O                              LocalMux                     486              7753  56225  RISE       1
I__4212/I                              InMux                          0              7753  56225  RISE       1
I__4212/O                              InMux                        382              8135  56225  RISE       1
i3880_4_lut_4_lut_LC_27_22_4/in1       LogicCell40_SEQ_MODE_0000      0              8135  56225  RISE       1
i3880_4_lut_4_lut_LC_27_22_4/lcout     LogicCell40_SEQ_MODE_0000    589              8724  56225  RISE       1
I__4255/I                              LocalMux                       0              8724  56225  RISE       1
I__4255/O                              LocalMux                     486              9210  56225  RISE       1
I__4256/I                              InMux                          0              9210  56225  RISE       1
I__4256/O                              InMux                        382              9593  56225  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/in1    LogicCell40_SEQ_MODE_1000      0              9593  56225  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in1
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Setup Constraint : 62500p
Path slack       : 56267p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    63885

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                2915
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7618
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout     LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4431/I                                 Odrv4                          0              4703  55915  RISE       1
I__4431/O                                 Odrv4                        517              5220  55915  RISE       1
I__4445/I                                 LocalMux                       0              5220  55915  RISE       1
I__4445/O                                 LocalMux                     486              5706  55915  RISE       1
I__4454/I                                 InMux                          0              5706  55915  RISE       1
I__4454/O                                 InMux                        382              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/in0                   LogicCell40_SEQ_MODE_0000      0              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/lcout                 LogicCell40_SEQ_MODE_0000    662              6750  55915  RISE       4
I__4206/I                                 LocalMux                       0              6750  56267  RISE       1
I__4206/O                                 LocalMux                     486              7236  56267  RISE       1
I__4209/I                                 InMux                          0              7236  56267  RISE       1
I__4209/O                                 InMux                        382              7618  56267  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in1  LogicCell40_SEQ_MODE_1000      0              7618  56267  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i16_LC_17_17_0/in3
Capture Clock    : blink_counter_290__i16_LC_17_17_0/clk
Setup Constraint : 62500p
Path slack       : 56298p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5003
-----------------------------------   ----- 
End-of-path arrival time (ps)         11467
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
blink_counter_290__i15_LC_17_16_7/carryin   LogicCell40_SEQ_MODE_1000      0             10609  54334  RISE       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    186             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0             10795  54334  RISE       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             289             11085  54334  RISE       2
I__729/I                                    InMux                          0             11085  56298  RISE       1
I__729/O                                    InMux                        382             11467  56298  RISE       1
blink_counter_290__i16_LC_17_17_0/in3       LogicCell40_SEQ_MODE_1000      0             11467  56298  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in2
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Setup Constraint : 62500p
Path slack       : 56349p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                4807
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9510
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4433/I                              Odrv4                          0              4703  54985  RISE       1
I__4433/O                              Odrv4                        517              5220  54985  RISE       1
I__4448/I                              Span4Mux_v                     0              5220  55512  RISE       1
I__4448/O                              Span4Mux_v                   517              5737  55512  RISE       1
I__4459/I                              LocalMux                       0              5737  55512  RISE       1
I__4459/O                              LocalMux                     486              6223  55512  RISE       1
I__4465/I                              InMux                          0              6223  55512  RISE       1
I__4465/O                              InMux                        382              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/in3       LogicCell40_SEQ_MODE_0000      0              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/lcout     LogicCell40_SEQ_MODE_0000    465              7070  55512  RISE       4
I__4270/I                              Odrv4                          0              7070  55512  RISE       1
I__4270/O                              Odrv4                        517              7587  55512  RISE       1
I__4273/I                              Span4Mux_v                     0              7587  55512  RISE       1
I__4273/O                              Span4Mux_v                   517              8104  55512  RISE       1
I__4276/I                              LocalMux                       0              8104  55512  RISE       1
I__4276/O                              LocalMux                     486              8590  55512  RISE       1
I__4279/I                              InMux                          0              8590  56350  RISE       1
I__4279/O                              InMux                        382              8972  56350  RISE       1
i3889_4_lut_LC_29_21_5/in0             LogicCell40_SEQ_MODE_0000      0              8972  56350  RISE       1
i3889_4_lut_LC_29_21_5/ltout           LogicCell40_SEQ_MODE_0000    538              9510  56350  RISE       1
I__4259/I                              CascadeMux                     0              9510  56350  RISE       1
I__4259/O                              CascadeMux                     0              9510  56350  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/in2    LogicCell40_SEQ_MODE_1000      0              9510  56350  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i15_LC_24_21_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i15_LC_24_21_7/clk
Setup Constraint : 62500p
Path slack       : 56443p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4858
-----------------------------------   ----- 
End-of-path arrival time (ps)         11322
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryin   LogicCell40_SEQ_MODE_1000      0             10754  52887  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    186             10940  52887  RISE       2
I__3723/I                                           InMux                          0             10940  56443  RISE       1
I__3723/O                                           InMux                        382             11322  56443  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/in3       LogicCell40_SEQ_MODE_1000      0             11322  56443  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i14_LC_24_21_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i14_LC_24_21_6/clk
Setup Constraint : 62500p
Path slack       : 56629p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4672
-----------------------------------   ----- 
End-of-path arrival time (ps)         11136
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryin   LogicCell40_SEQ_MODE_1000      0             10568  52887  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    186             10754  52887  RISE       2
I__3561/I                                           InMux                          0             10754  56629  RISE       1
I__3561/O                                           InMux                        382             11136  56629  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/in3       LogicCell40_SEQ_MODE_1000      0             11136  56629  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in3
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Setup Constraint : 62500p
Path slack       : 56680p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                4621
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    9324
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout        LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4432/I                                    Odrv4                          0              4703  54241  RISE       1
I__4432/O                                    Odrv4                        517              5220  54241  RISE       1
I__4446/I                                    Span4Mux_h                     0              5220  54241  RISE       1
I__4446/O                                    Span4Mux_h                   444              5665  54241  RISE       1
I__4456/I                                    LocalMux                       0              5665  54241  RISE       1
I__4456/O                                    LocalMux                     486              6150  54241  RISE       1
I__4463/I                                    InMux                          0              6150  54241  RISE       1
I__4463/O                                    InMux                        382              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/in3    LogicCell40_SEQ_MODE_0000      0              6533  54241  RISE       1
eeprom.i2c.i3_4_lut_adj_10_LC_27_19_0/lcout  LogicCell40_SEQ_MODE_0000    465              6998  54241  RISE       2
I__3898/I                                    LocalMux                       0              6998  55574  RISE       1
I__3898/O                                    LocalMux                     486              7484  55574  RISE       1
I__3900/I                                    InMux                          0              7484  55574  RISE       1
I__3900/O                                    InMux                        382              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in1    LogicCell40_SEQ_MODE_0000      0              7866  55574  RISE       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    589              8456  55574  RISE       4
I__4284/I                                    LocalMux                       0              8456  56680  RISE       1
I__4284/O                                    LocalMux                     486              8941  56680  RISE       1
I__4287/I                                    InMux                          0              8941  56680  RISE       1
I__4287/O                                    InMux                        382              9324  56680  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in3     LogicCell40_SEQ_MODE_1000      0              9324  56680  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i15_LC_17_16_7/in3
Capture Clock    : blink_counter_290__i15_LC_17_16_7/clk
Setup Constraint : 62500p
Path slack       : 56773p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4528
-----------------------------------   ----- 
End-of-path arrival time (ps)         10992
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
blink_counter_290__i14_LC_17_16_6/carryin   LogicCell40_SEQ_MODE_1000      0             10423  54334  RISE       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    186             10609  54334  RISE       2
I__732/I                                    InMux                          0             10609  56773  RISE       1
I__732/O                                    InMux                        382             10992  56773  RISE       1
blink_counter_290__i15_LC_17_16_7/in3       LogicCell40_SEQ_MODE_1000      0             10992  56773  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i13_LC_24_21_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i13_LC_24_21_5/clk
Setup Constraint : 62500p
Path slack       : 56815p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4486
-----------------------------------   ----- 
End-of-path arrival time (ps)         10950
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryin   LogicCell40_SEQ_MODE_1000      0             10382  52887  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    186             10568  52887  RISE       2
I__3570/I                                           InMux                          0             10568  56815  RISE       1
I__3570/O                                           InMux                        382             10950  56815  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/in3       LogicCell40_SEQ_MODE_1000      0             10950  56815  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in1
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Setup Constraint : 62500p
Path slack       : 56907p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2936
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64846

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                3236
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7939
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4433/I                              Odrv4                          0              4703  54985  RISE       1
I__4433/O                              Odrv4                        517              5220  54985  RISE       1
I__4448/I                              Span4Mux_v                     0              5220  55512  RISE       1
I__4448/O                              Span4Mux_v                   517              5737  55512  RISE       1
I__4459/I                              LocalMux                       0              5737  55512  RISE       1
I__4459/O                              LocalMux                     486              6223  55512  RISE       1
I__4465/I                              InMux                          0              6223  55512  RISE       1
I__4465/O                              InMux                        382              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/in3       LogicCell40_SEQ_MODE_0000      0              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/lcout     LogicCell40_SEQ_MODE_0000    465              7070  55512  RISE       4
I__4271/I                              LocalMux                       0              7070  56908  RISE       1
I__4271/O                              LocalMux                     486              7556  56908  RISE       1
I__4274/I                              InMux                          0              7556  56908  RISE       1
I__4274/O                              InMux                        382              7939  56908  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/in1    LogicCell40_SEQ_MODE_1000      0              7939  56908  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i14_LC_17_16_6/in3
Capture Clock    : blink_counter_290__i14_LC_17_16_6/clk
Setup Constraint : 62500p
Path slack       : 56959p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4342
-----------------------------------   ----- 
End-of-path arrival time (ps)         10806
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
blink_counter_290__i13_LC_17_16_5/carryin   LogicCell40_SEQ_MODE_1000      0             10237  54334  RISE       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    186             10423  54334  RISE       2
I__735/I                                    InMux                          0             10423  56959  RISE       1
I__735/O                                    InMux                        382             10806  56959  RISE       1
blink_counter_290__i14_LC_17_16_6/in3       LogicCell40_SEQ_MODE_1000      0             10806  56959  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i12_LC_24_21_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i12_LC_24_21_4/clk
Setup Constraint : 62500p
Path slack       : 57001p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4300
-----------------------------------   ----- 
End-of-path arrival time (ps)         10764
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryin   LogicCell40_SEQ_MODE_1000      0             10196  52887  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    186             10382  52887  RISE       2
I__3580/I                                           InMux                          0             10382  57001  RISE       1
I__3580/O                                           InMux                        382             10764  57001  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/in3       LogicCell40_SEQ_MODE_1000      0             10764  57001  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i13_LC_17_16_5/in3
Capture Clock    : blink_counter_290__i13_LC_17_16_5/clk
Setup Constraint : 62500p
Path slack       : 57145p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4156
-----------------------------------   ----- 
End-of-path arrival time (ps)         10620
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
blink_counter_290__i12_LC_17_16_4/carryin   LogicCell40_SEQ_MODE_1000      0             10051  54334  RISE       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    186             10237  54334  RISE       2
I__738/I                                    InMux                          0             10237  57145  RISE       1
I__738/O                                    InMux                        382             10620  57145  RISE       1
blink_counter_290__i13_LC_17_16_5/in3       LogicCell40_SEQ_MODE_1000      0             10620  57145  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i11_LC_24_21_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i11_LC_24_21_3/clk
Setup Constraint : 62500p
Path slack       : 57187p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4114
-----------------------------------   ----- 
End-of-path arrival time (ps)         10578
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                           Odrv4                          0              6464  52680  RISE       1
I__3523/O                                           Odrv4                        517              6981  52680  RISE       1
I__3527/I                                           LocalMux                       0              6981  52887  RISE       1
I__3527/O                                           LocalMux                     486              7467  52887  RISE       1
I__3529/I                                           InMux                          0              7467  52887  RISE       1
I__3529/O                                           InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1        LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout   LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin    LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout   LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin    LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout   LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin    LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout   LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin    LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout   LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin    LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout   LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin    LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout   LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                     ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                    ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin    LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout   LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin    LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout   LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryin   LogicCell40_SEQ_MODE_1000      0             10010  52887  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    186             10196  52887  RISE       2
I__3589/I                                           InMux                          0             10196  57187  RISE       1
I__3589/O                                           InMux                        382             10578  57187  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/in3       LogicCell40_SEQ_MODE_1000      0             10578  57187  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in0
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Setup Constraint : 62500p
Path slack       : 57259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65715

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                3753
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    8456
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4433/I                              Odrv4                          0              4703  54985  RISE       1
I__4433/O                              Odrv4                        517              5220  54985  RISE       1
I__4448/I                              Span4Mux_v                     0              5220  55512  RISE       1
I__4448/O                              Span4Mux_v                   517              5737  55512  RISE       1
I__4459/I                              LocalMux                       0              5737  55512  RISE       1
I__4459/O                              LocalMux                     486              6223  55512  RISE       1
I__4465/I                              InMux                          0              6223  55512  RISE       1
I__4465/O                              InMux                        382              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/in3       LogicCell40_SEQ_MODE_0000      0              6605  55512  RISE       1
i3385_2_lut_3_lut_LC_27_22_0/lcout     LogicCell40_SEQ_MODE_0000    465              7070  55512  RISE       4
I__4272/I                              Odrv4                          0              7070  57259  RISE       1
I__4272/O                              Odrv4                        517              7587  57259  RISE       1
I__4275/I                              LocalMux                       0              7587  57259  RISE       1
I__4275/O                              LocalMux                     486              8073  57259  RISE       1
I__4277/I                              InMux                          0              8073  57259  RISE       1
I__4277/O                              InMux                        382              8456  57259  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/in0    LogicCell40_SEQ_MODE_1000      0              8456  57259  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i4_LC_28_22_2/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in2
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Setup Constraint : 62500p
Path slack       : 57300p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    63926

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1923
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6626
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i4_LC_28_22_2/lcout     LogicCell40_SEQ_MODE_1000    796              4703  54489  RISE      21
I__4524/I                                 Odrv4                          0              4703  54489  RISE       1
I__4524/O                                 Odrv4                        517              5220  54489  RISE       1
I__4536/I                                 LocalMux                       0              5220  54489  RISE       1
I__4536/O                                 LocalMux                     486              5706  54489  RISE       1
I__4554/I                                 InMux                          0              5706  57301  RISE       1
I__4554/O                                 InMux                        382              6088  57301  RISE       1
eeprom.i2c.i22_3_lut_LC_27_19_4/in0       LogicCell40_SEQ_MODE_0000      0              6088  57301  RISE       1
eeprom.i2c.i22_3_lut_LC_27_19_4/ltout     LogicCell40_SEQ_MODE_0000    538              6626  57301  RISE       1
I__3905/I                                 CascadeMux                     0              6626  57301  RISE       1
I__3905/O                                 CascadeMux                     0              6626  57301  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in2  LogicCell40_SEQ_MODE_1000      0              6626  57301  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i12_LC_17_16_4/in3
Capture Clock    : blink_counter_290__i12_LC_17_16_4/clk
Setup Constraint : 62500p
Path slack       : 57332p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3969
-----------------------------------   ----- 
End-of-path arrival time (ps)         10433
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
blink_counter_290__i11_LC_17_16_3/carryin   LogicCell40_SEQ_MODE_1000      0              9865  54334  RISE       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    186             10051  54334  RISE       2
I__741/I                                    InMux                          0             10051  57332  RISE       1
I__741/O                                    InMux                        382             10433  57332  RISE       1
blink_counter_290__i12_LC_17_16_4/in3       LogicCell40_SEQ_MODE_1000      0             10433  57332  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in1
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Setup Constraint : 62500p
Path slack       : 57342p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                5189
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    8476
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54737  RISE       6
I__4244/I                                      LocalMux                       0              3287  54737  RISE       1
I__4244/O                                      LocalMux                     486              3773  54737  RISE       1
I__4249/I                                      InMux                          0              3773  54737  RISE       1
I__4249/O                                      InMux                        382              4155  54737  RISE       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/in0    LogicCell40_SEQ_MODE_0000      0              4155  54737  RISE       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/lcout  LogicCell40_SEQ_MODE_0000    662              4817  54737  RISE       3
I__4358/I                                      LocalMux                       0              4817  54737  RISE       1
I__4358/O                                      LocalMux                     486              5303  54737  RISE       1
I__4361/I                                      InMux                          0              5303  54737  RISE       1
I__4361/O                                      InMux                        382              5685  54737  RISE       1
eeprom.i2c.i6_4_lut_LC_27_21_0/in1             LogicCell40_SEQ_MODE_0000      0              5685  54737  RISE       1
eeprom.i2c.i6_4_lut_LC_27_21_0/lcout           LogicCell40_SEQ_MODE_0000    589              6275  56629  RISE       4
I__4264/I                                      LocalMux                       0              6275  57342  RISE       1
I__4264/O                                      LocalMux                     486              6760  57342  RISE       1
I__4267/I                                      InMux                          0              6760  57342  RISE       1
I__4267/O                                      InMux                        382              7143  57342  RISE       1
eeprom.i2c.i1_2_lut_adj_8_LC_28_22_4/in3       LogicCell40_SEQ_MODE_0000      0              7143  57342  RISE       1
eeprom.i2c.i1_2_lut_adj_8_LC_28_22_4/lcout     LogicCell40_SEQ_MODE_0000    465              7608  57342  RISE       1
I__4202/I                                      LocalMux                       0              7608  57342  RISE       1
I__4202/O                                      LocalMux                     486              8094  57342  RISE       1
I__4203/I                                      InMux                          0              8094  57342  RISE       1
I__4203/O                                      InMux                        382              8476  57342  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/in1            LogicCell40_SEQ_MODE_1000      0              8476  57342  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.enable_slow_117_LC_26_19_0/ce
Capture Clock    : eeprom.i2c.enable_slow_117_LC_26_19_0/clk
Setup Constraint : 62500p
Path slack       : 57373p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         68168

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4331
-----------------------------------   ----- 
End-of-path arrival time (ps)         10795
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout   LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3431/I                                          LocalMux                       0              6464  57373  RISE       1
I__3431/O                                          LocalMux                     486              6950  57373  RISE       1
I__3433/I                                          InMux                          0              6950  57373  RISE       1
I__3433/O                                          InMux                        382              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in0                 LogicCell40_SEQ_MODE_0000      0              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/ltout               LogicCell40_SEQ_MODE_0000    569              7901  57373  FALL       1
I__3422/I                                          CascadeMux                     0              7901  57373  FALL       1
I__3422/O                                          CascadeMux                     0              7901  57373  FALL       1
eeprom.i2c.i1_2_lut_3_lut_adj_14_LC_24_19_4/in2    LogicCell40_SEQ_MODE_0000      0              7901  57373  FALL       1
eeprom.i2c.i1_2_lut_3_lut_adj_14_LC_24_19_4/lcout  LogicCell40_SEQ_MODE_0000    558              8459  57373  RISE       1
I__3865/I                                          Odrv4                          0              8459  57373  RISE       1
I__3865/O                                          Odrv4                        517              8976  57373  RISE       1
I__3866/I                                          Span4Mux_h                     0              8976  57373  RISE       1
I__3866/O                                          Span4Mux_h                   444              9420  57373  RISE       1
I__3867/I                                          LocalMux                       0              9420  57373  RISE       1
I__3867/O                                          LocalMux                     486              9906  57373  RISE       1
I__3868/I                                          CEMux                          0              9906  57373  RISE       1
I__3868/O                                          CEMux                        889             10795  57373  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/ce           LogicCell40_SEQ_MODE_1001      0             10795  57373  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                   Odrv4                          0              1420  RISE       1
I__686/O                                   Odrv4                        517              1936  RISE       1
I__687/I                                   IoSpan4Mux                     0              1936  RISE       1
I__687/O                                   IoSpan4Mux                   424              2360  RISE       1
I__688/I                                   IoSpan4Mux                     0              2360  RISE       1
I__688/O                                   IoSpan4Mux                   424              2784  RISE       1
I__689/I                                   IoSpan4Mux                     0              2784  RISE       1
I__689/O                                   IoSpan4Mux                   424              3208  RISE       1
I__690/I                                   LocalMux                       0              3208  RISE       1
I__690/O                                   LocalMux                     486              3694  RISE       1
I__691/I                                   IoInMux                        0              3694  RISE       1
I__691/O                                   IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              4986  RISE      64
I__3869/I                                  gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                  gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                  GlobalMux                      0              4986  RISE       1
I__3870/O                                  GlobalMux                    227              5213  RISE       1
I__3880/I                                  ClkMux                         0              5213  RISE       1
I__3880/O                                  ClkMux                       455              5668  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i10_LC_24_21_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i10_LC_24_21_2/clk
Setup Constraint : 62500p
Path slack       : 57373p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3928
-----------------------------------   ----- 
End-of-path arrival time (ps)         10392
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout  LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin   LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout  LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin   LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout  LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                    ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                   ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin   LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout  LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin   LogicCell40_SEQ_MODE_1000      0              9824  52887  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout  LogicCell40_SEQ_MODE_1000    186             10010  52887  RISE       2
I__3598/I                                          InMux                          0             10010  57373  RISE       1
I__3598/O                                          InMux                        382             10392  57373  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/in3      LogicCell40_SEQ_MODE_1000      0             10392  57373  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i11_LC_17_16_3/in3
Capture Clock    : blink_counter_290__i11_LC_17_16_3/clk
Setup Constraint : 62500p
Path slack       : 57518p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3783
-----------------------------------   ----- 
End-of-path arrival time (ps)         10247
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                    LocalMux                       0              6464  54334  RISE       1
I__693/O                                    LocalMux                     486              6950  54334  RISE       1
I__694/I                                    InMux                          0              6950  54334  RISE       1
I__694/O                                    InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1        LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout   LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin    LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout   LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin    LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout   LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin    LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout   LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin    LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout   LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin    LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout   LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin    LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout   LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin    LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout   LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin             ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout            ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin    LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout   LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin    LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout   LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
blink_counter_290__i10_LC_17_16_2/carryin   LogicCell40_SEQ_MODE_1000      0              9679  54334  RISE       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    186              9865  54334  RISE       2
I__744/I                                    InMux                          0              9865  57518  RISE       1
I__744/O                                    InMux                        382             10247  57518  RISE       1
blink_counter_290__i11_LC_17_16_3/in3       LogicCell40_SEQ_MODE_1000      0             10247  57518  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i9_LC_24_21_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i9_LC_24_21_1/clk
Setup Constraint : 62500p
Path slack       : 57559p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3742
-----------------------------------   ----- 
End-of-path arrival time (ps)         10206
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout  LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin   LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout  LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin   LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout  LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                    ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                   ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryin   LogicCell40_SEQ_MODE_1000      0              9638  52887  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout  LogicCell40_SEQ_MODE_1000    186              9824  52887  RISE       2
I__3608/I                                          InMux                          0              9824  57559  RISE       1
I__3608/O                                          InMux                        382             10206  57559  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/in3       LogicCell40_SEQ_MODE_1000      0             10206  57559  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in0
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Setup Constraint : 62500p
Path slack       : 57580p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65715

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                3432
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    8135
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4431/I                              Odrv4                          0              4703  55915  RISE       1
I__4431/O                              Odrv4                        517              5220  55915  RISE       1
I__4445/I                              LocalMux                       0              5220  55915  RISE       1
I__4445/O                              LocalMux                     486              5706  55915  RISE       1
I__4454/I                              InMux                          0              5706  55915  RISE       1
I__4454/O                              InMux                        382              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/in0                LogicCell40_SEQ_MODE_0000      0              6088  55915  RISE       1
i1_2_lut_LC_28_19_6/lcout              LogicCell40_SEQ_MODE_0000    662              6750  55915  RISE       4
I__4207/I                              Odrv4                          0              6750  56225  RISE       1
I__4207/O                              Odrv4                        517              7267  56225  RISE       1
I__4211/I                              LocalMux                       0              7267  57580  RISE       1
I__4211/O                              LocalMux                     486              7753  57580  RISE       1
I__4213/I                              InMux                          0              7753  57580  RISE       1
I__4213/O                              InMux                        382              8135  57580  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/in0    LogicCell40_SEQ_MODE_1000      0              8135  57580  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/sr
Capture Clock    : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk
Setup Constraint : 62500p
Path slack       : 57672p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3732
-----------------------------------   ----- 
End-of-path arrival time (ps)         10196
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3431/I                                         LocalMux                       0              6464  57373  RISE       1
I__3431/O                                         LocalMux                     486              6950  57373  RISE       1
I__3433/I                                         InMux                          0              6950  57373  RISE       1
I__3433/O                                         InMux                        382              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in0                LogicCell40_SEQ_MODE_0000      0              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    662              7994  57673  RISE       5
I__3885/I                                         Odrv4                          0              7994  57673  RISE       1
I__3885/O                                         Odrv4                        517              8511  57673  RISE       1
I__3888/I                                         Span4Mux_v                     0              8511  57673  RISE       1
I__3888/O                                         Span4Mux_v                   517              9028  57673  RISE       1
I__3890/I                                         LocalMux                       0              9028  57673  RISE       1
I__3890/O                                         LocalMux                     486              9513  57673  RISE       1
I__3891/I                                         SRMux                          0              9513  57673  RISE       1
I__3891/O                                         SRMux                        682             10196  57673  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/sr     LogicCell40_SEQ_MODE_1000      0             10196  57673  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/sr
Capture Clock    : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk
Setup Constraint : 62500p
Path slack       : 57672p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3732
-----------------------------------   ----- 
End-of-path arrival time (ps)         10196
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3431/I                                         LocalMux                       0              6464  57373  RISE       1
I__3431/O                                         LocalMux                     486              6950  57373  RISE       1
I__3433/I                                         InMux                          0              6950  57373  RISE       1
I__3433/O                                         InMux                        382              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in0                LogicCell40_SEQ_MODE_0000      0              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    662              7994  57673  RISE       5
I__3885/I                                         Odrv4                          0              7994  57673  RISE       1
I__3885/O                                         Odrv4                        517              8511  57673  RISE       1
I__3888/I                                         Span4Mux_v                     0              8511  57673  RISE       1
I__3888/O                                         Span4Mux_v                   517              9028  57673  RISE       1
I__3890/I                                         LocalMux                       0              9028  57673  RISE       1
I__3890/O                                         LocalMux                     486              9513  57673  RISE       1
I__3891/I                                         SRMux                          0              9513  57673  RISE       1
I__3891/O                                         SRMux                        682             10196  57673  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/sr     LogicCell40_SEQ_MODE_1000      0             10196  57673  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/sr
Capture Clock    : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk
Setup Constraint : 62500p
Path slack       : 57672p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3732
-----------------------------------   ----- 
End-of-path arrival time (ps)         10196
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3431/I                                         LocalMux                       0              6464  57373  RISE       1
I__3431/O                                         LocalMux                     486              6950  57373  RISE       1
I__3433/I                                         InMux                          0              6950  57373  RISE       1
I__3433/O                                         InMux                        382              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in0                LogicCell40_SEQ_MODE_0000      0              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    662              7994  57673  RISE       5
I__3885/I                                         Odrv4                          0              7994  57673  RISE       1
I__3885/O                                         Odrv4                        517              8511  57673  RISE       1
I__3888/I                                         Span4Mux_v                     0              8511  57673  RISE       1
I__3888/O                                         Span4Mux_v                   517              9028  57673  RISE       1
I__3890/I                                         LocalMux                       0              9028  57673  RISE       1
I__3890/O                                         LocalMux                     486              9513  57673  RISE       1
I__3891/I                                         SRMux                          0              9513  57673  RISE       1
I__3891/O                                         SRMux                        682             10196  57673  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/sr     LogicCell40_SEQ_MODE_1000      0             10196  57673  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i10_LC_17_16_2/in3
Capture Clock    : blink_counter_290__i10_LC_17_16_2/clk
Setup Constraint : 62500p
Path slack       : 57704p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3597
-----------------------------------   ----- 
End-of-path arrival time (ps)         10061
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin   LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout  LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
blink_counter_290__i9_LC_17_16_1/carryin   LogicCell40_SEQ_MODE_1000      0              9493  54334  RISE       1
blink_counter_290__i9_LC_17_16_1/carryout  LogicCell40_SEQ_MODE_1000    186              9679  54334  RISE       2
I__747/I                                   InMux                          0              9679  57704  RISE       1
I__747/O                                   InMux                        382             10061  57704  RISE       1
blink_counter_290__i10_LC_17_16_2/in3      LogicCell40_SEQ_MODE_1000      0             10061  57704  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i8_LC_24_21_0/in3
Capture Clock    : eeprom.eeprom_counter_291__i8_LC_24_21_0/clk
Setup Constraint : 62500p
Path slack       : 57745p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3556
-----------------------------------   ----- 
End-of-path arrival time (ps)         10020
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout  LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin   LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout  LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryin   LogicCell40_SEQ_MODE_1000      0              9162  52887  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout  LogicCell40_SEQ_MODE_1000    186              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitin                    ICE_CARRY_IN_MUX               0              9348  52887  RISE       1
IN_MUX_bfv_24_21_0_/carryinitout                   ICE_CARRY_IN_MUX             289              9638  52887  RISE       2
I__3622/I                                          InMux                          0              9638  57745  RISE       1
I__3622/O                                          InMux                        382             10020  57745  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/in3       LogicCell40_SEQ_MODE_1000      0             10020  57745  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i9_LC_17_16_1/in3
Capture Clock    : blink_counter_290__i9_LC_17_16_1/clk
Setup Constraint : 62500p
Path slack       : 57890p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3411
-----------------------------------   ---- 
End-of-path arrival time (ps)         9875
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
blink_counter_290__i8_LC_17_16_0/carryin   LogicCell40_SEQ_MODE_1000      0              9307  54334  RISE       1
blink_counter_290__i8_LC_17_16_0/carryout  LogicCell40_SEQ_MODE_1000    186              9493  54334  RISE       2
I__750/I                                   InMux                          0              9493  57890  RISE       1
I__750/O                                   InMux                        382              9875  57890  RISE       1
blink_counter_290__i9_LC_17_16_1/in3       LogicCell40_SEQ_MODE_1000      0              9875  57890  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i8_LC_17_16_0/in3
Capture Clock    : blink_counter_290__i8_LC_17_16_0/clk
Setup Constraint : 62500p
Path slack       : 58076p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3225
-----------------------------------   ---- 
End-of-path arrival time (ps)         9689
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
blink_counter_290__i7_LC_17_15_7/carryin   LogicCell40_SEQ_MODE_1000      0              8831  54334  RISE       1
blink_counter_290__i7_LC_17_15_7/carryout  LogicCell40_SEQ_MODE_1000    186              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              9017  54334  RISE       1
IN_MUX_bfv_17_16_0_/carryinitout           ICE_CARRY_IN_MUX             289              9307  54334  RISE       2
I__705/I                                   InMux                          0              9307  58076  RISE       1
I__705/O                                   InMux                        382              9689  58076  RISE       1
blink_counter_290__i8_LC_17_16_0/in3       LogicCell40_SEQ_MODE_1000      0              9689  58076  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i7_LC_24_20_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i7_LC_24_20_7/clk
Setup Constraint : 62500p
Path slack       : 58221p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3080
-----------------------------------   ---- 
End-of-path arrival time (ps)         9544
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout  LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryin   LogicCell40_SEQ_MODE_1000      0              8976  52887  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout  LogicCell40_SEQ_MODE_1000    186              9162  52887  RISE       2
I__3635/I                                          InMux                          0              9162  58221  RISE       1
I__3635/O                                          InMux                        382              9544  58221  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/in3       LogicCell40_SEQ_MODE_1000      0              9544  58221  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.enable_slow_117_LC_26_19_0/in3
Capture Clock    : eeprom.i2c.enable_slow_117_LC_26_19_0/clk
Setup Constraint : 62500p
Path slack       : 58386p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2915
-----------------------------------   ---- 
End-of-path arrival time (ps)         9379
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3431/I                                         LocalMux                       0              6464  57373  RISE       1
I__3431/O                                         LocalMux                     486              6950  57373  RISE       1
I__3433/I                                         InMux                          0              6950  57373  RISE       1
I__3433/O                                         InMux                        382              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in0                LogicCell40_SEQ_MODE_0000      0              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    662              7994  57673  RISE       5
I__3884/I                                         Odrv4                          0              7994  58386  RISE       1
I__3884/O                                         Odrv4                        517              8511  58386  RISE       1
I__3887/I                                         LocalMux                       0              8511  58386  RISE       1
I__3887/O                                         LocalMux                     486              8997  58386  RISE       1
I__3889/I                                         InMux                          0              8997  58386  RISE       1
I__3889/O                                         InMux                        382              9379  58386  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/in3         LogicCell40_SEQ_MODE_1001      0              9379  58386  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                   Odrv4                          0              1420  RISE       1
I__686/O                                   Odrv4                        517              1936  RISE       1
I__687/I                                   IoSpan4Mux                     0              1936  RISE       1
I__687/O                                   IoSpan4Mux                   424              2360  RISE       1
I__688/I                                   IoSpan4Mux                     0              2360  RISE       1
I__688/O                                   IoSpan4Mux                   424              2784  RISE       1
I__689/I                                   IoSpan4Mux                     0              2784  RISE       1
I__689/O                                   IoSpan4Mux                   424              3208  RISE       1
I__690/I                                   LocalMux                       0              3208  RISE       1
I__690/O                                   LocalMux                     486              3694  RISE       1
I__691/I                                   IoInMux                        0              3694  RISE       1
I__691/O                                   IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              4986  RISE      64
I__3869/I                                  gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                  gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                  GlobalMux                      0              4986  RISE       1
I__3870/O                                  GlobalMux                    227              5213  RISE       1
I__3880/I                                  ClkMux                         0              5213  RISE       1
I__3880/O                                  ClkMux                       455              5668  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i6_LC_24_20_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i6_LC_24_20_6/clk
Setup Constraint : 62500p
Path slack       : 58407p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2894
-----------------------------------   ---- 
End-of-path arrival time (ps)         9358
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryin   LogicCell40_SEQ_MODE_1000      0              8790  52887  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout  LogicCell40_SEQ_MODE_1000    186              8976  52887  RISE       2
I__3453/I                                          InMux                          0              8976  58407  RISE       1
I__3453/O                                          InMux                        382              9358  58407  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/in3       LogicCell40_SEQ_MODE_1000      0              9358  58407  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/in3
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Setup Constraint : 62500p
Path slack       : 58551p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2750
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6037
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
eeprom.i2c.counter_i1_LC_26_21_1/carryin        LogicCell40_SEQ_MODE_1001      0              4538  58551  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout       LogicCell40_SEQ_MODE_1001    186              4724  58551  RISE       2
eeprom.i2c.counter_i2_LC_26_21_2/carryin        LogicCell40_SEQ_MODE_1001      0              4724  58551  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout       LogicCell40_SEQ_MODE_1001    186              4910  58551  RISE       2
eeprom.i2c.counter_i3_LC_26_21_3/carryin        LogicCell40_SEQ_MODE_1000      0              4910  58551  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/carryout       LogicCell40_SEQ_MODE_1000    186              5096  58551  RISE       2
eeprom.i2c.counter_i4_LC_26_21_4/carryin        LogicCell40_SEQ_MODE_1000      0              5096  58551  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/carryout       LogicCell40_SEQ_MODE_1000    186              5282  58551  RISE       2
eeprom.i2c.counter_i5_LC_26_21_5/carryin        LogicCell40_SEQ_MODE_1000      0              5282  58551  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/carryout       LogicCell40_SEQ_MODE_1000    186              5468  58551  RISE       2
eeprom.i2c.counter_i6_LC_26_21_6/carryin        LogicCell40_SEQ_MODE_1000      0              5468  58551  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/carryout       LogicCell40_SEQ_MODE_1000    186              5654  58551  RISE       1
I__3852/I                                       InMux                          0              5654  58551  RISE       1
I__3852/O                                       InMux                        382              6037  58551  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/in3            LogicCell40_SEQ_MODE_1000      0              6037  58551  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i7_LC_17_15_7/in3
Capture Clock    : blink_counter_290__i7_LC_17_15_7/clk
Setup Constraint : 62500p
Path slack       : 58551p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2750
-----------------------------------   ---- 
End-of-path arrival time (ps)         9214
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
blink_counter_290__i6_LC_17_15_6/carryin   LogicCell40_SEQ_MODE_1000      0              8645  54334  RISE       1
blink_counter_290__i6_LC_17_15_6/carryout  LogicCell40_SEQ_MODE_1000    186              8831  54334  RISE       2
I__708/I                                   InMux                          0              8831  58551  RISE       1
I__708/O                                   InMux                        382              9214  58551  RISE       1
blink_counter_290__i7_LC_17_15_7/in3       LogicCell40_SEQ_MODE_1000      0              9214  58551  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i5_LC_24_20_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i5_LC_24_20_5/clk
Setup Constraint : 62500p
Path slack       : 58593p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2708
-----------------------------------   ---- 
End-of-path arrival time (ps)         9172
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryin   LogicCell40_SEQ_MODE_1000      0              8604  52887  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    186              8790  52887  RISE       2
I__3467/I                                          InMux                          0              8790  58593  RISE       1
I__3467/O                                          InMux                        382              9172  58593  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/in3       LogicCell40_SEQ_MODE_1000      0              9172  58593  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in2
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Setup Constraint : 62500p
Path slack       : 58593p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2936
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64888

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1592
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6295
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4436/I                              Odrv12                         0              4703  58593  RISE       1
I__4436/O                              Odrv12                       724              5427  58593  RISE       1
I__4452/I                              LocalMux                       0              5427  58593  RISE       1
I__4452/O                              LocalMux                     486              5913  58593  RISE       1
I__4462/I                              InMux                          0              5913  58593  RISE       1
I__4462/O                              InMux                        382              6295  58593  RISE       1
I__4467/I                              CascadeMux                     0              6295  58593  RISE       1
I__4467/O                              CascadeMux                     0              6295  58593  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/in2    LogicCell40_SEQ_MODE_1000      0              6295  58593  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i6_LC_17_15_6/in3
Capture Clock    : blink_counter_290__i6_LC_17_15_6/clk
Setup Constraint : 62500p
Path slack       : 58737p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2564
-----------------------------------   ---- 
End-of-path arrival time (ps)         9028
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
blink_counter_290__i5_LC_17_15_5/carryin   LogicCell40_SEQ_MODE_1000      0              8459  54334  RISE       1
blink_counter_290__i5_LC_17_15_5/carryout  LogicCell40_SEQ_MODE_1000    186              8645  54334  RISE       2
I__711/I                                   InMux                          0              8645  58737  RISE       1
I__711/O                                   InMux                        382              9028  58737  RISE       1
blink_counter_290__i6_LC_17_15_6/in3       LogicCell40_SEQ_MODE_1000      0              9028  58737  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/in3
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Setup Constraint : 62500p
Path slack       : 58737p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2564
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5851
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
eeprom.i2c.counter_i1_LC_26_21_1/carryin        LogicCell40_SEQ_MODE_1001      0              4538  58551  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout       LogicCell40_SEQ_MODE_1001    186              4724  58551  RISE       2
eeprom.i2c.counter_i2_LC_26_21_2/carryin        LogicCell40_SEQ_MODE_1001      0              4724  58551  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout       LogicCell40_SEQ_MODE_1001    186              4910  58551  RISE       2
eeprom.i2c.counter_i3_LC_26_21_3/carryin        LogicCell40_SEQ_MODE_1000      0              4910  58551  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/carryout       LogicCell40_SEQ_MODE_1000    186              5096  58551  RISE       2
eeprom.i2c.counter_i4_LC_26_21_4/carryin        LogicCell40_SEQ_MODE_1000      0              5096  58551  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/carryout       LogicCell40_SEQ_MODE_1000    186              5282  58551  RISE       2
eeprom.i2c.counter_i5_LC_26_21_5/carryin        LogicCell40_SEQ_MODE_1000      0              5282  58551  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/carryout       LogicCell40_SEQ_MODE_1000    186              5468  58551  RISE       2
I__3853/I                                       InMux                          0              5468  58737  RISE       1
I__3853/O                                       InMux                        382              5851  58737  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/in3            LogicCell40_SEQ_MODE_1000      0              5851  58737  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i4_LC_24_20_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i4_LC_24_20_4/clk
Setup Constraint : 62500p
Path slack       : 58779p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2522
-----------------------------------   ---- 
End-of-path arrival time (ps)         8986
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryin   LogicCell40_SEQ_MODE_1000      0              8418  52887  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    186              8604  52887  RISE       2
I__3478/I                                          InMux                          0              8604  58779  RISE       1
I__3478/O                                          InMux                        382              8986  58779  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/in3       LogicCell40_SEQ_MODE_1000      0              8986  58779  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.i2c_clk_118_LC_23_19_1/in3
Capture Clock    : eeprom.i2c.i2c_clk_118_LC_23_19_1/clk
Setup Constraint : 62500p
Path slack       : 58903p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2398
-----------------------------------   ---- 
End-of-path arrival time (ps)         8862
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3431/I                                         LocalMux                       0              6464  57373  RISE       1
I__3431/O                                         LocalMux                     486              6950  57373  RISE       1
I__3433/I                                         InMux                          0              6950  57373  RISE       1
I__3433/O                                         InMux                        382              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in0                LogicCell40_SEQ_MODE_0000      0              7332  57373  RISE       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    662              7994  57673  RISE       5
I__3883/I                                         LocalMux                       0              7994  58903  RISE       1
I__3883/O                                         LocalMux                     486              8480  58903  RISE       1
I__3886/I                                         InMux                          0              8480  58903  RISE       1
I__3886/O                                         InMux                        382              8862  58903  RISE       1
eeprom.i2c.i2c_clk_118_LC_23_19_1/in3             LogicCell40_SEQ_MODE_1000      0              8862  58903  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3875/I                              ClkMux                         0              5213  RISE       1
I__3875/O                              ClkMux                       455              5668  RISE       1
eeprom.i2c.i2c_clk_118_LC_23_19_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i5_LC_17_15_5/in3
Capture Clock    : blink_counter_290__i5_LC_17_15_5/clk
Setup Constraint : 62500p
Path slack       : 58923p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2378
-----------------------------------   ---- 
End-of-path arrival time (ps)         8842
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
blink_counter_290__i4_LC_17_15_4/carryin   LogicCell40_SEQ_MODE_1000      0              8273  54334  RISE       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    186              8459  54334  RISE       2
I__714/I                                   InMux                          0              8459  58923  RISE       1
I__714/O                                   InMux                        382              8842  58923  RISE       1
blink_counter_290__i5_LC_17_15_5/in3       LogicCell40_SEQ_MODE_1000      0              8842  58923  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/in3
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Setup Constraint : 62500p
Path slack       : 58923p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2378
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5665
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
eeprom.i2c.counter_i1_LC_26_21_1/carryin        LogicCell40_SEQ_MODE_1001      0              4538  58551  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout       LogicCell40_SEQ_MODE_1001    186              4724  58551  RISE       2
eeprom.i2c.counter_i2_LC_26_21_2/carryin        LogicCell40_SEQ_MODE_1001      0              4724  58551  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout       LogicCell40_SEQ_MODE_1001    186              4910  58551  RISE       2
eeprom.i2c.counter_i3_LC_26_21_3/carryin        LogicCell40_SEQ_MODE_1000      0              4910  58551  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/carryout       LogicCell40_SEQ_MODE_1000    186              5096  58551  RISE       2
eeprom.i2c.counter_i4_LC_26_21_4/carryin        LogicCell40_SEQ_MODE_1000      0              5096  58551  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/carryout       LogicCell40_SEQ_MODE_1000    186              5282  58551  RISE       2
I__3854/I                                       InMux                          0              5282  58923  RISE       1
I__3854/O                                       InMux                        382              5665  58923  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/in3            LogicCell40_SEQ_MODE_1000      0              5665  58923  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i3_LC_24_20_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i3_LC_24_20_3/clk
Setup Constraint : 62500p
Path slack       : 58965p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2336
-----------------------------------   ---- 
End-of-path arrival time (ps)         8800
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              8232  52887  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    186              8418  52887  RISE       2
I__3493/I                                          InMux                          0              8418  58965  RISE       1
I__3493/O                                          InMux                        382              8800  58965  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/in3       LogicCell40_SEQ_MODE_1000      0              8800  58965  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i4_LC_17_15_4/in3
Capture Clock    : blink_counter_290__i4_LC_17_15_4/clk
Setup Constraint : 62500p
Path slack       : 59110p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2191
-----------------------------------   ---- 
End-of-path arrival time (ps)         8655
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
blink_counter_290__i3_LC_17_15_3/carryin   LogicCell40_SEQ_MODE_1000      0              8087  54334  RISE       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    186              8273  54334  RISE       2
I__717/I                                   InMux                          0              8273  59109  RISE       1
I__717/O                                   InMux                        382              8655  59109  RISE       1
blink_counter_290__i4_LC_17_15_4/in3       LogicCell40_SEQ_MODE_1000      0              8655  59109  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/in3
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Setup Constraint : 62500p
Path slack       : 59109p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2192
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
eeprom.i2c.counter_i1_LC_26_21_1/carryin        LogicCell40_SEQ_MODE_1001      0              4538  58551  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout       LogicCell40_SEQ_MODE_1001    186              4724  58551  RISE       2
eeprom.i2c.counter_i2_LC_26_21_2/carryin        LogicCell40_SEQ_MODE_1001      0              4724  58551  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout       LogicCell40_SEQ_MODE_1001    186              4910  58551  RISE       2
eeprom.i2c.counter_i3_LC_26_21_3/carryin        LogicCell40_SEQ_MODE_1000      0              4910  58551  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/carryout       LogicCell40_SEQ_MODE_1000    186              5096  58551  RISE       2
I__3855/I                                       InMux                          0              5096  59109  RISE       1
I__3855/O                                       InMux                        382              5479  59109  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/in3            LogicCell40_SEQ_MODE_1000      0              5479  59109  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in2
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Setup Constraint : 62500p
Path slack       : 59140p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3432
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6719
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54933  RISE       6
I__4234/I                                      Odrv4                          0              3287  59141  RISE       1
I__4234/O                                      Odrv4                        517              3804  59141  RISE       1
I__4239/I                                      LocalMux                       0              3804  59141  RISE       1
I__4239/O                                      LocalMux                     486              4290  59141  RISE       1
I__4242/I                                      InMux                          0              4290  59141  RISE       1
I__4242/O                                      InMux                        382              4672  59141  RISE       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/in0    LogicCell40_SEQ_MODE_0000      0              4672  59141  RISE       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/lcout  LogicCell40_SEQ_MODE_0000    662              5334  59141  RISE       2
I__4292/I                                      Odrv4                          0              5334  59141  RISE       1
I__4292/O                                      Odrv4                        517              5851  59141  RISE       1
I__4293/I                                      LocalMux                       0              5851  59141  RISE       1
I__4293/O                                      LocalMux                     486              6337  59141  RISE       1
I__4295/I                                      InMux                          0              6337  59141  RISE       1
I__4295/O                                      InMux                        382              6719  59141  RISE       1
I__4297/I                                      CascadeMux                     0              6719  59141  RISE       1
I__4297/O                                      CascadeMux                     0              6719  59141  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in2       LogicCell40_SEQ_MODE_1000      0              6719  59141  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in2
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Setup Constraint : 62500p
Path slack       : 59140p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3432
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6719
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54933  RISE       6
I__4234/I                                      Odrv4                          0              3287  59141  RISE       1
I__4234/O                                      Odrv4                        517              3804  59141  RISE       1
I__4239/I                                      LocalMux                       0              3804  59141  RISE       1
I__4239/O                                      LocalMux                     486              4290  59141  RISE       1
I__4242/I                                      InMux                          0              4290  59141  RISE       1
I__4242/O                                      InMux                        382              4672  59141  RISE       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/in0    LogicCell40_SEQ_MODE_0000      0              4672  59141  RISE       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/lcout  LogicCell40_SEQ_MODE_0000    662              5334  59141  RISE       2
I__4292/I                                      Odrv4                          0              5334  59141  RISE       1
I__4292/O                                      Odrv4                        517              5851  59141  RISE       1
I__4294/I                                      LocalMux                       0              5851  59141  RISE       1
I__4294/O                                      LocalMux                     486              6337  59141  RISE       1
I__4296/I                                      InMux                          0              6337  59141  RISE       1
I__4296/O                                      InMux                        382              6719  59141  RISE       1
I__4298/I                                      CascadeMux                     0              6719  59141  RISE       1
I__4298/O                                      CascadeMux                     0              6719  59141  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in2       LogicCell40_SEQ_MODE_1000      0              6719  59141  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i2_LC_24_20_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i2_LC_24_20_2/clk
Setup Constraint : 62500p
Path slack       : 59151p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2150
-----------------------------------   ---- 
End-of-path arrival time (ps)         8614
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                          Odrv4                          0              6464  52680  RISE       1
I__3523/O                                          Odrv4                        517              6981  52680  RISE       1
I__3527/I                                          LocalMux                       0              6981  52887  RISE       1
I__3527/O                                          LocalMux                     486              7467  52887  RISE       1
I__3529/I                                          InMux                          0              7467  52887  RISE       1
I__3529/O                                          InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1       LogicCell40_SEQ_MODE_1000      0              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    382              8232  52887  RISE       2
I__3506/I                                          InMux                          0              8232  59151  RISE       1
I__3506/O                                          InMux                        382              8614  59151  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/in3       LogicCell40_SEQ_MODE_1000      0              8614  59151  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.enable_13_LC_23_20_6/lcout
Path End         : eeprom.i2c.enable_slow_117_LC_26_19_0/sr
Capture Clock    : eeprom.i2c.enable_slow_117_LC_26_19_0/clk
Setup Constraint : 62500p
Path slack       : 59275p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -300
------------------------------------   ----- 
End-of-path required time (ps)         67868

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2129
-----------------------------------   ---- 
End-of-path arrival time (ps)         8593
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.enable_13_LC_23_20_6/lcout         LogicCell40_SEQ_MODE_1000    796              6464  58034  RISE       2
I__3860/I                                 Odrv4                          0              6464  59275  RISE       1
I__3860/O                                 Odrv4                        517              6981  59275  RISE       1
I__3862/I                                 Span4Mux_h                     0              6981  59275  RISE       1
I__3862/O                                 Span4Mux_h                   444              7425  59275  RISE       1
I__3863/I                                 LocalMux                       0              7425  59275  RISE       1
I__3863/O                                 LocalMux                     486              7911  59275  RISE       1
I__3864/I                                 SRMux                          0              7911  59275  RISE       1
I__3864/O                                 SRMux                        682              8593  59275  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/sr  LogicCell40_SEQ_MODE_1001      0              8593  59275  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                   Odrv4                          0              1420  RISE       1
I__686/O                                   Odrv4                        517              1936  RISE       1
I__687/I                                   IoSpan4Mux                     0              1936  RISE       1
I__687/O                                   IoSpan4Mux                   424              2360  RISE       1
I__688/I                                   IoSpan4Mux                     0              2360  RISE       1
I__688/O                                   IoSpan4Mux                   424              2784  RISE       1
I__689/I                                   IoSpan4Mux                     0              2784  RISE       1
I__689/O                                   IoSpan4Mux                   424              3208  RISE       1
I__690/I                                   LocalMux                       0              3208  RISE       1
I__690/O                                   LocalMux                     486              3694  RISE       1
I__691/I                                   IoInMux                        0              3694  RISE       1
I__691/O                                   IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              4986  RISE      64
I__3869/I                                  gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                  gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                  GlobalMux                      0              4986  RISE       1
I__3870/O                                  GlobalMux                    227              5213  RISE       1
I__3880/I                                  ClkMux                         0              5213  RISE       1
I__3880/O                                  ClkMux                       455              5668  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i3_LC_17_15_3/in3
Capture Clock    : blink_counter_290__i3_LC_17_15_3/clk
Setup Constraint : 62500p
Path slack       : 59296p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2005
-----------------------------------   ---- 
End-of-path arrival time (ps)         8469
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
blink_counter_290__i2_LC_17_15_2/carryin   LogicCell40_SEQ_MODE_1000      0              7901  54334  RISE       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    186              8087  54334  RISE       2
I__720/I                                   InMux                          0              8087  59296  RISE       1
I__720/O                                   InMux                        382              8469  59296  RISE       1
blink_counter_290__i3_LC_17_15_3/in3       LogicCell40_SEQ_MODE_1000      0              8469  59296  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/in3
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Setup Constraint : 62500p
Path slack       : 59295p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2006
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5293
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
eeprom.i2c.counter_i1_LC_26_21_1/carryin        LogicCell40_SEQ_MODE_1001      0              4538  58551  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout       LogicCell40_SEQ_MODE_1001    186              4724  58551  RISE       2
eeprom.i2c.counter_i2_LC_26_21_2/carryin        LogicCell40_SEQ_MODE_1001      0              4724  58551  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout       LogicCell40_SEQ_MODE_1001    186              4910  58551  RISE       2
I__3856/I                                       InMux                          0              4910  59296  RISE       1
I__3856/O                                       InMux                        382              5293  59296  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/in3            LogicCell40_SEQ_MODE_1000      0              5293  59296  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout
Path End         : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in3
Capture Clock    : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk
Setup Constraint : 62500p
Path slack       : 59482p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1819
-----------------------------------   ---- 
End-of-path arrival time (ps)         8283
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  57383  RISE       2
I__3428/I                                            LocalMux                       0              6464  59482  RISE       1
I__3428/O                                            LocalMux                     486              6950  59482  RISE       1
I__3430/I                                            InMux                          0              6950  59482  RISE       1
I__3430/O                                            InMux                        382              7332  59482  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  59482  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  59482  RISE       2
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  59482  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  59482  RISE       1
I__3435/I                                            InMux                          0              7901  59482  RISE       1
I__3435/O                                            InMux                        382              8283  59482  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in3       LogicCell40_SEQ_MODE_1000      0              8283  59482  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i2_LC_17_15_2/in3
Capture Clock    : blink_counter_290__i2_LC_17_15_2/clk
Setup Constraint : 62500p
Path slack       : 59482p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1819
-----------------------------------   ---- 
End-of-path arrival time (ps)         8283
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
blink_counter_290__i1_LC_17_15_1/carryin   LogicCell40_SEQ_MODE_1000      0              7715  54334  RISE       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    186              7901  54334  RISE       2
I__723/I                                   InMux                          0              7901  59482  RISE       1
I__723/O                                   InMux                        382              8283  59482  RISE       1
blink_counter_290__i2_LC_17_15_2/in3       LogicCell40_SEQ_MODE_1000      0              8283  59482  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/in3
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Setup Constraint : 62500p
Path slack       : 59482p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1819
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5106
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
eeprom.i2c.counter_i1_LC_26_21_1/carryin        LogicCell40_SEQ_MODE_1001      0              4538  58551  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout       LogicCell40_SEQ_MODE_1001    186              4724  58551  RISE       2
I__3857/I                                       InMux                          0              4724  59482  RISE       1
I__3857/O                                       InMux                        382              5106  59482  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/in3            LogicCell40_SEQ_MODE_1001      0              5106  59482  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in2
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Setup Constraint : 62500p
Path slack       : 59502p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2243
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64195

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1406
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4693
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54933  RISE       6
I__4231/I                                      LocalMux                       0              3287  59502  RISE       1
I__4231/O                                      LocalMux                     486              3773  59502  RISE       1
I__4236/I                                      InMux                          0              3773  59502  RISE       1
I__4236/O                                      InMux                        382              4155  59502  RISE       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/in0    LogicCell40_SEQ_MODE_0000      0              4155  59502  RISE       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/ltout  LogicCell40_SEQ_MODE_0000    538              4693  59502  RISE       1
I__4146/I                                      CascadeMux                     0              4693  59502  RISE       1
I__4146/O                                      CascadeMux                     0              4693  59502  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in2       LogicCell40_SEQ_MODE_1000      0              4693  59502  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in1
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Setup Constraint : 62500p
Path slack       : 59616p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3391
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65301

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2398
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5685
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54933  RISE       6
I__4231/I                                      LocalMux                       0              3287  59502  RISE       1
I__4231/O                                      LocalMux                     486              3773  59502  RISE       1
I__4236/I                                      InMux                          0              3773  59502  RISE       1
I__4236/O                                      InMux                        382              4155  59502  RISE       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/in0    LogicCell40_SEQ_MODE_0000      0              4155  59502  RISE       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/lcout  LogicCell40_SEQ_MODE_0000    662              4817  59616  RISE       1
I__4149/I                                      LocalMux                       0              4817  59616  RISE       1
I__4149/O                                      LocalMux                     486              5303  59616  RISE       1
I__4150/I                                      InMux                          0              5303  59616  RISE       1
I__4150/O                                      InMux                        382              5685  59616  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5685  59616  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in1
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Setup Constraint : 62500p
Path slack       : 59616p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2915
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6202
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54737  RISE       6
I__4244/I                                      LocalMux                       0              3287  54737  RISE       1
I__4244/O                                      LocalMux                     486              3773  54737  RISE       1
I__4249/I                                      InMux                          0              3773  54737  RISE       1
I__4249/O                                      InMux                        382              4155  54737  RISE       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/in0    LogicCell40_SEQ_MODE_0000      0              4155  54737  RISE       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/lcout  LogicCell40_SEQ_MODE_0000    662              4817  54737  RISE       3
I__4359/I                                      Odrv4                          0              4817  59616  RISE       1
I__4359/O                                      Odrv4                        517              5334  59616  RISE       1
I__4362/I                                      LocalMux                       0              5334  59616  RISE       1
I__4362/O                                      LocalMux                     486              5820  59616  RISE       1
I__4364/I                                      InMux                          0              5820  59616  RISE       1
I__4364/O                                      InMux                        382              6202  59616  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in1       LogicCell40_SEQ_MODE_1000      0              6202  59616  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in2
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Setup Constraint : 62500p
Path slack       : 59657p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2915
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6202
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout    LogicCell40_SEQ_MODE_1001    796              3287  54737  RISE       6
I__4246/I                                 Odrv4                          0              3287  59337  RISE       1
I__4246/O                                 Odrv4                        517              3804  59337  RISE       1
I__4251/I                                 LocalMux                       0              3804  59337  RISE       1
I__4251/O                                 LocalMux                     486              4290  59337  RISE       1
I__4253/I                                 InMux                          0              4290  59657  RISE       1
I__4253/O                                 InMux                        382              4672  59657  RISE       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/in0     LogicCell40_SEQ_MODE_0000      0              4672  59657  RISE       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/lcout   LogicCell40_SEQ_MODE_0000    662              5334  59657  RISE       1
I__4225/I                                 LocalMux                       0              5334  59657  RISE       1
I__4225/O                                 LocalMux                     486              5820  59657  RISE       1
I__4226/I                                 InMux                          0              5820  59657  RISE       1
I__4226/O                                 InMux                        382              6202  59657  RISE       1
I__4227/I                                 CascadeMux                     0              6202  59657  RISE       1
I__4227/O                                 CascadeMux                     0              6202  59657  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in2  LogicCell40_SEQ_MODE_1000      0              6202  59657  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i1_LC_17_15_1/in3
Capture Clock    : blink_counter_290__i1_LC_17_15_1/clk
Setup Constraint : 62500p
Path slack       : 59668p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1633
-----------------------------------   ---- 
End-of-path arrival time (ps)         8097
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                   LocalMux                       0              6464  54334  RISE       1
I__693/O                                   LocalMux                     486              6950  54334  RISE       1
I__694/I                                   InMux                          0              6950  54334  RISE       1
I__694/O                                   InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  54334  RISE       2
I__726/I                                   InMux                          0              7715  59668  RISE       1
I__726/O                                   InMux                        382              8097  59668  RISE       1
blink_counter_290__i1_LC_17_15_1/in3       LogicCell40_SEQ_MODE_1000      0              8097  59668  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout
Path End         : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in3
Capture Clock    : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk
Setup Constraint : 62500p
Path slack       : 59668p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1633
-----------------------------------   ---- 
End-of-path arrival time (ps)         8097
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  57383  RISE       2
I__3428/I                                            LocalMux                       0              6464  59482  RISE       1
I__3428/O                                            LocalMux                     486              6950  59482  RISE       1
I__3430/I                                            InMux                          0              6950  59482  RISE       1
I__3430/O                                            InMux                        382              7332  59482  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  59482  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  59482  RISE       2
I__3436/I                                            InMux                          0              7715  59668  RISE       1
I__3436/O                                            InMux                        382              8097  59668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in3       LogicCell40_SEQ_MODE_1000      0              8097  59668  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.eeprom_counter_291__i1_LC_24_20_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i1_LC_24_20_1/clk
Setup Constraint : 62500p
Path slack       : 59668p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1633
-----------------------------------   ---- 
End-of-path arrival time (ps)         8097
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3534/I                                          LocalMux                       0              6464  53217  RISE       1
I__3534/O                                          LocalMux                     486              6950  53217  RISE       1
I__3538/I                                          InMux                          0              6950  53217  RISE       1
I__3538/O                                          InMux                        382              7332  53217  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/in1       LogicCell40_SEQ_MODE_1000      0              7332  53217  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/carryout  LogicCell40_SEQ_MODE_1000    382              7715  53217  RISE       2
I__3520/I                                          InMux                          0              7715  59668  RISE       1
I__3520/O                                          InMux                        382              8097  59668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in3       LogicCell40_SEQ_MODE_1000      0              8097  59668  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/in3
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Setup Constraint : 62500p
Path slack       : 59668p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1633
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4920
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4171/I                                       LocalMux                       0              3287  58541  RISE       1
I__4171/O                                       LocalMux                     486              3773  58541  RISE       1
I__4175/I                                       InMux                          0              3773  58541  RISE       1
I__4175/O                                       InMux                        382              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4155  58541  RISE       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    382              4538  58551  RISE       2
I__3858/I                                       InMux                          0              4538  59668  RISE       1
I__3858/O                                       InMux                        382              4920  59668  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/in3            LogicCell40_SEQ_MODE_1001      0              4920  59668  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i9_LC_24_21_1/lcout
Path End         : eeprom.eeprom_counter_291__i9_LC_24_21_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i9_LC_24_21_1/clk
Setup Constraint : 62500p
Path slack       : 59730p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1385
-----------------------------------   ---- 
End-of-path arrival time (ps)         7849
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i9_LC_24_21_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -13797  RISE       4
I__3610/I                                       Odrv4                          0              6464  53135  RISE       1
I__3610/O                                       Odrv4                        517              6981  53135  RISE       1
I__3614/I                                       LocalMux                       0              6981  54665  RISE       1
I__3614/O                                       LocalMux                     486              7467  54665  RISE       1
I__3618/I                                       InMux                          0              7467  54665  RISE       1
I__3618/O                                       InMux                        382              7849  54665  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/in1    LogicCell40_SEQ_MODE_1000      0              7849  59730  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i2_LC_24_20_2/lcout
Path End         : eeprom.eeprom_counter_291__i2_LC_24_20_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i2_LC_24_20_2/clk
Setup Constraint : 62500p
Path slack       : 59730p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1385
-----------------------------------   ---- 
End-of-path arrival time (ps)         7849
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i2_LC_24_20_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -15296  RISE       4
I__3508/I                                       Odrv4                          0              6464  48907  RISE       1
I__3508/O                                       Odrv4                        517              6981  48907  RISE       1
I__3512/I                                       LocalMux                       0              6981  53073  RISE       1
I__3512/O                                       LocalMux                     486              7467  53073  RISE       1
I__3515/I                                       InMux                          0              7467  53073  RISE       1
I__3515/O                                       InMux                        382              7849  53073  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/in1    LogicCell40_SEQ_MODE_1000      0              7849  59730  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i1_LC_24_20_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i1_LC_24_20_1/clk
Setup Constraint : 62500p
Path slack       : 59730p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1385
-----------------------------------   ---- 
End-of-path arrival time (ps)         7849
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -15523  RISE       4
I__3523/I                                       Odrv4                          0              6464  52680  RISE       1
I__3523/O                                       Odrv4                        517              6981  52680  RISE       1
I__3527/I                                       LocalMux                       0              6981  52887  RISE       1
I__3527/O                                       LocalMux                     486              7467  52887  RISE       1
I__3529/I                                       InMux                          0              7467  52887  RISE       1
I__3529/O                                       InMux                        382              7849  52887  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1    LogicCell40_SEQ_MODE_1000      0              7849  59730  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i0_LC_29_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in0
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65715

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i0_LC_29_21_1/lcout  LogicCell40_SEQ_MODE_1000    796              4703  60143  RISE       1
I__4356/I                                   LocalMux                       0              4703  60143  RISE       1
I__4356/O                                   LocalMux                     486              5189  60143  RISE       1
I__4357/I                                   InMux                          0              5189  60143  RISE       1
I__4357/O                                   InMux                        382              5572  60143  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in0    LogicCell40_SEQ_MODE_1000      0              5572  60143  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i6_LC_28_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in0
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65715

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i6_LC_28_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  60143  RISE       1
I__4223/I                                   LocalMux                       0              4703  60143  RISE       1
I__4223/O                                   LocalMux                     486              5189  60143  RISE       1
I__4224/I                                   InMux                          0              5189  60143  RISE       1
I__4224/O                                   InMux                        382              5572  60143  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in0    LogicCell40_SEQ_MODE_1000      0              5572  60143  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i2_LC_28_20_0/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in0
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3391
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65198

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3391
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5055
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i2_LC_28_20_0/lcout  LogicCell40_SEQ_MODE_1000    796              4186  60143  RISE       1
I__4147/I                                   LocalMux                       0              4186  60143  RISE       1
I__4147/O                                   LocalMux                     486              4672  60143  RISE       1
I__4148/I                                   InMux                          0              4672  60143  RISE       1
I__4148/O                                   InMux                        382              5055  60143  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in0    LogicCell40_SEQ_MODE_1000      0              5055  60143  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i3_LC_27_20_5/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in0
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Setup Constraint : 62500p
Path slack       : 60144p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2243
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64051

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2243
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    3907
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i3_LC_27_20_5/lcout  LogicCell40_SEQ_MODE_1000    796              3039  60143  RISE       1
I__4144/I                                   LocalMux                       0              3039  60143  RISE       1
I__4144/O                                   LocalMux                     486              3525  60143  RISE       1
I__4145/I                                   InMux                          0              3525  60143  RISE       1
I__4145/O                                   InMux                        382              3907  60143  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in0    LogicCell40_SEQ_MODE_1000      0              3907  60143  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in0
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -693
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65715

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54241  RISE      20
I__4429/I                              LocalMux                       0              4703  59099  RISE       1
I__4429/O                              LocalMux                     486              5189  59099  RISE       1
I__4443/I                              InMux                          0              5189  60143  RISE       1
I__4443/O                              InMux                        382              5572  60143  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/in0    LogicCell40_SEQ_MODE_1000      0              5572  60143  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in2
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Setup Constraint : 62500p
Path slack       : 60174p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2398
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5685
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287  54737  RISE       6
I__4244/I                                      LocalMux                       0              3287  54737  RISE       1
I__4244/O                                      LocalMux                     486              3773  54737  RISE       1
I__4249/I                                      InMux                          0              3773  54737  RISE       1
I__4249/O                                      InMux                        382              4155  54737  RISE       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/in0    LogicCell40_SEQ_MODE_0000      0              4155  54737  RISE       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/lcout  LogicCell40_SEQ_MODE_0000    662              4817  54737  RISE       3
I__4360/I                                      LocalMux                       0              4817  60174  RISE       1
I__4360/O                                      LocalMux                     486              5303  60174  RISE       1
I__4363/I                                      InMux                          0              5303  60174  RISE       1
I__4363/O                                      InMux                        382              5685  60174  RISE       1
I__4365/I                                      CascadeMux                     0              5685  60174  RISE       1
I__4365/O                                      CascadeMux                     0              5685  60174  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in2       LogicCell40_SEQ_MODE_1000      0              5685  60174  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i4_LC_29_21_4/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in1
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Setup Constraint : 62500p
Path slack       : 60246p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i4_LC_29_21_4/lcout  LogicCell40_SEQ_MODE_1000    796              4703  60247  RISE       1
I__4280/I                                   LocalMux                       0              4703  60247  RISE       1
I__4280/O                                   LocalMux                     486              5189  60247  RISE       1
I__4281/I                                   InMux                          0              5189  60247  RISE       1
I__4281/O                                   InMux                        382              5572  60247  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in1    LogicCell40_SEQ_MODE_1000      0              5572  60247  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i7_LC_28_21_5/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in1
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Setup Constraint : 62500p
Path slack       : 60246p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65818

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i7_LC_28_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              4703  60247  RISE       1
I__4228/I                                   LocalMux                       0              4703  60247  RISE       1
I__4228/O                                   LocalMux                     486              5189  60247  RISE       1
I__4229/I                                   InMux                          0              5189  60247  RISE       1
I__4229/O                                   InMux                        382              5572  60247  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in1    LogicCell40_SEQ_MODE_1000      0              5572  60247  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i7_LC_26_21_7/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/in1
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64402

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i7_LC_26_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              3287  56319  RISE       2
I__4135/I                               LocalMux                       0              3287  60247  RISE       1
I__4135/O                               LocalMux                     486              3773  60247  RISE       1
I__4137/I                               InMux                          0              3773  60247  RISE       1
I__4137/O                               InMux                        382              4155  60247  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/in1    LogicCell40_SEQ_MODE_1000      0              4155  60247  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i5_LC_26_21_5/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/in1
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64402

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i5_LC_26_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3287  54892  RISE       2
I__4190/I                               LocalMux                       0              3287  59482  RISE       1
I__4190/O                               LocalMux                     486              3773  59482  RISE       1
I__4192/I                               InMux                          0              3773  59482  RISE       1
I__4192/O                               InMux                        382              4155  59482  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/in1    LogicCell40_SEQ_MODE_1000      0              4155  60247  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i3_LC_26_21_3/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/in1
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64402

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i3_LC_26_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              3287  54964  RISE       2
I__4186/I                               LocalMux                       0              3287  59109  RISE       1
I__4186/O                               LocalMux                     486              3773  59109  RISE       1
I__4188/I                               InMux                          0              3773  59109  RISE       1
I__4188/O                               InMux                        382              4155  59109  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/in1    LogicCell40_SEQ_MODE_1000      0              4155  60247  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout
Path End         : eeprom.eeprom_counter_291__i31_LC_24_23_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i31_LC_24_23_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -8236  RISE      35
I__3729/I                                        LocalMux                       0              6464  60247  RISE       1
I__3729/O                                        LocalMux                     486              6950  60247  RISE       1
I__3739/I                                        InMux                          0              6950  60247  RISE       1
I__3739/O                                        InMux                        382              7332  60247  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i30_LC_24_23_6/lcout
Path End         : eeprom.eeprom_counter_291__i30_LC_24_23_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i30_LC_24_23_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i30_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -8174  RISE       3
I__3789/I                                        LocalMux                       0              6464  59668  RISE       1
I__3789/O                                        LocalMux                     486              6950  59668  RISE       1
I__3792/I                                        InMux                          0              6950  59668  RISE       1
I__3792/O                                        InMux                        382              7332  59668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i29_LC_24_23_5/lcout
Path End         : eeprom.eeprom_counter_291__i29_LC_24_23_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i29_LC_24_23_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i29_LC_24_23_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -8360  RISE       3
I__3798/I                                        LocalMux                       0              6464  59482  RISE       1
I__3798/O                                        LocalMux                     486              6950  59482  RISE       1
I__3801/I                                        InMux                          0              6950  59482  RISE       1
I__3801/O                                        InMux                        382              7332  59482  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i28_LC_24_23_4/lcout
Path End         : eeprom.eeprom_counter_291__i28_LC_24_23_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i28_LC_24_23_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i28_LC_24_23_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -8856  RISE       3
I__3807/I                                        LocalMux                       0              6464  59296  RISE       1
I__3807/O                                        LocalMux                     486              6950  59296  RISE       1
I__3810/I                                        InMux                          0              6950  59296  RISE       1
I__3810/O                                        InMux                        382              7332  59296  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i27_LC_24_23_3/lcout
Path End         : eeprom.eeprom_counter_291__i27_LC_24_23_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i27_LC_24_23_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i27_LC_24_23_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -9497  RISE       3
I__3816/I                                        LocalMux                       0              6464  59109  RISE       1
I__3816/O                                        LocalMux                     486              6950  59109  RISE       1
I__3819/I                                        InMux                          0              6950  59109  RISE       1
I__3819/O                                        InMux                        382              7332  59109  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i26_LC_24_23_2/lcout
Path End         : eeprom.eeprom_counter_291__i26_LC_24_23_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i26_LC_24_23_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i26_LC_24_23_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -10096  RISE       3
I__3825/I                                        LocalMux                       0              6464  58923  RISE       1
I__3825/O                                        LocalMux                     486              6950  58923  RISE       1
I__3828/I                                        InMux                          0              6950  58923  RISE       1
I__3828/O                                        InMux                        382              7332  58923  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i25_LC_24_23_1/lcout
Path End         : eeprom.eeprom_counter_291__i25_LC_24_23_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i25_LC_24_23_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i25_LC_24_23_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -10313  RISE       3
I__3836/I                                        LocalMux                       0              6464  58737  RISE       1
I__3836/O                                        LocalMux                     486              6950  58737  RISE       1
I__3839/I                                        InMux                          0              6950  58737  RISE       1
I__3839/O                                        InMux                        382              7332  58737  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i24_LC_24_23_0/lcout
Path End         : eeprom.eeprom_counter_291__i24_LC_24_23_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i24_LC_24_23_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i24_LC_24_23_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -10375  RISE       3
I__3845/I                                        LocalMux                       0              6464  58551  RISE       1
I__3845/O                                        LocalMux                     486              6950  58551  RISE       1
I__3848/I                                        InMux                          0              6950  58551  RISE       1
I__3848/O                                        InMux                        382              7332  58551  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i23_LC_24_22_7/lcout
Path End         : eeprom.eeprom_counter_291__i23_LC_24_22_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i23_LC_24_22_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i23_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -10851  RISE       3
I__3649/I                                        LocalMux                       0              6464  58076  RISE       1
I__3649/O                                        LocalMux                     486              6950  58076  RISE       1
I__3652/I                                        InMux                          0              6950  58076  RISE       1
I__3652/O                                        InMux                        382              7332  58076  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i22_LC_24_22_6/lcout
Path End         : eeprom.eeprom_counter_291__i22_LC_24_22_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i22_LC_24_22_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i22_LC_24_22_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -11130  RISE       3
I__3657/I                                        LocalMux                       0              6464  57890  RISE       1
I__3657/O                                        LocalMux                     486              6950  57890  RISE       1
I__3660/I                                        InMux                          0              6950  57890  RISE       1
I__3660/O                                        InMux                        382              7332  57890  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i21_LC_24_22_5/lcout
Path End         : eeprom.eeprom_counter_291__i21_LC_24_22_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i21_LC_24_22_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i21_LC_24_22_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -11182  RISE       3
I__3667/I                                        LocalMux                       0              6464  57704  RISE       1
I__3667/O                                        LocalMux                     486              6950  57704  RISE       1
I__3670/I                                        InMux                          0              6950  57704  RISE       1
I__3670/O                                        InMux                        382              7332  57704  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i20_LC_24_22_4/lcout
Path End         : eeprom.eeprom_counter_291__i20_LC_24_22_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i20_LC_24_22_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i20_LC_24_22_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -11368  RISE       3
I__3676/I                                        LocalMux                       0              6464  57518  RISE       1
I__3676/O                                        LocalMux                     486              6950  57518  RISE       1
I__3679/I                                        InMux                          0              6950  57518  RISE       1
I__3679/O                                        InMux                        382              7332  57518  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i19_LC_24_22_3/lcout
Path End         : eeprom.eeprom_counter_291__i19_LC_24_22_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i19_LC_24_22_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i19_LC_24_22_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -11554  RISE       3
I__3686/I                                        LocalMux                       0              6464  57332  RISE       1
I__3686/O                                        LocalMux                     486              6950  57332  RISE       1
I__3689/I                                        InMux                          0              6950  57332  RISE       1
I__3689/O                                        InMux                        382              7332  57332  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i18_LC_24_22_2/lcout
Path End         : eeprom.eeprom_counter_291__i18_LC_24_22_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i18_LC_24_22_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i18_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -11740  RISE       3
I__3696/I                                        LocalMux                       0              6464  57145  RISE       1
I__3696/O                                        LocalMux                     486              6950  57145  RISE       1
I__3699/I                                        InMux                          0              6950  57145  RISE       1
I__3699/O                                        InMux                        382              7332  57145  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i17_LC_24_22_1/lcout
Path End         : eeprom.eeprom_counter_291__i17_LC_24_22_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i17_LC_24_22_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i17_LC_24_22_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -11967  RISE       3
I__3706/I                                        LocalMux                       0              6464  56959  RISE       1
I__3706/O                                        LocalMux                     486              6950  56959  RISE       1
I__3709/I                                        InMux                          0              6950  56959  RISE       1
I__3709/O                                        InMux                        382              7332  56959  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i16_LC_24_22_0/lcout
Path End         : eeprom.eeprom_counter_291__i16_LC_24_22_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i16_LC_24_22_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i16_LC_24_22_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -12112  RISE       3
I__3715/I                                        LocalMux                       0              6464  56773  RISE       1
I__3715/O                                        LocalMux                     486              6950  56773  RISE       1
I__3718/I                                        InMux                          0              6950  56773  RISE       1
I__3718/O                                        InMux                        382              7332  56773  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i15_LC_24_21_7/lcout
Path End         : eeprom.eeprom_counter_291__i15_LC_24_21_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i15_LC_24_21_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i15_LC_24_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -12680  RISE       3
I__3553/I                                        LocalMux                       0              6464  56298  RISE       1
I__3553/O                                        LocalMux                     486              6950  56298  RISE       1
I__3556/I                                        InMux                          0              6950  56298  RISE       1
I__3556/O                                        InMux                        382              7332  56298  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i14_LC_24_21_6/lcout
Path End         : eeprom.eeprom_counter_291__i14_LC_24_21_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i14_LC_24_21_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i14_LC_24_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -12773  RISE       3
I__3563/I                                        LocalMux                       0              6464  56112  RISE       1
I__3563/O                                        LocalMux                     486              6950  56112  RISE       1
I__3566/I                                        InMux                          0              6950  56112  RISE       1
I__3566/O                                        InMux                        382              7332  56112  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i13_LC_24_21_5/lcout
Path End         : eeprom.eeprom_counter_291__i13_LC_24_21_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i13_LC_24_21_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i13_LC_24_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -12960  RISE       3
I__3573/I                                        LocalMux                       0              6464  55926  RISE       1
I__3573/O                                        LocalMux                     486              6950  55926  RISE       1
I__3576/I                                        InMux                          0              6950  55926  RISE       1
I__3576/O                                        InMux                        382              7332  55926  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i12_LC_24_21_4/lcout
Path End         : eeprom.eeprom_counter_291__i12_LC_24_21_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i12_LC_24_21_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i12_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -13146  RISE       3
I__3583/I                                        LocalMux                       0              6464  55740  RISE       1
I__3583/O                                        LocalMux                     486              6950  55740  RISE       1
I__3586/I                                        InMux                          0              6950  55740  RISE       1
I__3586/O                                        InMux                        382              7332  55740  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i11_LC_24_21_3/lcout
Path End         : eeprom.eeprom_counter_291__i11_LC_24_21_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i11_LC_24_21_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i11_LC_24_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -13332  RISE       3
I__3592/I                                        LocalMux                       0              6464  55554  RISE       1
I__3592/O                                        LocalMux                     486              6950  55554  RISE       1
I__3595/I                                        InMux                          0              6950  55554  RISE       1
I__3595/O                                        InMux                        382              7332  55554  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i10_LC_24_21_2/lcout
Path End         : eeprom.eeprom_counter_291__i10_LC_24_21_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i10_LC_24_21_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i10_LC_24_21_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -13611  RISE       3
I__3600/I                                        LocalMux                       0              6464  55368  RISE       1
I__3600/O                                        LocalMux                     486              6950  55368  RISE       1
I__3603/I                                        InMux                          0              6950  55368  RISE       1
I__3603/O                                        InMux                        382              7332  55368  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout
Path End         : eeprom.eeprom_counter_291__i8_LC_24_21_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i8_LC_24_21_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -13931  RISE       4
I__3626/I                                       LocalMux                       0              6464  54995  RISE       1
I__3626/O                                       LocalMux                     486              6950  54995  RISE       1
I__3630/I                                       InMux                          0              6950  54995  RISE       1
I__3630/O                                       InMux                        382              7332  54995  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i7_LC_24_20_7/lcout
Path End         : eeprom.eeprom_counter_291__i7_LC_24_20_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i7_LC_24_20_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i7_LC_24_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -14365  RISE       4
I__3639/I                                       LocalMux                       0              6464  54520  RISE       1
I__3639/O                                       LocalMux                     486              6950  54520  RISE       1
I__3643/I                                       InMux                          0              6950  54520  RISE       1
I__3643/O                                       InMux                        382              7332  54520  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i6_LC_24_20_6/lcout
Path End         : eeprom.eeprom_counter_291__i6_LC_24_20_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i6_LC_24_20_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i6_LC_24_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -14644  RISE       4
I__3456/I                                       LocalMux                       0              6464  54334  RISE       1
I__3456/O                                       LocalMux                     486              6950  54334  RISE       1
I__3460/I                                       InMux                          0              6950  54334  RISE       1
I__3460/O                                       InMux                        382              7332  54334  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i5_LC_24_20_5/lcout
Path End         : eeprom.eeprom_counter_291__i5_LC_24_20_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i5_LC_24_20_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i5_LC_24_20_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -14737  RISE       4
I__3471/I                                       LocalMux                       0              6464  54148  RISE       1
I__3471/O                                       LocalMux                     486              6950  54148  RISE       1
I__3475/I                                       InMux                          0              6950  54148  RISE       1
I__3475/O                                       InMux                        382              7332  54148  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i4_LC_24_20_4/lcout
Path End         : eeprom.eeprom_counter_291__i4_LC_24_20_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i4_LC_24_20_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i4_LC_24_20_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -15017  RISE       4
I__3482/I                                       LocalMux                       0              6464  53962  RISE       1
I__3482/O                                       LocalMux                     486              6950  53962  RISE       1
I__3486/I                                       InMux                          0              6950  53962  RISE       1
I__3486/O                                       InMux                        382              7332  53962  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i3_LC_24_20_3/lcout
Path End         : eeprom.eeprom_counter_291__i3_LC_24_20_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i3_LC_24_20_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i3_LC_24_20_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -15110  RISE       4
I__3496/I                                       LocalMux                       0              6464  53776  RISE       1
I__3496/O                                       LocalMux                     486              6950  53776  RISE       1
I__3499/I                                       InMux                          0              6950  53776  RISE       1
I__3499/O                                       InMux                        382              7332  53776  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.eeprom_counter_291__i0_LC_24_20_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i0_LC_24_20_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  -15761  RISE       4
I__3534/I                                       LocalMux                       0              6464  53217  RISE       1
I__3534/O                                       LocalMux                     486              6950  53217  RISE       1
I__3538/I                                       InMux                          0              6950  53217  RISE       1
I__3538/O                                       InMux                        382              7332  53217  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in1
Capture Clock    : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57538  RISE       2
I__3424/I                                         LocalMux                       0              6464  60247  RISE       1
I__3424/O                                         LocalMux                     486              6950  60247  RISE       1
I__3426/I                                         InMux                          0              6950  60247  RISE       1
I__3426/O                                         InMux                        382              7332  60247  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout
Path End         : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1
Capture Clock    : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57383  RISE       2
I__3428/I                                         LocalMux                       0              6464  59482  RISE       1
I__3428/O                                         LocalMux                     486              6950  59482  RISE       1
I__3430/I                                         InMux                          0              6950  59482  RISE       1
I__3430/O                                         InMux                        382              7332  59482  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i25_LC_17_18_1/lcout
Path End         : blink_counter_290__i25_LC_17_18_1/in1
Capture Clock    : blink_counter_290__i25_LC_17_18_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i25_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  60247  RISE       2
I__753/I                                 LocalMux                       0              6464  60247  RISE       1
I__753/O                                 LocalMux                     486              6950  60247  RISE       1
I__755/I                                 InMux                          0              6950  60247  RISE       1
I__755/O                                 InMux                        382              7332  60247  RISE       1
blink_counter_290__i25_LC_17_18_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i24_LC_17_18_0/lcout
Path End         : blink_counter_290__i24_LC_17_18_0/in1
Capture Clock    : blink_counter_290__i24_LC_17_18_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i24_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59668  RISE       3
I__759/I                                 LocalMux                       0              6464  59668  RISE       1
I__759/O                                 LocalMux                     486              6950  59668  RISE       1
I__761/I                                 InMux                          0              6950  59668  RISE       1
I__761/O                                 InMux                        382              7332  59668  RISE       1
blink_counter_290__i24_LC_17_18_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i23_LC_17_17_7/lcout
Path End         : blink_counter_290__i23_LC_17_17_7/in1
Capture Clock    : blink_counter_290__i23_LC_17_17_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i23_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59192  RISE       3
I__765/I                                 LocalMux                       0              6464  59192  RISE       1
I__765/O                                 LocalMux                     486              6950  59192  RISE       1
I__767/I                                 InMux                          0              6950  59192  RISE       1
I__767/O                                 InMux                        382              7332  59192  RISE       1
blink_counter_290__i23_LC_17_17_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i22_LC_17_17_6/lcout
Path End         : blink_counter_290__i22_LC_17_17_6/in1
Capture Clock    : blink_counter_290__i22_LC_17_17_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i22_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59006  RISE       3
I__773/I                                 LocalMux                       0              6464  59006  RISE       1
I__773/O                                 LocalMux                     486              6950  59006  RISE       1
I__775/I                                 InMux                          0              6950  59006  RISE       1
I__775/O                                 InMux                        382              7332  59006  RISE       1
blink_counter_290__i22_LC_17_17_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i21_LC_17_17_5/lcout
Path End         : blink_counter_290__i21_LC_17_17_5/in1
Capture Clock    : blink_counter_290__i21_LC_17_17_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i21_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58820  RISE       3
I__779/I                                 LocalMux                       0              6464  58820  RISE       1
I__779/O                                 LocalMux                     486              6950  58820  RISE       1
I__781/I                                 InMux                          0              6950  58820  RISE       1
I__781/O                                 InMux                        382              7332  58820  RISE       1
blink_counter_290__i21_LC_17_17_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i20_LC_17_17_4/lcout
Path End         : blink_counter_290__i20_LC_17_17_4/in1
Capture Clock    : blink_counter_290__i20_LC_17_17_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i20_LC_17_17_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58634  RISE       1
I__785/I                                 LocalMux                       0              6464  58634  RISE       1
I__785/O                                 LocalMux                     486              6950  58634  RISE       1
I__786/I                                 InMux                          0              6950  58634  RISE       1
I__786/O                                 InMux                        382              7332  58634  RISE       1
blink_counter_290__i20_LC_17_17_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i19_LC_17_17_3/lcout
Path End         : blink_counter_290__i19_LC_17_17_3/in1
Capture Clock    : blink_counter_290__i19_LC_17_17_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i19_LC_17_17_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58448  RISE       1
I__788/I                                 LocalMux                       0              6464  58448  RISE       1
I__788/O                                 LocalMux                     486              6950  58448  RISE       1
I__789/I                                 InMux                          0              6950  58448  RISE       1
I__789/O                                 InMux                        382              7332  58448  RISE       1
blink_counter_290__i19_LC_17_17_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i18_LC_17_17_2/lcout
Path End         : blink_counter_290__i18_LC_17_17_2/in1
Capture Clock    : blink_counter_290__i18_LC_17_17_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i18_LC_17_17_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58262  RISE       1
I__791/I                                 LocalMux                       0              6464  58262  RISE       1
I__791/O                                 LocalMux                     486              6950  58262  RISE       1
I__792/I                                 InMux                          0              6950  58262  RISE       1
I__792/O                                 InMux                        382              7332  58262  RISE       1
blink_counter_290__i18_LC_17_17_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i17_LC_17_17_1/lcout
Path End         : blink_counter_290__i17_LC_17_17_1/in1
Capture Clock    : blink_counter_290__i17_LC_17_17_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i17_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58076  RISE       1
I__794/I                                 LocalMux                       0              6464  58076  RISE       1
I__794/O                                 LocalMux                     486              6950  58076  RISE       1
I__795/I                                 InMux                          0              6950  58076  RISE       1
I__795/O                                 InMux                        382              7332  58076  RISE       1
blink_counter_290__i17_LC_17_17_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i16_LC_17_17_0/lcout
Path End         : blink_counter_290__i16_LC_17_17_0/in1
Capture Clock    : blink_counter_290__i16_LC_17_17_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i16_LC_17_17_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57890  RISE       1
I__730/I                                 LocalMux                       0              6464  57890  RISE       1
I__730/O                                 LocalMux                     486              6950  57890  RISE       1
I__731/I                                 InMux                          0              6950  57890  RISE       1
I__731/O                                 InMux                        382              7332  57890  RISE       1
blink_counter_290__i16_LC_17_17_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i15_LC_17_16_7/lcout
Path End         : blink_counter_290__i15_LC_17_16_7/in1
Capture Clock    : blink_counter_290__i15_LC_17_16_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i15_LC_17_16_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57414  RISE       1
I__733/I                                 LocalMux                       0              6464  57414  RISE       1
I__733/O                                 LocalMux                     486              6950  57414  RISE       1
I__734/I                                 InMux                          0              6950  57414  RISE       1
I__734/O                                 InMux                        382              7332  57414  RISE       1
blink_counter_290__i15_LC_17_16_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i14_LC_17_16_6/lcout
Path End         : blink_counter_290__i14_LC_17_16_6/in1
Capture Clock    : blink_counter_290__i14_LC_17_16_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i14_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57228  RISE       1
I__736/I                                 LocalMux                       0              6464  57228  RISE       1
I__736/O                                 LocalMux                     486              6950  57228  RISE       1
I__737/I                                 InMux                          0              6950  57228  RISE       1
I__737/O                                 InMux                        382              7332  57228  RISE       1
blink_counter_290__i14_LC_17_16_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i13_LC_17_16_5/lcout
Path End         : blink_counter_290__i13_LC_17_16_5/in1
Capture Clock    : blink_counter_290__i13_LC_17_16_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i13_LC_17_16_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57042  RISE       1
I__739/I                                 LocalMux                       0              6464  57042  RISE       1
I__739/O                                 LocalMux                     486              6950  57042  RISE       1
I__740/I                                 InMux                          0              6950  57042  RISE       1
I__740/O                                 InMux                        382              7332  57042  RISE       1
blink_counter_290__i13_LC_17_16_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i12_LC_17_16_4/lcout
Path End         : blink_counter_290__i12_LC_17_16_4/in1
Capture Clock    : blink_counter_290__i12_LC_17_16_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i12_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56856  RISE       1
I__742/I                                 LocalMux                       0              6464  56856  RISE       1
I__742/O                                 LocalMux                     486              6950  56856  RISE       1
I__743/I                                 InMux                          0              6950  56856  RISE       1
I__743/O                                 InMux                        382              7332  56856  RISE       1
blink_counter_290__i12_LC_17_16_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i11_LC_17_16_3/lcout
Path End         : blink_counter_290__i11_LC_17_16_3/in1
Capture Clock    : blink_counter_290__i11_LC_17_16_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i11_LC_17_16_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56670  RISE       1
I__745/I                                 LocalMux                       0              6464  56670  RISE       1
I__745/O                                 LocalMux                     486              6950  56670  RISE       1
I__746/I                                 InMux                          0              6950  56670  RISE       1
I__746/O                                 InMux                        382              7332  56670  RISE       1
blink_counter_290__i11_LC_17_16_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i10_LC_17_16_2/lcout
Path End         : blink_counter_290__i10_LC_17_16_2/in1
Capture Clock    : blink_counter_290__i10_LC_17_16_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i10_LC_17_16_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56484  RISE       1
I__748/I                                 LocalMux                       0              6464  56484  RISE       1
I__748/O                                 LocalMux                     486              6950  56484  RISE       1
I__749/I                                 InMux                          0              6950  56484  RISE       1
I__749/O                                 InMux                        382              7332  56484  RISE       1
blink_counter_290__i10_LC_17_16_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i9_LC_17_16_1/lcout
Path End         : blink_counter_290__i9_LC_17_16_1/in1
Capture Clock    : blink_counter_290__i9_LC_17_16_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i9_LC_17_16_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56298  RISE       1
I__751/I                                LocalMux                       0              6464  56298  RISE       1
I__751/O                                LocalMux                     486              6950  56298  RISE       1
I__752/I                                InMux                          0              6950  56298  RISE       1
I__752/O                                InMux                        382              7332  56298  RISE       1
blink_counter_290__i9_LC_17_16_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i8_LC_17_16_0/lcout
Path End         : blink_counter_290__i8_LC_17_16_0/in1
Capture Clock    : blink_counter_290__i8_LC_17_16_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i8_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56112  RISE       1
I__706/I                                LocalMux                       0              6464  56112  RISE       1
I__706/O                                LocalMux                     486              6950  56112  RISE       1
I__707/I                                InMux                          0              6950  56112  RISE       1
I__707/O                                InMux                        382              7332  56112  RISE       1
blink_counter_290__i8_LC_17_16_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i7_LC_17_15_7/lcout
Path End         : blink_counter_290__i7_LC_17_15_7/in1
Capture Clock    : blink_counter_290__i7_LC_17_15_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i7_LC_17_15_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55636  RISE       1
I__709/I                                LocalMux                       0              6464  55636  RISE       1
I__709/O                                LocalMux                     486              6950  55636  RISE       1
I__710/I                                InMux                          0              6950  55636  RISE       1
I__710/O                                InMux                        382              7332  55636  RISE       1
blink_counter_290__i7_LC_17_15_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i6_LC_17_15_6/lcout
Path End         : blink_counter_290__i6_LC_17_15_6/in1
Capture Clock    : blink_counter_290__i6_LC_17_15_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i6_LC_17_15_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55450  RISE       1
I__712/I                                LocalMux                       0              6464  55450  RISE       1
I__712/O                                LocalMux                     486              6950  55450  RISE       1
I__713/I                                InMux                          0              6950  55450  RISE       1
I__713/O                                InMux                        382              7332  55450  RISE       1
blink_counter_290__i6_LC_17_15_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i5_LC_17_15_5/lcout
Path End         : blink_counter_290__i5_LC_17_15_5/in1
Capture Clock    : blink_counter_290__i5_LC_17_15_5/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i5_LC_17_15_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55264  RISE       1
I__715/I                                LocalMux                       0              6464  55264  RISE       1
I__715/O                                LocalMux                     486              6950  55264  RISE       1
I__716/I                                InMux                          0              6950  55264  RISE       1
I__716/O                                InMux                        382              7332  55264  RISE       1
blink_counter_290__i5_LC_17_15_5/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i4_LC_17_15_4/lcout
Path End         : blink_counter_290__i4_LC_17_15_4/in1
Capture Clock    : blink_counter_290__i4_LC_17_15_4/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i4_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55078  RISE       1
I__718/I                                LocalMux                       0              6464  55078  RISE       1
I__718/O                                LocalMux                     486              6950  55078  RISE       1
I__719/I                                InMux                          0              6950  55078  RISE       1
I__719/O                                InMux                        382              7332  55078  RISE       1
blink_counter_290__i4_LC_17_15_4/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i3_LC_17_15_3/lcout
Path End         : blink_counter_290__i3_LC_17_15_3/in1
Capture Clock    : blink_counter_290__i3_LC_17_15_3/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i3_LC_17_15_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54892  RISE       1
I__721/I                                LocalMux                       0              6464  54892  RISE       1
I__721/O                                LocalMux                     486              6950  54892  RISE       1
I__722/I                                InMux                          0              6950  54892  RISE       1
I__722/O                                InMux                        382              7332  54892  RISE       1
blink_counter_290__i3_LC_17_15_3/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i2_LC_17_15_2/lcout
Path End         : blink_counter_290__i2_LC_17_15_2/in1
Capture Clock    : blink_counter_290__i2_LC_17_15_2/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i2_LC_17_15_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54706  RISE       1
I__724/I                                LocalMux                       0              6464  54706  RISE       1
I__724/O                                LocalMux                     486              6950  54706  RISE       1
I__725/I                                InMux                          0              6950  54706  RISE       1
I__725/O                                InMux                        382              7332  54706  RISE       1
blink_counter_290__i2_LC_17_15_2/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i1_LC_17_15_1/lcout
Path End         : blink_counter_290__i1_LC_17_15_1/in1
Capture Clock    : blink_counter_290__i1_LC_17_15_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i1_LC_17_15_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54520  RISE       1
I__727/I                                LocalMux                       0              6464  54520  RISE       1
I__727/O                                LocalMux                     486              6950  54520  RISE       1
I__728/I                                InMux                          0              6950  54520  RISE       1
I__728/O                                InMux                        382              7332  54520  RISE       1
blink_counter_290__i1_LC_17_15_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i0_LC_17_15_0/in1
Capture Clock    : blink_counter_290__i0_LC_17_15_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54334  RISE       1
I__693/I                                LocalMux                       0              6464  54334  RISE       1
I__693/O                                LocalMux                     486              6950  54334  RISE       1
I__694/I                                InMux                          0              6950  54334  RISE       1
I__694/O                                InMux                        382              7332  54334  RISE       1
blink_counter_290__i0_LC_17_15_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in1
Capture Clock    : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57373  RISE       2
I__3432/I                                         LocalMux                       0              6464  59668  RISE       1
I__3432/O                                         LocalMux                     486              6950  59668  RISE       1
I__3434/I                                         InMux                          0              6950  59668  RISE       1
I__3434/O                                         InMux                        382              7332  59668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/in1
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -589
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64402

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout  LogicCell40_SEQ_MODE_1001    796              3287  54737  RISE       6
I__4245/I                               LocalMux                       0              3287  58737  RISE       1
I__4245/O                               LocalMux                     486              3773  58737  RISE       1
I__4250/I                               InMux                          0              3773  58737  RISE       1
I__4250/O                               InMux                        382              4155  58737  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/in1    LogicCell40_SEQ_MODE_1001      0              4155  60247  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i6_LC_26_21_6/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/in2
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64443

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i6_LC_26_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              3287  56256  RISE       2
I__4140/I                               LocalMux                       0              3287  59709  RISE       1
I__4140/O                               LocalMux                     486              3773  59709  RISE       1
I__4142/I                               InMux                          0              3773  59709  RISE       1
I__4142/O                               InMux                        382              4155  59709  RISE       1
I__4143/I                               CascadeMux                     0              4155  59709  RISE       1
I__4143/O                               CascadeMux                     0              4155  59709  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/in2    LogicCell40_SEQ_MODE_1000      0              4155  60288  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i4_LC_26_21_4/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/in2
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64443

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i4_LC_26_21_4/lcout  LogicCell40_SEQ_MODE_1000    796              3287  54995  RISE       2
I__4180/I                               LocalMux                       0              3287  59337  RISE       1
I__4180/O                               LocalMux                     486              3773  59337  RISE       1
I__4182/I                               InMux                          0              3773  59337  RISE       1
I__4182/O                               InMux                        382              4155  59337  RISE       1
I__4184/I                               CascadeMux                     0              4155  59337  RISE       1
I__4184/O                               CascadeMux                     0              4155  59337  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/in2    LogicCell40_SEQ_MODE_1000      0              4155  60288  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/in2
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64443

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout  LogicCell40_SEQ_MODE_1001    796              3287  54933  RISE       6
I__4233/I                               LocalMux                       0              3287  58965  RISE       1
I__4233/O                               LocalMux                     486              3773  58965  RISE       1
I__4238/I                               InMux                          0              3773  58965  RISE       1
I__4238/O                               InMux                        382              4155  58965  RISE       1
I__4240/I                               CascadeMux                     0              4155  58965  RISE       1
I__4240/O                               CascadeMux                     0              4155  58965  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/in2    LogicCell40_SEQ_MODE_1001      0              4155  60288  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i1_LC_28_21_7/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in3
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Setup Constraint : 62500p
Path slack       : 60432p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i1_LC_28_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              4703  60433  RISE       1
I__4214/I                                   LocalMux                       0              4703  60433  RISE       1
I__4214/O                                   LocalMux                     486              5189  60433  RISE       1
I__4215/I                                   InMux                          0              5189  60433  RISE       1
I__4215/O                                   InMux                        382              5572  60433  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in3    LogicCell40_SEQ_MODE_1000      0              5572  60433  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i5_LC_28_21_0/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in3
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Setup Constraint : 62500p
Path slack       : 60432p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i5_LC_28_21_0/lcout  LogicCell40_SEQ_MODE_1000    796              4703  60433  RISE       1
I__4193/I                                   LocalMux                       0              4703  60433  RISE       1
I__4193/O                                   LocalMux                     486              5189  60433  RISE       1
I__4194/I                                   InMux                          0              5189  60433  RISE       1
I__4194/O                                   InMux                        382              5572  60433  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in3    LogicCell40_SEQ_MODE_1000      0              5572  60433  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in3
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2936
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65033

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4600
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732  55088  RISE      23
I__4472/I                              LocalMux                       0              3732  56350  RISE       1
I__4472/O                              LocalMux                     486              4217  56350  RISE       1
I__4487/I                              InMux                          0              4217  60433  RISE       1
I__4487/O                              InMux                        382              4600  60433  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/in3    LogicCell40_SEQ_MODE_1000      0              4600  60433  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.saved_addr__i2_LC_27_19_7/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in3
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Setup Constraint : 62500p
Path slack       : 60432p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64071

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        1974
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    3639
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.saved_addr__i2_LC_27_19_7/lcout  LogicCell40_SEQ_MODE_1000    796              2770  60433  RISE       2
I__3893/I                                   LocalMux                       0              2770  60433  RISE       1
I__3893/O                                   LocalMux                     486              3256  60433  RISE       1
I__3895/I                                   InMux                          0              3256  60433  RISE       1
I__3895/O                                   InMux                        382              3639  60433  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in3    LogicCell40_SEQ_MODE_1000      0              3639  60433  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.saved_addr__i1_LC_27_19_5/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in3
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Setup Constraint : 62500p
Path slack       : 60432p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         1974
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64071

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        1974
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    3639
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.saved_addr__i1_LC_27_19_5/lcout  LogicCell40_SEQ_MODE_1000    796              2770  59409  RISE       3
I__4350/I                                   LocalMux                       0              2770  60433  RISE       1
I__4350/O                                   LocalMux                     486              3256  60433  RISE       1
I__4353/I                                   InMux                          0              3256  60433  RISE       1
I__4353/O                                   InMux                        382              3639  60433  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in3    LogicCell40_SEQ_MODE_1000      0              3639  60433  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i0_LC_26_22_3/in3
Capture Clock    : eeprom.i2c.counter_i0_LC_26_22_3/clk
Setup Constraint : 62500p
Path slack       : 60433p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         2491
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    64588

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 868
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4155
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout  LogicCell40_SEQ_MODE_1001    796              3287  55088  RISE       5
I__4172/I                               LocalMux                       0              3287  60433  RISE       1
I__4172/O                               LocalMux                     486              3773  60433  RISE       1
I__4176/I                               InMux                          0              3773  60433  RISE       1
I__4176/O                               InMux                        382              4155  60433  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/in3    LogicCell40_SEQ_MODE_1001      0              4155  60433  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i4_LC_28_22_2/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in3
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Setup Constraint : 62500p
Path slack       : 60432p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i4_LC_28_22_2/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54489  RISE      21
I__4528/I                              LocalMux                       0              4703  60433  RISE       1
I__4528/O                              LocalMux                     486              5189  60433  RISE       1
I__4540/I                              InMux                          0              5189  60433  RISE       1
I__4540/O                              InMux                        382              5572  60433  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/in3    LogicCell40_SEQ_MODE_1000      0              5572  60433  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in3
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Setup Constraint : 62500p
Path slack       : 60432p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -403
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    66004

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 869
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5572
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              4703  54592  RISE      23
I__4577/I                              LocalMux                       0              4703  60433  RISE       1
I__4577/O                              LocalMux                     486              5189  60433  RISE       1
I__4594/I                              InMux                          0              5189  60433  RISE       1
I__4594/O                              InMux                        382              5572  60433  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/in3    LogicCell40_SEQ_MODE_1000      0              5572  60433  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in2
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Setup Constraint : 62500p
Path slack       : 60649p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#2)   62500
+ Capture Clock Source Latency                                        0
+ Capture Clock Path Delay                                         3907
- Setup Time                                                       -548
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    65859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1923
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5210
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout    LogicCell40_SEQ_MODE_1001    796              3287  54737  RISE       6
I__4246/I                                 Odrv4                          0              3287  59337  RISE       1
I__4246/O                                 Odrv4                        517              3804  59337  RISE       1
I__4251/I                                 LocalMux                       0              3804  59337  RISE       1
I__4251/O                                 LocalMux                     486              4290  59337  RISE       1
I__4253/I                                 InMux                          0              4290  59657  RISE       1
I__4253/O                                 InMux                        382              4672  59657  RISE       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/in0     LogicCell40_SEQ_MODE_0000      0              4672  59657  RISE       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/ltout   LogicCell40_SEQ_MODE_0000    538              5210  60650  RISE       1
I__4230/I                                 CascadeMux                     0              5210  60650  RISE       1
I__4230/O                                 CascadeMux                     0              5210  60650  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in2  LogicCell40_SEQ_MODE_1000      0              5210  60650  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/lcout
Path End         : SCL:out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3235
+ Clock To Q                                                       796
+ Data Path Delay                                                 8649
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    12680
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                     Odrv12                         0                 0  FALL       1
I__4385/O                                     Odrv12                       796               796  FALL       1
I__4390/I                                     Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                     Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                     Sp12to4                        0              1437  FALL       1
I__4397/O                                     Sp12to4                      662              2098  FALL       1
I__4406/I                                     Span4Mux_s3_h                  0              2098  FALL       1
I__4406/O                                     Span4Mux_s3_h                341              2440  FALL       1
I__4416/I                                     LocalMux                       0              2440  FALL       1
I__4416/O                                     LocalMux                     455              2894  FALL       1
I__4424/I                                     ClkMux                         0              2894  FALL       1
I__4424/O                                     ClkMux                       341              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                            0              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                            0              3235  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000      0              3235  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4031   +INF  RISE       2
I__4376/I                                       LocalMux                       0              4031   +INF  RISE       1
I__4376/O                                       LocalMux                     486              4517   +INF  RISE       1
I__4378/I                                       InMux                          0              4517   +INF  RISE       1
I__4378/O                                       InMux                        382              4900   +INF  RISE       1
eeprom.i2c.i2719_2_lut_LC_31_21_5/in3           LogicCell40_SEQ_MODE_0000      0              4900   +INF  RISE       1
eeprom.i2c.i2719_2_lut_LC_31_21_5/lcout         LogicCell40_SEQ_MODE_0000    424              5324   +INF  FALL       1
I__4373/I                                       Odrv12                         0              5324   +INF  FALL       1
I__4373/O                                       Odrv12                       796              6119   +INF  FALL       1
I__4374/I                                       LocalMux                       0              6119   +INF  FALL       1
I__4374/O                                       LocalMux                     455              6574   +INF  FALL       1
I__4375/I                                       IoInMux                        0              6574   +INF  FALL       1
I__4375/O                                       IoInMux                      320              6895   +INF  FALL       1
scl_output_preio/DOUT0                          PRE_IO_PIN_TYPE_101001         0              6895   +INF  FALL       1
scl_output_preio/PADOUT                         PRE_IO_PIN_TYPE_101001      3297             10192   +INF  FALL       1
scl_output_iopad/DIN                            IO_PAD                         0             10192   +INF  FALL       1
scl_output_iopad/PACKAGEPIN:out                 IO_PAD                      2488             12680   +INF  FALL       1
SCL:out                                         TinyFPGA_B                     0             12680   +INF  FALL       1


++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : SDA:out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3442
+ Clock To Q                                                       796
+ Data Path Delay                                                10913
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    15151
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238   +INF  RISE       4
I__4335/I                                     LocalMux                       0              4238   +INF  RISE       1
I__4335/O                                     LocalMux                     486              4724   +INF  RISE       1
I__4339/I                                     InMux                          0              4724   +INF  RISE       1
I__4339/O                                     InMux                        382              5106   +INF  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106   +INF  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    558              5665   +INF  FALL      12
I__4305/I                                     Odrv12                         0              5665   +INF  FALL       1
I__4305/O                                     Odrv12                       796              6461   +INF  FALL       1
I__4316/I                                     Span12Mux_v                    0              6461   +INF  FALL       1
I__4316/O                                     Span12Mux_v                  796              7257   +INF  FALL       1
I__4321/I                                     Sp12to4                        0              7257   +INF  FALL       1
I__4321/O                                     Sp12to4                      662              7918   +INF  FALL       1
I__4322/I                                     Span4Mux_h                     0              7918   +INF  FALL       1
I__4322/O                                     Span4Mux_h                   465              8383   +INF  FALL       1
I__4323/I                                     Span4Mux_s0_h                  0              8383   +INF  FALL       1
I__4323/O                                     Span4Mux_s0_h                207              8590   +INF  FALL       1
I__4324/I                                     LocalMux                       0              8590   +INF  FALL       1
I__4324/O                                     LocalMux                     455              9045   +INF  FALL       1
I__4325/I                                     IoInMux                        0              9045   +INF  FALL       1
I__4325/O                                     IoInMux                      320              9365   +INF  FALL       1
sda_output_preio/DOUT0                        PRE_IO_PIN_TYPE_101001         0              9365   +INF  FALL       1
sda_output_preio/PADOUT                       PRE_IO_PIN_TYPE_101001      3297             12663   +INF  FALL       1
sda_output_iopad/DIN                          IO_PAD                         0             12663   +INF  FALL       1
sda_output_iopad/PACKAGEPIN:out               IO_PAD                      2488             15151   +INF  FALL       1
SDA:out                                       TinyFPGA_B                     0             15151   +INF  FALL       1


++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i25_LC_17_18_1/lcout
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     11440
-----------------------------------   ----- 
End-of-path arrival time (ps)         17904
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i25_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       2
I__754/I                                 LocalMux                       0              6464   +INF  RISE       1
I__754/O                                 LocalMux                     486              6950   +INF  RISE       1
I__756/I                                 InMux                          0              6950   +INF  RISE       1
I__756/O                                 InMux                        382              7332   +INF  RISE       1
i3807_3_lut_LC_16_17_1/in0               LogicCell40_SEQ_MODE_0000      0              7332   +INF  RISE       1
i3807_3_lut_LC_16_17_1/lcout             LogicCell40_SEQ_MODE_0000    569              7901   +INF  FALL       1
I__697/I                                 Odrv12                         0              7901   +INF  FALL       1
I__697/O                                 Odrv12                       796              8697   +INF  FALL       1
I__698/I                                 Span12Mux_v                    0              8697   +INF  FALL       1
I__698/O                                 Span12Mux_v                  796              9493   +INF  FALL       1
I__699/I                                 Span12Mux_s10_h                0              9493   +INF  FALL       1
I__699/O                                 Span12Mux_s10_h              693             10185   +INF  FALL       1
I__700/I                                 Sp12to4                        0             10185   +INF  FALL       1
I__700/O                                 Sp12to4                      662             10847   +INF  FALL       1
I__701/I                                 Span4Mux_s3_v                  0             10847   +INF  FALL       1
I__701/O                                 Span4Mux_s3_v                496             11343   +INF  FALL       1
I__702/I                                 LocalMux                       0             11343   +INF  FALL       1
I__702/O                                 LocalMux                     455             11798   +INF  FALL       1
I__703/I                                 IoInMux                        0             11798   +INF  FALL       1
I__703/O                                 IoInMux                      320             12118   +INF  FALL       1
LED_pad_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0             12118   +INF  FALL       1
LED_pad_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      3297             15416   +INF  FALL       1
LED_pad_iopad/DIN                        IO_PAD                         0             15416   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out             IO_PAD                      2488             17904   +INF  FALL       1
LED                                      TinyFPGA_B                     0             17904   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in2
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Hold Constraint  : 0p
Path slack       : 1075p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1250
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4982
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4476/I                              LocalMux                       0              3732   1075  FALL       1
I__4476/O                              LocalMux                     455              4186   1075  FALL       1
I__4492/I                              InMux                          0              4186   1075  FALL       1
I__4492/O                              InMux                        320              4507   1075  FALL       1
i3904_3_lut_4_lut_LC_28_22_1/in1       LogicCell40_SEQ_MODE_0000      0              4507   1075  FALL       1
i3904_3_lut_4_lut_LC_28_22_1/ltout     LogicCell40_SEQ_MODE_0000    475              4982   1075  RISE       1
I__4204/I                              CascadeMux                     0              4982   1075  RISE       1
I__4204/O                              CascadeMux                     0              4982   1075  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/in2    LogicCell40_SEQ_MODE_1000      0              4982   1075  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in2
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Hold Constraint  : 0p
Path slack       : 1096p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1716
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5003
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout    LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4234/I                                 Odrv4                          0              3287   1096  FALL       1
I__4234/O                                 Odrv4                        548              3835   1096  FALL       1
I__4239/I                                 LocalMux                       0              3835   1096  FALL       1
I__4239/O                                 LocalMux                     455              4290   1096  FALL       1
I__4241/I                                 InMux                          0              4290   1096  FALL       1
I__4241/O                                 InMux                        320              4610   1096  FALL       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/in3     LogicCell40_SEQ_MODE_0000      0              4610   1096  FALL       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/ltout   LogicCell40_SEQ_MODE_0000    393              5003   1096  RISE       1
I__4230/I                                 CascadeMux                     0              5003   1096  RISE       1
I__4230/O                                 CascadeMux                     0              5003   1096  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in2  LogicCell40_SEQ_MODE_1000      0              5003   1096  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in2
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 1137p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1312
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5044
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4475/I                              LocalMux                       0              3732   1137  FALL       1
I__4475/O                              LocalMux                     455              4186   1137  FALL       1
I__4491/I                              InMux                          0              4186   1137  FALL       1
I__4491/O                              InMux                        320              4507   1137  FALL       1
i54_4_lut_LC_28_21_2/in0               LogicCell40_SEQ_MODE_0000      0              4507   1137  FALL       1
i54_4_lut_LC_28_21_2/ltout             LogicCell40_SEQ_MODE_0000    538              5044   1137  RISE       1
I__4254/I                              CascadeMux                     0              5044   1137  RISE       1
I__4254/O                              CascadeMux                     0              5044   1137  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/in2    LogicCell40_SEQ_MODE_1000      0              5044   1137  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in2
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Hold Constraint  : 0p
Path slack       : 1354p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5261
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout         LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4232/I                                      LocalMux                       0              3287   1354  FALL       1
I__4232/O                                      LocalMux                     455              3742   1354  FALL       1
I__4237/I                                      InMux                          0              3742   1354  FALL       1
I__4237/O                                      InMux                        320              4062   1354  FALL       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/in3    LogicCell40_SEQ_MODE_0000      0              4062   1354  FALL       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/lcout  LogicCell40_SEQ_MODE_0000    424              4486   1354  FALL       3
I__4360/I                                      LocalMux                       0              4486   1354  FALL       1
I__4360/O                                      LocalMux                     455              4941   1354  FALL       1
I__4363/I                                      InMux                          0              4941   1354  FALL       1
I__4363/O                                      InMux                        320              5261   1354  FALL       1
I__4365/I                                      CascadeMux                     0              5261   1354  FALL       1
I__4365/O                                      CascadeMux                     0              5261   1354  FALL       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in2       LogicCell40_SEQ_MODE_1000      0              5261   1354  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in0
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      20
I__4429/I                              LocalMux                       0              4703   1571  FALL       1
I__4429/O                              LocalMux                     455              5158   1571  FALL       1
I__4443/I                              InMux                          0              5158   1571  FALL       1
I__4443/O                              InMux                        320              5479   1571  FALL       1
eeprom.i2c.state__i2_LC_29_21_6/in0    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i4_LC_29_21_4/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in1
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i4_LC_29_21_4/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL       1
I__4280/I                                   LocalMux                       0              4703   1571  FALL       1
I__4280/O                                   LocalMux                     455              5158   1571  FALL       1
I__4281/I                                   InMux                          0              5158   1571  FALL       1
I__4281/O                                   InMux                        320              5479   1571  FALL       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in1    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i0_LC_29_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in0
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i0_LC_29_21_1/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL       1
I__4356/I                                   LocalMux                       0              4703   1571  FALL       1
I__4356/O                                   LocalMux                     455              5158   1571  FALL       1
I__4357/I                                   InMux                          0              5158   1571  FALL       1
I__4357/O                                   InMux                        320              5479   1571  FALL       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in0    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i4_LC_28_22_2/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in3
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i4_LC_28_22_2/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      21
I__4528/I                              LocalMux                       0              4703   1571  FALL       1
I__4528/O                              LocalMux                     455              5158   1571  FALL       1
I__4540/I                              InMux                          0              5158   1571  FALL       1
I__4540/O                              InMux                        320              5479   1571  FALL       1
eeprom.i2c.state__i4_LC_28_22_2/in3    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i1_LC_28_21_7/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in3
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i1_LC_28_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL       1
I__4214/I                                   LocalMux                       0              4703   1571  FALL       1
I__4214/O                                   LocalMux                     455              5158   1571  FALL       1
I__4215/I                                   InMux                          0              5158   1571  FALL       1
I__4215/O                                   InMux                        320              5479   1571  FALL       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in3    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i6_LC_28_21_6/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in0
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i6_LC_28_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL       1
I__4223/I                                   LocalMux                       0              4703   1571  FALL       1
I__4223/O                                   LocalMux                     455              5158   1571  FALL       1
I__4224/I                                   InMux                          0              5158   1571  FALL       1
I__4224/O                                   InMux                        320              5479   1571  FALL       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in0    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i7_LC_28_21_5/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in1
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i7_LC_28_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL       1
I__4228/I                                   LocalMux                       0              4703   1571  FALL       1
I__4228/O                                   LocalMux                     455              5158   1571  FALL       1
I__4229/I                                   InMux                          0              5158   1571  FALL       1
I__4229/O                                   InMux                        320              5479   1571  FALL       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in1    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in3
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      23
I__4577/I                              LocalMux                       0              4703   1571  FALL       1
I__4577/O                              LocalMux                     455              5158   1571  FALL       1
I__4594/I                              InMux                          0              5158   1571  FALL       1
I__4594/O                              InMux                        320              5479   1571  FALL       1
eeprom.i2c.state__i1_LC_28_21_3/in3    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i5_LC_28_21_0/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in3
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i5_LC_28_21_0/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL       1
I__4193/I                                   LocalMux                       0              4703   1571  FALL       1
I__4193/O                                   LocalMux                     455              5158   1571  FALL       1
I__4194/I                                   InMux                          0              5158   1571  FALL       1
I__4194/O                                   InMux                        320              5479   1571  FALL       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in3    LogicCell40_SEQ_MODE_1000      0              5479   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i2_LC_28_20_0/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in0
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3391
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3391

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3391
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4962
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i2_LC_28_20_0/lcout  LogicCell40_SEQ_MODE_1000    796              4186   1571  FALL       1
I__4147/I                                   LocalMux                       0              4186   1571  FALL       1
I__4147/O                                   LocalMux                     455              4641   1571  FALL       1
I__4148/I                                   InMux                          0              4641   1571  FALL       1
I__4148/O                                   InMux                        320              4962   1571  FALL       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in0    LogicCell40_SEQ_MODE_1000      0              4962   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout
Path End         : eeprom.eeprom_counter_291__i31_LC_24_23_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i31_LC_24_23_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL      35
I__3729/I                                        LocalMux                       0              6464   1571  FALL       1
I__3729/O                                        LocalMux                     455              6919   1571  FALL       1
I__3739/I                                        InMux                          0              6919   1571  FALL       1
I__3739/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i30_LC_24_23_6/lcout
Path End         : eeprom.eeprom_counter_291__i30_LC_24_23_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i30_LC_24_23_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i30_LC_24_23_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3789/I                                        LocalMux                       0              6464   1571  FALL       1
I__3789/O                                        LocalMux                     455              6919   1571  FALL       1
I__3792/I                                        InMux                          0              6919   1571  FALL       1
I__3792/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i29_LC_24_23_5/lcout
Path End         : eeprom.eeprom_counter_291__i29_LC_24_23_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i29_LC_24_23_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i29_LC_24_23_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3798/I                                        LocalMux                       0              6464   1571  FALL       1
I__3798/O                                        LocalMux                     455              6919   1571  FALL       1
I__3801/I                                        InMux                          0              6919   1571  FALL       1
I__3801/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i28_LC_24_23_4/lcout
Path End         : eeprom.eeprom_counter_291__i28_LC_24_23_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i28_LC_24_23_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i28_LC_24_23_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3807/I                                        LocalMux                       0              6464   1571  FALL       1
I__3807/O                                        LocalMux                     455              6919   1571  FALL       1
I__3810/I                                        InMux                          0              6919   1571  FALL       1
I__3810/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i27_LC_24_23_3/lcout
Path End         : eeprom.eeprom_counter_291__i27_LC_24_23_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i27_LC_24_23_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i27_LC_24_23_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3816/I                                        LocalMux                       0              6464   1571  FALL       1
I__3816/O                                        LocalMux                     455              6919   1571  FALL       1
I__3819/I                                        InMux                          0              6919   1571  FALL       1
I__3819/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i26_LC_24_23_2/lcout
Path End         : eeprom.eeprom_counter_291__i26_LC_24_23_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i26_LC_24_23_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i26_LC_24_23_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3825/I                                        LocalMux                       0              6464   1571  FALL       1
I__3825/O                                        LocalMux                     455              6919   1571  FALL       1
I__3828/I                                        InMux                          0              6919   1571  FALL       1
I__3828/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i25_LC_24_23_1/lcout
Path End         : eeprom.eeprom_counter_291__i25_LC_24_23_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i25_LC_24_23_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i25_LC_24_23_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3836/I                                        LocalMux                       0              6464   1571  FALL       1
I__3836/O                                        LocalMux                     455              6919   1571  FALL       1
I__3839/I                                        InMux                          0              6919   1571  FALL       1
I__3839/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i24_LC_24_23_0/lcout
Path End         : eeprom.eeprom_counter_291__i24_LC_24_23_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i24_LC_24_23_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i24_LC_24_23_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3845/I                                        LocalMux                       0              6464   1571  FALL       1
I__3845/O                                        LocalMux                     455              6919   1571  FALL       1
I__3848/I                                        InMux                          0              6919   1571  FALL       1
I__3848/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i23_LC_24_22_7/lcout
Path End         : eeprom.eeprom_counter_291__i23_LC_24_22_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i23_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i23_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3649/I                                        LocalMux                       0              6464   1571  FALL       1
I__3649/O                                        LocalMux                     455              6919   1571  FALL       1
I__3652/I                                        InMux                          0              6919   1571  FALL       1
I__3652/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i22_LC_24_22_6/lcout
Path End         : eeprom.eeprom_counter_291__i22_LC_24_22_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i22_LC_24_22_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i22_LC_24_22_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3657/I                                        LocalMux                       0              6464   1571  FALL       1
I__3657/O                                        LocalMux                     455              6919   1571  FALL       1
I__3660/I                                        InMux                          0              6919   1571  FALL       1
I__3660/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i21_LC_24_22_5/lcout
Path End         : eeprom.eeprom_counter_291__i21_LC_24_22_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i21_LC_24_22_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i21_LC_24_22_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3667/I                                        LocalMux                       0              6464   1571  FALL       1
I__3667/O                                        LocalMux                     455              6919   1571  FALL       1
I__3670/I                                        InMux                          0              6919   1571  FALL       1
I__3670/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i20_LC_24_22_4/lcout
Path End         : eeprom.eeprom_counter_291__i20_LC_24_22_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i20_LC_24_22_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i20_LC_24_22_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3676/I                                        LocalMux                       0              6464   1571  FALL       1
I__3676/O                                        LocalMux                     455              6919   1571  FALL       1
I__3679/I                                        InMux                          0              6919   1571  FALL       1
I__3679/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i19_LC_24_22_3/lcout
Path End         : eeprom.eeprom_counter_291__i19_LC_24_22_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i19_LC_24_22_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i19_LC_24_22_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3686/I                                        LocalMux                       0              6464   1571  FALL       1
I__3686/O                                        LocalMux                     455              6919   1571  FALL       1
I__3689/I                                        InMux                          0              6919   1571  FALL       1
I__3689/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i18_LC_24_22_2/lcout
Path End         : eeprom.eeprom_counter_291__i18_LC_24_22_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i18_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i18_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3696/I                                        LocalMux                       0              6464   1571  FALL       1
I__3696/O                                        LocalMux                     455              6919   1571  FALL       1
I__3699/I                                        InMux                          0              6919   1571  FALL       1
I__3699/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i17_LC_24_22_1/lcout
Path End         : eeprom.eeprom_counter_291__i17_LC_24_22_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i17_LC_24_22_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i17_LC_24_22_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3706/I                                        LocalMux                       0              6464   1571  FALL       1
I__3706/O                                        LocalMux                     455              6919   1571  FALL       1
I__3709/I                                        InMux                          0              6919   1571  FALL       1
I__3709/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i16_LC_24_22_0/lcout
Path End         : eeprom.eeprom_counter_291__i16_LC_24_22_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i16_LC_24_22_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i16_LC_24_22_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3715/I                                        LocalMux                       0              6464   1571  FALL       1
I__3715/O                                        LocalMux                     455              6919   1571  FALL       1
I__3718/I                                        InMux                          0              6919   1571  FALL       1
I__3718/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i15_LC_24_21_7/lcout
Path End         : eeprom.eeprom_counter_291__i15_LC_24_21_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i15_LC_24_21_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i15_LC_24_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3553/I                                        LocalMux                       0              6464   1571  FALL       1
I__3553/O                                        LocalMux                     455              6919   1571  FALL       1
I__3556/I                                        InMux                          0              6919   1571  FALL       1
I__3556/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i14_LC_24_21_6/lcout
Path End         : eeprom.eeprom_counter_291__i14_LC_24_21_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i14_LC_24_21_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i14_LC_24_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3563/I                                        LocalMux                       0              6464   1571  FALL       1
I__3563/O                                        LocalMux                     455              6919   1571  FALL       1
I__3566/I                                        InMux                          0              6919   1571  FALL       1
I__3566/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i13_LC_24_21_5/lcout
Path End         : eeprom.eeprom_counter_291__i13_LC_24_21_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i13_LC_24_21_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i13_LC_24_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3573/I                                        LocalMux                       0              6464   1571  FALL       1
I__3573/O                                        LocalMux                     455              6919   1571  FALL       1
I__3576/I                                        InMux                          0              6919   1571  FALL       1
I__3576/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i12_LC_24_21_4/lcout
Path End         : eeprom.eeprom_counter_291__i12_LC_24_21_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i12_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i12_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3583/I                                        LocalMux                       0              6464   1571  FALL       1
I__3583/O                                        LocalMux                     455              6919   1571  FALL       1
I__3586/I                                        InMux                          0              6919   1571  FALL       1
I__3586/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i11_LC_24_21_3/lcout
Path End         : eeprom.eeprom_counter_291__i11_LC_24_21_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i11_LC_24_21_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i11_LC_24_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3592/I                                        LocalMux                       0              6464   1571  FALL       1
I__3592/O                                        LocalMux                     455              6919   1571  FALL       1
I__3595/I                                        InMux                          0              6919   1571  FALL       1
I__3595/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i10_LC_24_21_2/lcout
Path End         : eeprom.eeprom_counter_291__i10_LC_24_21_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i10_LC_24_21_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i10_LC_24_21_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3600/I                                        LocalMux                       0              6464   1571  FALL       1
I__3600/O                                        LocalMux                     455              6919   1571  FALL       1
I__3603/I                                        InMux                          0              6919   1571  FALL       1
I__3603/O                                        InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout
Path End         : eeprom.eeprom_counter_291__i8_LC_24_21_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i8_LC_24_21_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3626/I                                       LocalMux                       0              6464   1571  FALL       1
I__3626/O                                       LocalMux                     455              6919   1571  FALL       1
I__3630/I                                       InMux                          0              6919   1571  FALL       1
I__3630/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i7_LC_24_20_7/lcout
Path End         : eeprom.eeprom_counter_291__i7_LC_24_20_7/in1
Capture Clock    : eeprom.eeprom_counter_291__i7_LC_24_20_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i7_LC_24_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3639/I                                       LocalMux                       0              6464   1571  FALL       1
I__3639/O                                       LocalMux                     455              6919   1571  FALL       1
I__3643/I                                       InMux                          0              6919   1571  FALL       1
I__3643/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i6_LC_24_20_6/lcout
Path End         : eeprom.eeprom_counter_291__i6_LC_24_20_6/in1
Capture Clock    : eeprom.eeprom_counter_291__i6_LC_24_20_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i6_LC_24_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3456/I                                       LocalMux                       0              6464   1571  FALL       1
I__3456/O                                       LocalMux                     455              6919   1571  FALL       1
I__3460/I                                       InMux                          0              6919   1571  FALL       1
I__3460/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i5_LC_24_20_5/lcout
Path End         : eeprom.eeprom_counter_291__i5_LC_24_20_5/in1
Capture Clock    : eeprom.eeprom_counter_291__i5_LC_24_20_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i5_LC_24_20_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3471/I                                       LocalMux                       0              6464   1571  FALL       1
I__3471/O                                       LocalMux                     455              6919   1571  FALL       1
I__3475/I                                       InMux                          0              6919   1571  FALL       1
I__3475/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i4_LC_24_20_4/lcout
Path End         : eeprom.eeprom_counter_291__i4_LC_24_20_4/in1
Capture Clock    : eeprom.eeprom_counter_291__i4_LC_24_20_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i4_LC_24_20_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3482/I                                       LocalMux                       0              6464   1571  FALL       1
I__3482/O                                       LocalMux                     455              6919   1571  FALL       1
I__3486/I                                       InMux                          0              6919   1571  FALL       1
I__3486/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i3_LC_24_20_3/lcout
Path End         : eeprom.eeprom_counter_291__i3_LC_24_20_3/in1
Capture Clock    : eeprom.eeprom_counter_291__i3_LC_24_20_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i3_LC_24_20_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3496/I                                       LocalMux                       0              6464   1571  FALL       1
I__3496/O                                       LocalMux                     455              6919   1571  FALL       1
I__3499/I                                       InMux                          0              6919   1571  FALL       1
I__3499/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.eeprom_counter_291__i0_LC_24_20_0/in1
Capture Clock    : eeprom.eeprom_counter_291__i0_LC_24_20_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3534/I                                       LocalMux                       0              6464   1571  FALL       1
I__3534/O                                       LocalMux                     455              6919   1571  FALL       1
I__3538/I                                       InMux                          0              6919   1571  FALL       1
I__3538/O                                       InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in1
Capture Clock    : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3424/I                                         LocalMux                       0              6464   1571  FALL       1
I__3424/O                                         LocalMux                     455              6919   1571  FALL       1
I__3426/I                                         InMux                          0              6919   1571  FALL       1
I__3426/O                                         InMux                        320              7239   1571  FALL       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in1
Capture Clock    : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3432/I                                         LocalMux                       0              6464   1571  FALL       1
I__3432/O                                         LocalMux                     455              6919   1571  FALL       1
I__3434/I                                         InMux                          0              6919   1571  FALL       1
I__3434/O                                         InMux                        320              7239   1571  FALL       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout
Path End         : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1
Capture Clock    : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3428/I                                         LocalMux                       0              6464   1571  FALL       1
I__3428/O                                         LocalMux                     455              6919   1571  FALL       1
I__3430/I                                         InMux                          0              6919   1571  FALL       1
I__3430/O                                         InMux                        320              7239   1571  FALL       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i25_LC_17_18_1/lcout
Path End         : blink_counter_290__i25_LC_17_18_1/in1
Capture Clock    : blink_counter_290__i25_LC_17_18_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i25_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__753/I                                 LocalMux                       0              6464   1571  FALL       1
I__753/O                                 LocalMux                     455              6919   1571  FALL       1
I__755/I                                 InMux                          0              6919   1571  FALL       1
I__755/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i25_LC_17_18_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i24_LC_17_18_0/lcout
Path End         : blink_counter_290__i24_LC_17_18_0/in1
Capture Clock    : blink_counter_290__i24_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i24_LC_17_18_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__759/I                                 LocalMux                       0              6464   1571  FALL       1
I__759/O                                 LocalMux                     455              6919   1571  FALL       1
I__761/I                                 InMux                          0              6919   1571  FALL       1
I__761/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i24_LC_17_18_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i23_LC_17_17_7/lcout
Path End         : blink_counter_290__i23_LC_17_17_7/in1
Capture Clock    : blink_counter_290__i23_LC_17_17_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i23_LC_17_17_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__765/I                                 LocalMux                       0              6464   1571  FALL       1
I__765/O                                 LocalMux                     455              6919   1571  FALL       1
I__767/I                                 InMux                          0              6919   1571  FALL       1
I__767/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i23_LC_17_17_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i22_LC_17_17_6/lcout
Path End         : blink_counter_290__i22_LC_17_17_6/in1
Capture Clock    : blink_counter_290__i22_LC_17_17_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i22_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__773/I                                 LocalMux                       0              6464   1571  FALL       1
I__773/O                                 LocalMux                     455              6919   1571  FALL       1
I__775/I                                 InMux                          0              6919   1571  FALL       1
I__775/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i22_LC_17_17_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i21_LC_17_17_5/lcout
Path End         : blink_counter_290__i21_LC_17_17_5/in1
Capture Clock    : blink_counter_290__i21_LC_17_17_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i21_LC_17_17_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__779/I                                 LocalMux                       0              6464   1571  FALL       1
I__779/O                                 LocalMux                     455              6919   1571  FALL       1
I__781/I                                 InMux                          0              6919   1571  FALL       1
I__781/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i21_LC_17_17_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i20_LC_17_17_4/lcout
Path End         : blink_counter_290__i20_LC_17_17_4/in1
Capture Clock    : blink_counter_290__i20_LC_17_17_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i20_LC_17_17_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__785/I                                 LocalMux                       0              6464   1571  FALL       1
I__785/O                                 LocalMux                     455              6919   1571  FALL       1
I__786/I                                 InMux                          0              6919   1571  FALL       1
I__786/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i20_LC_17_17_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i19_LC_17_17_3/lcout
Path End         : blink_counter_290__i19_LC_17_17_3/in1
Capture Clock    : blink_counter_290__i19_LC_17_17_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i19_LC_17_17_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__788/I                                 LocalMux                       0              6464   1571  FALL       1
I__788/O                                 LocalMux                     455              6919   1571  FALL       1
I__789/I                                 InMux                          0              6919   1571  FALL       1
I__789/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i19_LC_17_17_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i18_LC_17_17_2/lcout
Path End         : blink_counter_290__i18_LC_17_17_2/in1
Capture Clock    : blink_counter_290__i18_LC_17_17_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i18_LC_17_17_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__791/I                                 LocalMux                       0              6464   1571  FALL       1
I__791/O                                 LocalMux                     455              6919   1571  FALL       1
I__792/I                                 InMux                          0              6919   1571  FALL       1
I__792/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i18_LC_17_17_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i17_LC_17_17_1/lcout
Path End         : blink_counter_290__i17_LC_17_17_1/in1
Capture Clock    : blink_counter_290__i17_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i17_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__794/I                                 LocalMux                       0              6464   1571  FALL       1
I__794/O                                 LocalMux                     455              6919   1571  FALL       1
I__795/I                                 InMux                          0              6919   1571  FALL       1
I__795/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i17_LC_17_17_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i16_LC_17_17_0/lcout
Path End         : blink_counter_290__i16_LC_17_17_0/in1
Capture Clock    : blink_counter_290__i16_LC_17_17_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i16_LC_17_17_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__730/I                                 LocalMux                       0              6464   1571  FALL       1
I__730/O                                 LocalMux                     455              6919   1571  FALL       1
I__731/I                                 InMux                          0              6919   1571  FALL       1
I__731/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i16_LC_17_17_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i15_LC_17_16_7/lcout
Path End         : blink_counter_290__i15_LC_17_16_7/in1
Capture Clock    : blink_counter_290__i15_LC_17_16_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i15_LC_17_16_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__733/I                                 LocalMux                       0              6464   1571  FALL       1
I__733/O                                 LocalMux                     455              6919   1571  FALL       1
I__734/I                                 InMux                          0              6919   1571  FALL       1
I__734/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i15_LC_17_16_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i14_LC_17_16_6/lcout
Path End         : blink_counter_290__i14_LC_17_16_6/in1
Capture Clock    : blink_counter_290__i14_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i14_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__736/I                                 LocalMux                       0              6464   1571  FALL       1
I__736/O                                 LocalMux                     455              6919   1571  FALL       1
I__737/I                                 InMux                          0              6919   1571  FALL       1
I__737/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i14_LC_17_16_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i13_LC_17_16_5/lcout
Path End         : blink_counter_290__i13_LC_17_16_5/in1
Capture Clock    : blink_counter_290__i13_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i13_LC_17_16_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__739/I                                 LocalMux                       0              6464   1571  FALL       1
I__739/O                                 LocalMux                     455              6919   1571  FALL       1
I__740/I                                 InMux                          0              6919   1571  FALL       1
I__740/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i13_LC_17_16_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i12_LC_17_16_4/lcout
Path End         : blink_counter_290__i12_LC_17_16_4/in1
Capture Clock    : blink_counter_290__i12_LC_17_16_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i12_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__742/I                                 LocalMux                       0              6464   1571  FALL       1
I__742/O                                 LocalMux                     455              6919   1571  FALL       1
I__743/I                                 InMux                          0              6919   1571  FALL       1
I__743/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i12_LC_17_16_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i11_LC_17_16_3/lcout
Path End         : blink_counter_290__i11_LC_17_16_3/in1
Capture Clock    : blink_counter_290__i11_LC_17_16_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i11_LC_17_16_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__745/I                                 LocalMux                       0              6464   1571  FALL       1
I__745/O                                 LocalMux                     455              6919   1571  FALL       1
I__746/I                                 InMux                          0              6919   1571  FALL       1
I__746/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i11_LC_17_16_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i10_LC_17_16_2/lcout
Path End         : blink_counter_290__i10_LC_17_16_2/in1
Capture Clock    : blink_counter_290__i10_LC_17_16_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i10_LC_17_16_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__748/I                                 LocalMux                       0              6464   1571  FALL       1
I__748/O                                 LocalMux                     455              6919   1571  FALL       1
I__749/I                                 InMux                          0              6919   1571  FALL       1
I__749/O                                 InMux                        320              7239   1571  FALL       1
blink_counter_290__i10_LC_17_16_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i9_LC_17_16_1/lcout
Path End         : blink_counter_290__i9_LC_17_16_1/in1
Capture Clock    : blink_counter_290__i9_LC_17_16_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i9_LC_17_16_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__751/I                                LocalMux                       0              6464   1571  FALL       1
I__751/O                                LocalMux                     455              6919   1571  FALL       1
I__752/I                                InMux                          0              6919   1571  FALL       1
I__752/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i9_LC_17_16_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i8_LC_17_16_0/lcout
Path End         : blink_counter_290__i8_LC_17_16_0/in1
Capture Clock    : blink_counter_290__i8_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i8_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__706/I                                LocalMux                       0              6464   1571  FALL       1
I__706/O                                LocalMux                     455              6919   1571  FALL       1
I__707/I                                InMux                          0              6919   1571  FALL       1
I__707/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i8_LC_17_16_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i7_LC_17_15_7/lcout
Path End         : blink_counter_290__i7_LC_17_15_7/in1
Capture Clock    : blink_counter_290__i7_LC_17_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i7_LC_17_15_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__709/I                                LocalMux                       0              6464   1571  FALL       1
I__709/O                                LocalMux                     455              6919   1571  FALL       1
I__710/I                                InMux                          0              6919   1571  FALL       1
I__710/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i7_LC_17_15_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i6_LC_17_15_6/lcout
Path End         : blink_counter_290__i6_LC_17_15_6/in1
Capture Clock    : blink_counter_290__i6_LC_17_15_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i6_LC_17_15_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__712/I                                LocalMux                       0              6464   1571  FALL       1
I__712/O                                LocalMux                     455              6919   1571  FALL       1
I__713/I                                InMux                          0              6919   1571  FALL       1
I__713/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i6_LC_17_15_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i5_LC_17_15_5/lcout
Path End         : blink_counter_290__i5_LC_17_15_5/in1
Capture Clock    : blink_counter_290__i5_LC_17_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i5_LC_17_15_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__715/I                                LocalMux                       0              6464   1571  FALL       1
I__715/O                                LocalMux                     455              6919   1571  FALL       1
I__716/I                                InMux                          0              6919   1571  FALL       1
I__716/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i5_LC_17_15_5/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i4_LC_17_15_4/lcout
Path End         : blink_counter_290__i4_LC_17_15_4/in1
Capture Clock    : blink_counter_290__i4_LC_17_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i4_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__718/I                                LocalMux                       0              6464   1571  FALL       1
I__718/O                                LocalMux                     455              6919   1571  FALL       1
I__719/I                                InMux                          0              6919   1571  FALL       1
I__719/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i4_LC_17_15_4/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i3_LC_17_15_3/lcout
Path End         : blink_counter_290__i3_LC_17_15_3/in1
Capture Clock    : blink_counter_290__i3_LC_17_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i3_LC_17_15_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__721/I                                LocalMux                       0              6464   1571  FALL       1
I__721/O                                LocalMux                     455              6919   1571  FALL       1
I__722/I                                InMux                          0              6919   1571  FALL       1
I__722/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i3_LC_17_15_3/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i2_LC_17_15_2/lcout
Path End         : blink_counter_290__i2_LC_17_15_2/in1
Capture Clock    : blink_counter_290__i2_LC_17_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i2_LC_17_15_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__724/I                                LocalMux                       0              6464   1571  FALL       1
I__724/O                                LocalMux                     455              6919   1571  FALL       1
I__725/I                                InMux                          0              6919   1571  FALL       1
I__725/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i2_LC_17_15_2/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i1_LC_17_15_1/lcout
Path End         : blink_counter_290__i1_LC_17_15_1/in1
Capture Clock    : blink_counter_290__i1_LC_17_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i1_LC_17_15_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__727/I                                LocalMux                       0              6464   1571  FALL       1
I__727/O                                LocalMux                     455              6919   1571  FALL       1
I__728/I                                InMux                          0              6919   1571  FALL       1
I__728/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i1_LC_17_15_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i0_LC_17_15_0/in1
Capture Clock    : blink_counter_290__i0_LC_17_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__693/I                                LocalMux                       0              6464   1571  FALL       1
I__693/O                                LocalMux                     455              6919   1571  FALL       1
I__694/I                                InMux                          0              6919   1571  FALL       1
I__694/O                                InMux                        320              7239   1571  FALL       1
blink_counter_290__i0_LC_17_15_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.data_out_i0_i3_LC_27_20_5/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in0
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2243
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2243

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2243
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    3814
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.data_out_i0_i3_LC_27_20_5/lcout  LogicCell40_SEQ_MODE_1000    796              3039   1571  FALL       1
I__4144/I                                   LocalMux                       0              3039   1571  FALL       1
I__4144/O                                   LocalMux                     455              3494   1571  FALL       1
I__4145/I                                   InMux                          0              3494   1571  FALL       1
I__4145/O                                   InMux                        320              3814   1571  FALL       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in0    LogicCell40_SEQ_MODE_1000      0              3814   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.saved_addr__i2_LC_27_19_7/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in3
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        1974
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    3546
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.saved_addr__i2_LC_27_19_7/lcout  LogicCell40_SEQ_MODE_1000    796              2770   1571  FALL       2
I__3893/I                                   LocalMux                       0              2770   1571  FALL       1
I__3893/O                                   LocalMux                     455              3225   1571  FALL       1
I__3895/I                                   InMux                          0              3225   1571  FALL       1
I__3895/O                                   InMux                        320              3546   1571  FALL       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in3    LogicCell40_SEQ_MODE_1000      0              3546   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.saved_addr__i1_LC_27_19_5/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in3
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        1974
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    3546
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.saved_addr__i1_LC_27_19_5/lcout  LogicCell40_SEQ_MODE_1000    796              2770   1571  FALL       3
I__4350/I                                   LocalMux                       0              2770   1571  FALL       1
I__4350/O                                   LocalMux                     455              3225   1571  FALL       1
I__4353/I                                   InMux                          0              3225   1571  FALL       1
I__4353/O                                   InMux                        320              3546   1571  FALL       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in3    LogicCell40_SEQ_MODE_1000      0              3546   1571  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i0_LC_26_22_3/in3
Capture Clock    : eeprom.i2c.counter_i0_LC_26_22_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout  LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4172/I                               LocalMux                       0              3287   1571  FALL       1
I__4172/O                               LocalMux                     455              3742   1571  FALL       1
I__4176/I                               InMux                          0              3742   1571  FALL       1
I__4176/O                               InMux                        320              4062   1571  FALL       1
eeprom.i2c.counter_i0_LC_26_22_3/in3    LogicCell40_SEQ_MODE_1001      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i7_LC_26_21_7/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/in1
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i7_LC_26_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4135/I                               LocalMux                       0              3287   1571  FALL       1
I__4135/O                               LocalMux                     455              3742   1571  FALL       1
I__4137/I                               InMux                          0              3742   1571  FALL       1
I__4137/O                               InMux                        320              4062   1571  FALL       1
eeprom.i2c.counter_i7_LC_26_21_7/in1    LogicCell40_SEQ_MODE_1000      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i6_LC_26_21_6/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/in2
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i6_LC_26_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4140/I                               LocalMux                       0              3287   1571  FALL       1
I__4140/O                               LocalMux                     455              3742   1571  FALL       1
I__4142/I                               InMux                          0              3742   1571  FALL       1
I__4142/O                               InMux                        320              4062   1571  FALL       1
I__4143/I                               CascadeMux                     0              4062   1571  FALL       1
I__4143/O                               CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i6_LC_26_21_6/in2    LogicCell40_SEQ_MODE_1000      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i5_LC_26_21_5/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/in1
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i5_LC_26_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4190/I                               LocalMux                       0              3287   1571  FALL       1
I__4190/O                               LocalMux                     455              3742   1571  FALL       1
I__4192/I                               InMux                          0              3742   1571  FALL       1
I__4192/O                               InMux                        320              4062   1571  FALL       1
eeprom.i2c.counter_i5_LC_26_21_5/in1    LogicCell40_SEQ_MODE_1000      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i4_LC_26_21_4/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/in2
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i4_LC_26_21_4/lcout  LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4180/I                               LocalMux                       0              3287   1571  FALL       1
I__4180/O                               LocalMux                     455              3742   1571  FALL       1
I__4182/I                               InMux                          0              3742   1571  FALL       1
I__4182/O                               InMux                        320              4062   1571  FALL       1
I__4184/I                               CascadeMux                     0              4062   1571  FALL       1
I__4184/O                               CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/in2    LogicCell40_SEQ_MODE_1000      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i3_LC_26_21_3/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/in1
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i3_LC_26_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4186/I                               LocalMux                       0              3287   1571  FALL       1
I__4186/O                               LocalMux                     455              3742   1571  FALL       1
I__4188/I                               InMux                          0              3742   1571  FALL       1
I__4188/O                               InMux                        320              4062   1571  FALL       1
eeprom.i2c.counter_i3_LC_26_21_3/in1    LogicCell40_SEQ_MODE_1000      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/in1
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout  LogicCell40_SEQ_MODE_1001    796              3287   1240  FALL       6
I__4245/I                               LocalMux                       0              3287   1571  FALL       1
I__4245/O                               LocalMux                     455              3742   1571  FALL       1
I__4250/I                               InMux                          0              3742   1571  FALL       1
I__4250/O                               InMux                        320              4062   1571  FALL       1
eeprom.i2c.counter_i1_LC_26_21_1/in1    LogicCell40_SEQ_MODE_1001      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/in2
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4062
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout  LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4233/I                               LocalMux                       0              3287   1571  FALL       1
I__4233/O                               LocalMux                     455              3742   1571  FALL       1
I__4238/I                               InMux                          0              3742   1571  FALL       1
I__4238/O                               InMux                        320              4062   1571  FALL       1
I__4240/I                               CascadeMux                     0              4062   1571  FALL       1
I__4240/O                               CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/in2    LogicCell40_SEQ_MODE_1001      0              4062   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in3
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2936
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2936

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                 775
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4507
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                              LocalMux                       0              3732   1571  FALL       1
I__4472/O                              LocalMux                     455              4186   1571  FALL       1
I__4487/I                              InMux                          0              4186   1571  FALL       1
I__4487/O                              InMux                        320              4507   1571  FALL       1
eeprom.i2c.state__i3_LC_27_21_5/in3    LogicCell40_SEQ_MODE_1000      0              4507   1571  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in2
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 1603p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1778
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5510
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4470/I                              Odrv4                          0              3732   1602  FALL       1
I__4470/O                              Odrv4                        548              4279   1602  FALL       1
I__4481/I                              LocalMux                       0              4279   1602  FALL       1
I__4481/O                              LocalMux                     455              4734   1602  FALL       1
I__4495/I                              InMux                          0              4734   1602  FALL       1
I__4495/O                              InMux                        320              5055   1602  FALL       1
I__4502/I                              CascadeMux                     0              5055   1602  FALL       1
I__4502/O                              CascadeMux                     0              5055   1602  FALL       1
i3889_4_lut_LC_29_21_5/in2             LogicCell40_SEQ_MODE_0000      0              5055   1602  FALL       1
i3889_4_lut_LC_29_21_5/ltout           LogicCell40_SEQ_MODE_0000    455              5510   1602  RISE       1
I__4259/I                              CascadeMux                     0              5510   1602  RISE       1
I__4259/O                              CascadeMux                     0              5510   1602  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/in2    LogicCell40_SEQ_MODE_1000      0              5510   1602  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in1
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Hold Constraint  : 0p
Path slack       : 1870p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3391
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3391

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5261
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287   1240  FALL       6
I__4243/I                                      LocalMux                       0              3287   1871  FALL       1
I__4243/O                                      LocalMux                     455              3742   1871  FALL       1
I__4248/I                                      InMux                          0              3742   1871  FALL       1
I__4248/O                                      InMux                        320              4062   1871  FALL       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/in3    LogicCell40_SEQ_MODE_0000      0              4062   1871  FALL       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/lcout  LogicCell40_SEQ_MODE_0000    424              4486   1871  FALL       1
I__4149/I                                      LocalMux                       0              4486   1871  FALL       1
I__4149/O                                      LocalMux                     455              4941   1871  FALL       1
I__4150/I                                      InMux                          0              4941   1871  FALL       1
I__4150/O                                      InMux                        320              5261   1871  FALL       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in1       LogicCell40_SEQ_MODE_1000      0              5261   1871  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in2
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Hold Constraint  : 0p
Path slack       : 1902p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2522
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5809
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout    LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4234/I                                 Odrv4                          0              3287   1096  FALL       1
I__4234/O                                 Odrv4                        548              3835   1096  FALL       1
I__4239/I                                 LocalMux                       0              3835   1096  FALL       1
I__4239/O                                 LocalMux                     455              4290   1096  FALL       1
I__4241/I                                 InMux                          0              4290   1096  FALL       1
I__4241/O                                 InMux                        320              4610   1096  FALL       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/in3     LogicCell40_SEQ_MODE_0000      0              4610   1096  FALL       1
eeprom.i2c.i2735_2_lut_LC_28_21_4/lcout   LogicCell40_SEQ_MODE_0000    424              5034   1902  FALL       1
I__4225/I                                 LocalMux                       0              5034   1902  FALL       1
I__4225/O                                 LocalMux                     455              5489   1902  FALL       1
I__4226/I                                 InMux                          0              5489   1902  FALL       1
I__4226/O                                 InMux                        320              5809   1902  FALL       1
I__4227/I                                 CascadeMux                     0              5809   1902  FALL       1
I__4227/O                                 CascadeMux                     0              5809   1902  FALL       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in2  LogicCell40_SEQ_MODE_1000      0              5809   1902  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in1
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Hold Constraint  : 0p
Path slack       : 1902p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2522
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5809
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout         LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4232/I                                      LocalMux                       0              3287   1354  FALL       1
I__4232/O                                      LocalMux                     455              3742   1354  FALL       1
I__4237/I                                      InMux                          0              3742   1354  FALL       1
I__4237/O                                      InMux                        320              4062   1354  FALL       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/in3    LogicCell40_SEQ_MODE_0000      0              4062   1354  FALL       1
eeprom.i2c.equal_39_i4_2_lut_LC_27_21_6/lcout  LogicCell40_SEQ_MODE_0000    424              4486   1354  FALL       3
I__4359/I                                      Odrv4                          0              4486   1902  FALL       1
I__4359/O                                      Odrv4                        548              5034   1902  FALL       1
I__4362/I                                      LocalMux                       0              5034   1902  FALL       1
I__4362/O                                      LocalMux                     455              5489   1902  FALL       1
I__4364/I                                      InMux                          0              5489   1902  FALL       1
I__4364/O                                      InMux                        320              5809   1902  FALL       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in1       LogicCell40_SEQ_MODE_1000      0              5809   1902  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in3
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Hold Constraint  : 0p
Path slack       : 1902p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2522
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5809
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4169/I                                    Odrv4                          0              3287   1902  FALL       1
I__4169/O                                    Odrv4                        548              3835   1902  FALL       1
I__4173/I                                    LocalMux                       0              3835   1902  FALL       1
I__4173/O                                    LocalMux                     455              4290   1902  FALL       1
I__4178/I                                    InMux                          0              4290   1902  FALL       1
I__4178/O                                    InMux                        320              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in3    LogicCell40_SEQ_MODE_0000      0              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    424              5034   1902  FALL       4
I__4284/I                                    LocalMux                       0              5034   1902  FALL       1
I__4284/O                                    LocalMux                     455              5489   1902  FALL       1
I__4287/I                                    InMux                          0              5489   1902  FALL       1
I__4287/O                                    InMux                        320              5809   1902  FALL       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in3     LogicCell40_SEQ_MODE_1000      0              5809   1902  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in1
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Hold Constraint  : 0p
Path slack       : 2037p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2657
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5944
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4171/I                                    LocalMux                       0              3287   2036  FALL       1
I__4171/O                                    LocalMux                     455              3742   2036  FALL       1
I__4175/I                                    InMux                          0              3742   2036  FALL       1
I__4175/O                                    InMux                        320              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1    LogicCell40_SEQ_MODE_0000      0              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    558              4621   2036  FALL       4
I__4216/I                                    Odrv4                          0              4621   2036  FALL       1
I__4216/O                                    Odrv4                        548              5168   2036  FALL       1
I__4218/I                                    LocalMux                       0              5168   2036  FALL       1
I__4218/O                                    LocalMux                     455              5623   2036  FALL       1
I__4220/I                                    InMux                          0              5623   2036  FALL       1
I__4220/O                                    InMux                        320              5944   2036  FALL       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in1     LogicCell40_SEQ_MODE_1000      0              5944   2036  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in0
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 2037p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2657
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5944
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4171/I                                    LocalMux                       0              3287   2036  FALL       1
I__4171/O                                    LocalMux                     455              3742   2036  FALL       1
I__4175/I                                    InMux                          0              3742   2036  FALL       1
I__4175/O                                    InMux                        320              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1    LogicCell40_SEQ_MODE_0000      0              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    558              4621   2036  FALL       4
I__4216/I                                    Odrv4                          0              4621   2036  FALL       1
I__4216/O                                    Odrv4                        548              5168   2036  FALL       1
I__4218/I                                    LocalMux                       0              5168   2036  FALL       1
I__4218/O                                    LocalMux                     455              5623   2036  FALL       1
I__4221/I                                    InMux                          0              5623   2036  FALL       1
I__4221/O                                    InMux                        320              5944   2036  FALL       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in0     LogicCell40_SEQ_MODE_1000      0              5944   2036  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in3
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Hold Constraint  : 0p
Path slack       : 2037p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2657
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5944
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4171/I                                    LocalMux                       0              3287   2036  FALL       1
I__4171/O                                    LocalMux                     455              3742   2036  FALL       1
I__4175/I                                    InMux                          0              3742   2036  FALL       1
I__4175/O                                    InMux                        320              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1    LogicCell40_SEQ_MODE_0000      0              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    558              4621   2036  FALL       4
I__4216/I                                    Odrv4                          0              4621   2036  FALL       1
I__4216/O                                    Odrv4                        548              5168   2036  FALL       1
I__4218/I                                    LocalMux                       0              5168   2036  FALL       1
I__4218/O                                    LocalMux                     455              5623   2036  FALL       1
I__4222/I                                    InMux                          0              5623   2036  FALL       1
I__4222/O                                    InMux                        320              5944   2036  FALL       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in3     LogicCell40_SEQ_MODE_1000      0              5944   2036  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i6_LC_26_21_6/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/in3
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1292
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4579
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i6_LC_26_21_6/lcout     LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4140/I                                  LocalMux                       0              3287   1571  FALL       1
I__4140/O                                  LocalMux                     455              3742   1571  FALL       1
I__4142/I                                  InMux                          0              3742   1571  FALL       1
I__4142/O                                  InMux                        320              4062   1571  FALL       1
I__4143/I                                  CascadeMux                     0              4062   1571  FALL       1
I__4143/O                                  CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i6_LC_26_21_6/in2       LogicCell40_SEQ_MODE_1000      0              4062   2088  FALL       1
eeprom.i2c.counter_i6_LC_26_21_6/carryout  LogicCell40_SEQ_MODE_1000    196              4259   2088  FALL       1
I__3852/I                                  InMux                          0              4259   2088  FALL       1
I__3852/O                                  InMux                        320              4579   2088  FALL       1
eeprom.i2c.counter_i7_LC_26_21_7/in3       LogicCell40_SEQ_MODE_1000      0              4579   2088  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i4_LC_26_21_4/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/in3
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1292
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4579
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i4_LC_26_21_4/lcout     LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4180/I                                  LocalMux                       0              3287   1571  FALL       1
I__4180/O                                  LocalMux                     455              3742   1571  FALL       1
I__4182/I                                  InMux                          0              3742   1571  FALL       1
I__4182/O                                  InMux                        320              4062   1571  FALL       1
I__4184/I                                  CascadeMux                     0              4062   1571  FALL       1
I__4184/O                                  CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/in2       LogicCell40_SEQ_MODE_1000      0              4062   2088  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/carryout  LogicCell40_SEQ_MODE_1000    196              4259   2088  FALL       2
I__3854/I                                  InMux                          0              4259   2088  FALL       1
I__3854/O                                  InMux                        320              4579   2088  FALL       1
eeprom.i2c.counter_i5_LC_26_21_5/in3       LogicCell40_SEQ_MODE_1000      0              4579   2088  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/in3
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1292
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4579
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout     LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4233/I                                  LocalMux                       0              3287   1571  FALL       1
I__4233/O                                  LocalMux                     455              3742   1571  FALL       1
I__4238/I                                  InMux                          0              3742   1571  FALL       1
I__4238/O                                  InMux                        320              4062   1571  FALL       1
I__4240/I                                  CascadeMux                     0              4062   1571  FALL       1
I__4240/O                                  CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/in2       LogicCell40_SEQ_MODE_1001      0              4062   2088  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout  LogicCell40_SEQ_MODE_1001    196              4259   2088  FALL       2
I__3856/I                                  InMux                          0              4259   2088  FALL       1
I__3856/O                                  InMux                        320              4579   2088  FALL       1
eeprom.i2c.counter_i3_LC_26_21_3/in3       LogicCell40_SEQ_MODE_1000      0              4579   2088  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i9_LC_24_21_1/lcout
Path End         : eeprom.eeprom_counter_291__i9_LC_24_21_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i9_LC_24_21_1/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1323
-----------------------------------   ---- 
End-of-path arrival time (ps)         7787
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i9_LC_24_21_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   2119  FALL       4
I__3610/I                                       Odrv4                          0              6464   2119  FALL       1
I__3610/O                                       Odrv4                        548              7012   2119  FALL       1
I__3614/I                                       LocalMux                       0              7012   2119  FALL       1
I__3614/O                                       LocalMux                     455              7467   2119  FALL       1
I__3618/I                                       InMux                          0              7467   2119  FALL       1
I__3618/O                                       InMux                        320              7787   2119  FALL       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/in1    LogicCell40_SEQ_MODE_1000      0              7787   2119  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i2_LC_24_20_2/lcout
Path End         : eeprom.eeprom_counter_291__i2_LC_24_20_2/in1
Capture Clock    : eeprom.eeprom_counter_291__i2_LC_24_20_2/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1323
-----------------------------------   ---- 
End-of-path arrival time (ps)         7787
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i2_LC_24_20_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   2119  FALL       4
I__3508/I                                       Odrv4                          0              6464   2119  FALL       1
I__3508/O                                       Odrv4                        548              7012   2119  FALL       1
I__3512/I                                       LocalMux                       0              7012   2119  FALL       1
I__3512/O                                       LocalMux                     455              7467   2119  FALL       1
I__3515/I                                       InMux                          0              7467   2119  FALL       1
I__3515/O                                       InMux                        320              7787   2119  FALL       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/in1    LogicCell40_SEQ_MODE_1000      0              7787   2119  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout
Path End         : eeprom.eeprom_counter_291__i1_LC_24_20_1/in1
Capture Clock    : eeprom.eeprom_counter_291__i1_LC_24_20_1/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1323
-----------------------------------   ---- 
End-of-path arrival time (ps)         7787
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i1_LC_24_20_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   2119  FALL       4
I__3523/I                                       Odrv4                          0              6464   2119  FALL       1
I__3523/O                                       Odrv4                        548              7012   2119  FALL       1
I__3527/I                                       LocalMux                       0              7012   2119  FALL       1
I__3527/O                                       LocalMux                     455              7467   2119  FALL       1
I__3529/I                                       InMux                          0              7467   2119  FALL       1
I__3529/O                                       InMux                        320              7787   2119  FALL       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in1    LogicCell40_SEQ_MODE_1000      0              7787   2119  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in2
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Hold Constraint  : 0p
Path slack       : 2212p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2243
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2243

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1168
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4455
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287   1240  FALL       6
I__4243/I                                      LocalMux                       0              3287   1871  FALL       1
I__4243/O                                      LocalMux                     455              3742   1871  FALL       1
I__4248/I                                      InMux                          0              3742   1871  FALL       1
I__4248/O                                      InMux                        320              4062   1871  FALL       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/in3    LogicCell40_SEQ_MODE_0000      0              4062   1871  FALL       1
eeprom.i2c.equal_37_i4_2_lut_LC_27_20_4/ltout  LogicCell40_SEQ_MODE_0000    393              4455   2212  RISE       1
I__4146/I                                      CascadeMux                     0              4455   2212  RISE       1
I__4146/O                                      CascadeMux                     0              4455   2212  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in2       LogicCell40_SEQ_MODE_1000      0              4455   2212  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i4_LC_26_21_4/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/in3
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1447
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4734
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i4_LC_26_21_4/lcout     LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4180/I                                  LocalMux                       0              3287   1571  FALL       1
I__4180/O                                  LocalMux                     455              3742   1571  FALL       1
I__4182/I                                  InMux                          0              3742   1571  FALL       1
I__4182/O                                  InMux                        320              4062   1571  FALL       1
I__4184/I                                  CascadeMux                     0              4062   1571  FALL       1
I__4184/O                                  CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/in2       LogicCell40_SEQ_MODE_1000      0              4062   2088  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/carryout  LogicCell40_SEQ_MODE_1000    196              4259   2088  FALL       2
eeprom.i2c.counter_i5_LC_26_21_5/carryin   LogicCell40_SEQ_MODE_1000      0              4259   2243  FALL       1
eeprom.i2c.counter_i5_LC_26_21_5/carryout  LogicCell40_SEQ_MODE_1000    155              4414   2243  FALL       2
I__3853/I                                  InMux                          0              4414   2243  FALL       1
I__3853/O                                  InMux                        320              4734   2243  FALL       1
eeprom.i2c.counter_i6_LC_26_21_6/in3       LogicCell40_SEQ_MODE_1000      0              4734   2243  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i2_LC_26_21_2/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/in3
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1447
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4734
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i2_LC_26_21_2/lcout     LogicCell40_SEQ_MODE_1001    796              3287   1096  FALL       6
I__4233/I                                  LocalMux                       0              3287   1571  FALL       1
I__4233/O                                  LocalMux                     455              3742   1571  FALL       1
I__4238/I                                  InMux                          0              3742   1571  FALL       1
I__4238/O                                  InMux                        320              4062   1571  FALL       1
I__4240/I                                  CascadeMux                     0              4062   1571  FALL       1
I__4240/O                                  CascadeMux                     0              4062   1571  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/in2       LogicCell40_SEQ_MODE_1001      0              4062   2088  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/carryout  LogicCell40_SEQ_MODE_1001    196              4259   2088  FALL       2
eeprom.i2c.counter_i3_LC_26_21_3/carryin   LogicCell40_SEQ_MODE_1000      0              4259   2243  FALL       1
eeprom.i2c.counter_i3_LC_26_21_3/carryout  LogicCell40_SEQ_MODE_1000    155              4414   2243  FALL       2
I__3855/I                                  InMux                          0              4414   2243  FALL       1
I__3855/O                                  InMux                        320              4734   2243  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/in3       LogicCell40_SEQ_MODE_1000      0              4734   2243  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/in3
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1458
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4745
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout          LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4171/I                                       LocalMux                       0              3287   2036  FALL       1
I__4171/O                                       LocalMux                     455              3742   2036  FALL       1
I__4175/I                                       InMux                          0              3742   2036  FALL       1
I__4175/O                                       InMux                        320              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1       LogicCell40_SEQ_MODE_0000      0              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/carryout  LogicCell40_SEQ_MODE_0000    362              4424   2253  FALL       2
I__3858/I                                       InMux                          0              4424   2253  FALL       1
I__3858/O                                       InMux                        320              4745   2253  FALL       1
eeprom.i2c.counter_i1_LC_26_21_1/in3            LogicCell40_SEQ_MODE_1001      0              4745   2253  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/in3
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                1458
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4745
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout     LogicCell40_SEQ_MODE_1001    796              3287   1240  FALL       6
I__4245/I                                  LocalMux                       0              3287   1571  FALL       1
I__4245/O                                  LocalMux                     455              3742   1571  FALL       1
I__4250/I                                  InMux                          0              3742   1571  FALL       1
I__4250/O                                  InMux                        320              4062   1571  FALL       1
eeprom.i2c.counter_i1_LC_26_21_1/in1       LogicCell40_SEQ_MODE_1001      0              4062   2253  FALL       1
eeprom.i2c.counter_i1_LC_26_21_1/carryout  LogicCell40_SEQ_MODE_1001    362              4424   2253  FALL       2
I__3857/I                                  InMux                          0              4424   2253  FALL       1
I__3857/O                                  InMux                        320              4745   2253  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/in3       LogicCell40_SEQ_MODE_1001      0              4745   2253  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i30_LC_24_23_6/lcout
Path End         : eeprom.eeprom_counter_291__i31_LC_24_23_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i31_LC_24_23_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i30_LC_24_23_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3789/I                                           LocalMux                       0              6464   1571  FALL       1
I__3789/O                                           LocalMux                     455              6919   1571  FALL       1
I__3792/I                                           InMux                          0              6919   1571  FALL       1
I__3792/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       1
I__3786/I                                           InMux                          0              7601   2253  FALL       1
I__3786/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i29_LC_24_23_5/lcout
Path End         : eeprom.eeprom_counter_291__i30_LC_24_23_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i30_LC_24_23_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i29_LC_24_23_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3798/I                                           LocalMux                       0              6464   1571  FALL       1
I__3798/O                                           LocalMux                     455              6919   1571  FALL       1
I__3801/I                                           InMux                          0              6919   1571  FALL       1
I__3801/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3787/I                                           InMux                          0              7601   2253  FALL       1
I__3787/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i30_LC_24_23_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i28_LC_24_23_4/lcout
Path End         : eeprom.eeprom_counter_291__i29_LC_24_23_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i29_LC_24_23_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i28_LC_24_23_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3807/I                                           LocalMux                       0              6464   1571  FALL       1
I__3807/O                                           LocalMux                     455              6919   1571  FALL       1
I__3810/I                                           InMux                          0              6919   1571  FALL       1
I__3810/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3796/I                                           InMux                          0              7601   2253  FALL       1
I__3796/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i29_LC_24_23_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i27_LC_24_23_3/lcout
Path End         : eeprom.eeprom_counter_291__i28_LC_24_23_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i28_LC_24_23_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i27_LC_24_23_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3816/I                                           LocalMux                       0              6464   1571  FALL       1
I__3816/O                                           LocalMux                     455              6919   1571  FALL       1
I__3819/I                                           InMux                          0              6919   1571  FALL       1
I__3819/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3805/I                                           InMux                          0              7601   2253  FALL       1
I__3805/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i28_LC_24_23_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i26_LC_24_23_2/lcout
Path End         : eeprom.eeprom_counter_291__i27_LC_24_23_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i27_LC_24_23_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i26_LC_24_23_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3825/I                                           LocalMux                       0              6464   1571  FALL       1
I__3825/O                                           LocalMux                     455              6919   1571  FALL       1
I__3828/I                                           InMux                          0              6919   1571  FALL       1
I__3828/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3814/I                                           InMux                          0              7601   2253  FALL       1
I__3814/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i27_LC_24_23_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i25_LC_24_23_1/lcout
Path End         : eeprom.eeprom_counter_291__i26_LC_24_23_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i26_LC_24_23_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i25_LC_24_23_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3836/I                                           LocalMux                       0              6464   1571  FALL       1
I__3836/O                                           LocalMux                     455              6919   1571  FALL       1
I__3839/I                                           InMux                          0              6919   1571  FALL       1
I__3839/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3823/I                                           InMux                          0              7601   2253  FALL       1
I__3823/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i26_LC_24_23_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i24_LC_24_23_0/lcout
Path End         : eeprom.eeprom_counter_291__i25_LC_24_23_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i25_LC_24_23_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i24_LC_24_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3845/I                                           LocalMux                       0              6464   1571  FALL       1
I__3845/O                                           LocalMux                     455              6919   1571  FALL       1
I__3848/I                                           InMux                          0              6919   1571  FALL       1
I__3848/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3833/I                                           InMux                          0              7601   2253  FALL       1
I__3833/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i25_LC_24_23_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i22_LC_24_22_6/lcout
Path End         : eeprom.eeprom_counter_291__i23_LC_24_22_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i23_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i22_LC_24_22_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3657/I                                           LocalMux                       0              6464   1571  FALL       1
I__3657/O                                           LocalMux                     455              6919   1571  FALL       1
I__3660/I                                           InMux                          0              6919   1571  FALL       1
I__3660/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3646/I                                           InMux                          0              7601   2253  FALL       1
I__3646/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i21_LC_24_22_5/lcout
Path End         : eeprom.eeprom_counter_291__i22_LC_24_22_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i22_LC_24_22_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i21_LC_24_22_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3667/I                                           LocalMux                       0              6464   1571  FALL       1
I__3667/O                                           LocalMux                     455              6919   1571  FALL       1
I__3670/I                                           InMux                          0              6919   1571  FALL       1
I__3670/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3655/I                                           InMux                          0              7601   2253  FALL       1
I__3655/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i22_LC_24_22_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i20_LC_24_22_4/lcout
Path End         : eeprom.eeprom_counter_291__i21_LC_24_22_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i21_LC_24_22_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i20_LC_24_22_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3676/I                                           LocalMux                       0              6464   1571  FALL       1
I__3676/O                                           LocalMux                     455              6919   1571  FALL       1
I__3679/I                                           InMux                          0              6919   1571  FALL       1
I__3679/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3664/I                                           InMux                          0              7601   2253  FALL       1
I__3664/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i21_LC_24_22_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i19_LC_24_22_3/lcout
Path End         : eeprom.eeprom_counter_291__i20_LC_24_22_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i20_LC_24_22_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i19_LC_24_22_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3686/I                                           LocalMux                       0              6464   1571  FALL       1
I__3686/O                                           LocalMux                     455              6919   1571  FALL       1
I__3689/I                                           InMux                          0              6919   1571  FALL       1
I__3689/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3674/I                                           InMux                          0              7601   2253  FALL       1
I__3674/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i20_LC_24_22_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i18_LC_24_22_2/lcout
Path End         : eeprom.eeprom_counter_291__i19_LC_24_22_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i19_LC_24_22_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i18_LC_24_22_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3696/I                                           LocalMux                       0              6464   1571  FALL       1
I__3696/O                                           LocalMux                     455              6919   1571  FALL       1
I__3699/I                                           InMux                          0              6919   1571  FALL       1
I__3699/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3683/I                                           InMux                          0              7601   2253  FALL       1
I__3683/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i19_LC_24_22_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i17_LC_24_22_1/lcout
Path End         : eeprom.eeprom_counter_291__i18_LC_24_22_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i18_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i17_LC_24_22_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3706/I                                           LocalMux                       0              6464   1571  FALL       1
I__3706/O                                           LocalMux                     455              6919   1571  FALL       1
I__3709/I                                           InMux                          0              6919   1571  FALL       1
I__3709/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3693/I                                           InMux                          0              7601   2253  FALL       1
I__3693/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i18_LC_24_22_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i16_LC_24_22_0/lcout
Path End         : eeprom.eeprom_counter_291__i17_LC_24_22_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i17_LC_24_22_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i16_LC_24_22_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3715/I                                           LocalMux                       0              6464   1571  FALL       1
I__3715/O                                           LocalMux                     455              6919   1571  FALL       1
I__3718/I                                           InMux                          0              6919   1571  FALL       1
I__3718/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3703/I                                           InMux                          0              7601   2253  FALL       1
I__3703/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i17_LC_24_22_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i14_LC_24_21_6/lcout
Path End         : eeprom.eeprom_counter_291__i15_LC_24_21_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i15_LC_24_21_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i14_LC_24_21_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3563/I                                           LocalMux                       0              6464   1571  FALL       1
I__3563/O                                           LocalMux                     455              6919   1571  FALL       1
I__3566/I                                           InMux                          0              6919   1571  FALL       1
I__3566/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3723/I                                           InMux                          0              7601   2253  FALL       1
I__3723/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i13_LC_24_21_5/lcout
Path End         : eeprom.eeprom_counter_291__i14_LC_24_21_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i14_LC_24_21_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i13_LC_24_21_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3573/I                                           LocalMux                       0              6464   1571  FALL       1
I__3573/O                                           LocalMux                     455              6919   1571  FALL       1
I__3576/I                                           InMux                          0              6919   1571  FALL       1
I__3576/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3561/I                                           InMux                          0              7601   2253  FALL       1
I__3561/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i14_LC_24_21_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i12_LC_24_21_4/lcout
Path End         : eeprom.eeprom_counter_291__i13_LC_24_21_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i13_LC_24_21_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i12_LC_24_21_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3583/I                                           LocalMux                       0              6464   1571  FALL       1
I__3583/O                                           LocalMux                     455              6919   1571  FALL       1
I__3586/I                                           InMux                          0              6919   1571  FALL       1
I__3586/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3570/I                                           InMux                          0              7601   2253  FALL       1
I__3570/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i13_LC_24_21_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i11_LC_24_21_3/lcout
Path End         : eeprom.eeprom_counter_291__i12_LC_24_21_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i12_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i11_LC_24_21_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3592/I                                           LocalMux                       0              6464   1571  FALL       1
I__3592/O                                           LocalMux                     455              6919   1571  FALL       1
I__3595/I                                           InMux                          0              6919   1571  FALL       1
I__3595/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3580/I                                           InMux                          0              7601   2253  FALL       1
I__3580/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i12_LC_24_21_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i10_LC_24_21_2/lcout
Path End         : eeprom.eeprom_counter_291__i11_LC_24_21_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i11_LC_24_21_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i10_LC_24_21_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3600/I                                           LocalMux                       0              6464   1571  FALL       1
I__3600/O                                           LocalMux                     455              6919   1571  FALL       1
I__3603/I                                           InMux                          0              6919   1571  FALL       1
I__3603/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3589/I                                           InMux                          0              7601   2253  FALL       1
I__3589/O                                           InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i11_LC_24_21_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout
Path End         : eeprom.eeprom_counter_291__i9_LC_24_21_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i9_LC_24_21_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3626/I                                          LocalMux                       0              6464   1571  FALL       1
I__3626/O                                          LocalMux                     455              6919   1571  FALL       1
I__3630/I                                          InMux                          0              6919   1571  FALL       1
I__3630/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3608/I                                          InMux                          0              7601   2253  FALL       1
I__3608/O                                          InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i6_LC_24_20_6/lcout
Path End         : eeprom.eeprom_counter_291__i7_LC_24_20_7/in3
Capture Clock    : eeprom.eeprom_counter_291__i7_LC_24_20_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i6_LC_24_20_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3456/I                                          LocalMux                       0              6464   1571  FALL       1
I__3456/O                                          LocalMux                     455              6919   1571  FALL       1
I__3460/I                                          InMux                          0              6919   1571  FALL       1
I__3460/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3635/I                                          InMux                          0              7601   2253  FALL       1
I__3635/O                                          InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i5_LC_24_20_5/lcout
Path End         : eeprom.eeprom_counter_291__i6_LC_24_20_6/in3
Capture Clock    : eeprom.eeprom_counter_291__i6_LC_24_20_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i5_LC_24_20_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3471/I                                          LocalMux                       0              6464   1571  FALL       1
I__3471/O                                          LocalMux                     455              6919   1571  FALL       1
I__3475/I                                          InMux                          0              6919   1571  FALL       1
I__3475/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3453/I                                          InMux                          0              7601   2253  FALL       1
I__3453/O                                          InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i6_LC_24_20_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i4_LC_24_20_4/lcout
Path End         : eeprom.eeprom_counter_291__i5_LC_24_20_5/in3
Capture Clock    : eeprom.eeprom_counter_291__i5_LC_24_20_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i4_LC_24_20_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3482/I                                          LocalMux                       0              6464   1571  FALL       1
I__3482/O                                          LocalMux                     455              6919   1571  FALL       1
I__3486/I                                          InMux                          0              6919   1571  FALL       1
I__3486/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3467/I                                          InMux                          0              7601   2253  FALL       1
I__3467/O                                          InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i5_LC_24_20_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i3_LC_24_20_3/lcout
Path End         : eeprom.eeprom_counter_291__i4_LC_24_20_4/in3
Capture Clock    : eeprom.eeprom_counter_291__i4_LC_24_20_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i3_LC_24_20_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3496/I                                          LocalMux                       0              6464   1571  FALL       1
I__3496/O                                          LocalMux                     455              6919   1571  FALL       1
I__3499/I                                          InMux                          0              6919   1571  FALL       1
I__3499/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3478/I                                          InMux                          0              7601   2253  FALL       1
I__3478/O                                          InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i4_LC_24_20_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.eeprom_counter_291__i1_LC_24_20_1/in3
Capture Clock    : eeprom.eeprom_counter_291__i1_LC_24_20_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3534/I                                          LocalMux                       0              6464   1571  FALL       1
I__3534/O                                          LocalMux                     455              6919   1571  FALL       1
I__3538/I                                          InMux                          0              6919   1571  FALL       1
I__3538/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3520/I                                          InMux                          0              7601   2253  FALL       1
I__3520/O                                          InMux                        320              7922   2253  FALL       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout
Path End         : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in3
Capture Clock    : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3432/I                                            LocalMux                       0              6464   1571  FALL       1
I__3432/O                                            LocalMux                     455              6919   1571  FALL       1
I__3434/I                                            InMux                          0              6919   1571  FALL       1
I__3434/O                                            InMux                        320              7239   1571  FALL       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       1
I__3435/I                                            InMux                          0              7601   2253  FALL       1
I__3435/O                                            InMux                        320              7922   2253  FALL       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout
Path End         : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in3
Capture Clock    : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3428/I                                            LocalMux                       0              6464   1571  FALL       1
I__3428/O                                            LocalMux                     455              6919   1571  FALL       1
I__3430/I                                            InMux                          0              6919   1571  FALL       1
I__3430/O                                            InMux                        320              7239   1571  FALL       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__3436/I                                            InMux                          0              7601   2253  FALL       1
I__3436/O                                            InMux                        320              7922   2253  FALL       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i24_LC_17_18_0/lcout
Path End         : blink_counter_290__i25_LC_17_18_1/in3
Capture Clock    : blink_counter_290__i25_LC_17_18_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i24_LC_17_18_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__759/I                                    LocalMux                       0              6464   1571  FALL       1
I__759/O                                    LocalMux                     455              6919   1571  FALL       1
I__761/I                                    InMux                          0              6919   1571  FALL       1
I__761/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i24_LC_17_18_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i24_LC_17_18_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       1
I__757/I                                    InMux                          0              7601   2253  FALL       1
I__757/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i25_LC_17_18_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i22_LC_17_17_6/lcout
Path End         : blink_counter_290__i23_LC_17_17_7/in3
Capture Clock    : blink_counter_290__i23_LC_17_17_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i22_LC_17_17_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__773/I                                    LocalMux                       0              6464   1571  FALL       1
I__773/O                                    LocalMux                     455              6919   1571  FALL       1
I__775/I                                    InMux                          0              6919   1571  FALL       1
I__775/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i22_LC_17_17_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i22_LC_17_17_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__764/I                                    InMux                          0              7601   2253  FALL       1
I__764/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i23_LC_17_17_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i21_LC_17_17_5/lcout
Path End         : blink_counter_290__i22_LC_17_17_6/in3
Capture Clock    : blink_counter_290__i22_LC_17_17_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i21_LC_17_17_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__779/I                                    LocalMux                       0              6464   1571  FALL       1
I__779/O                                    LocalMux                     455              6919   1571  FALL       1
I__781/I                                    InMux                          0              6919   1571  FALL       1
I__781/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i21_LC_17_17_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i21_LC_17_17_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__772/I                                    InMux                          0              7601   2253  FALL       1
I__772/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i22_LC_17_17_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i22_LC_17_17_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i20_LC_17_17_4/lcout
Path End         : blink_counter_290__i21_LC_17_17_5/in3
Capture Clock    : blink_counter_290__i21_LC_17_17_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i20_LC_17_17_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__785/I                                    LocalMux                       0              6464   1571  FALL       1
I__785/O                                    LocalMux                     455              6919   1571  FALL       1
I__786/I                                    InMux                          0              6919   1571  FALL       1
I__786/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i20_LC_17_17_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i20_LC_17_17_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__778/I                                    InMux                          0              7601   2253  FALL       1
I__778/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i21_LC_17_17_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i21_LC_17_17_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i19_LC_17_17_3/lcout
Path End         : blink_counter_290__i20_LC_17_17_4/in3
Capture Clock    : blink_counter_290__i20_LC_17_17_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i19_LC_17_17_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__788/I                                    LocalMux                       0              6464   1571  FALL       1
I__788/O                                    LocalMux                     455              6919   1571  FALL       1
I__789/I                                    InMux                          0              6919   1571  FALL       1
I__789/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i19_LC_17_17_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i19_LC_17_17_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__784/I                                    InMux                          0              7601   2253  FALL       1
I__784/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i20_LC_17_17_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i20_LC_17_17_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i18_LC_17_17_2/lcout
Path End         : blink_counter_290__i19_LC_17_17_3/in3
Capture Clock    : blink_counter_290__i19_LC_17_17_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i18_LC_17_17_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__791/I                                    LocalMux                       0              6464   1571  FALL       1
I__791/O                                    LocalMux                     455              6919   1571  FALL       1
I__792/I                                    InMux                          0              6919   1571  FALL       1
I__792/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i18_LC_17_17_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i18_LC_17_17_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__787/I                                    InMux                          0              7601   2253  FALL       1
I__787/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i19_LC_17_17_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i19_LC_17_17_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i17_LC_17_17_1/lcout
Path End         : blink_counter_290__i18_LC_17_17_2/in3
Capture Clock    : blink_counter_290__i18_LC_17_17_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i17_LC_17_17_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__794/I                                    LocalMux                       0              6464   1571  FALL       1
I__794/O                                    LocalMux                     455              6919   1571  FALL       1
I__795/I                                    InMux                          0              6919   1571  FALL       1
I__795/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i17_LC_17_17_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i17_LC_17_17_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__790/I                                    InMux                          0              7601   2253  FALL       1
I__790/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i18_LC_17_17_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i18_LC_17_17_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i16_LC_17_17_0/lcout
Path End         : blink_counter_290__i17_LC_17_17_1/in3
Capture Clock    : blink_counter_290__i17_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i16_LC_17_17_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__730/I                                    LocalMux                       0              6464   1571  FALL       1
I__730/O                                    LocalMux                     455              6919   1571  FALL       1
I__731/I                                    InMux                          0              6919   1571  FALL       1
I__731/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i16_LC_17_17_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i16_LC_17_17_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__793/I                                    InMux                          0              7601   2253  FALL       1
I__793/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i17_LC_17_17_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i17_LC_17_17_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i14_LC_17_16_6/lcout
Path End         : blink_counter_290__i15_LC_17_16_7/in3
Capture Clock    : blink_counter_290__i15_LC_17_16_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i14_LC_17_16_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__736/I                                    LocalMux                       0              6464   1571  FALL       1
I__736/O                                    LocalMux                     455              6919   1571  FALL       1
I__737/I                                    InMux                          0              6919   1571  FALL       1
I__737/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i14_LC_17_16_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i14_LC_17_16_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__732/I                                    InMux                          0              7601   2253  FALL       1
I__732/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i15_LC_17_16_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i13_LC_17_16_5/lcout
Path End         : blink_counter_290__i14_LC_17_16_6/in3
Capture Clock    : blink_counter_290__i14_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i13_LC_17_16_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__739/I                                    LocalMux                       0              6464   1571  FALL       1
I__739/O                                    LocalMux                     455              6919   1571  FALL       1
I__740/I                                    InMux                          0              6919   1571  FALL       1
I__740/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i13_LC_17_16_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i13_LC_17_16_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__735/I                                    InMux                          0              7601   2253  FALL       1
I__735/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i14_LC_17_16_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i14_LC_17_16_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i12_LC_17_16_4/lcout
Path End         : blink_counter_290__i13_LC_17_16_5/in3
Capture Clock    : blink_counter_290__i13_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i12_LC_17_16_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__742/I                                    LocalMux                       0              6464   1571  FALL       1
I__742/O                                    LocalMux                     455              6919   1571  FALL       1
I__743/I                                    InMux                          0              6919   1571  FALL       1
I__743/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i12_LC_17_16_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i12_LC_17_16_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__738/I                                    InMux                          0              7601   2253  FALL       1
I__738/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i13_LC_17_16_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i13_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i11_LC_17_16_3/lcout
Path End         : blink_counter_290__i12_LC_17_16_4/in3
Capture Clock    : blink_counter_290__i12_LC_17_16_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i11_LC_17_16_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__745/I                                    LocalMux                       0              6464   1571  FALL       1
I__745/O                                    LocalMux                     455              6919   1571  FALL       1
I__746/I                                    InMux                          0              6919   1571  FALL       1
I__746/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i11_LC_17_16_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i11_LC_17_16_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__741/I                                    InMux                          0              7601   2253  FALL       1
I__741/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i12_LC_17_16_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i12_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i10_LC_17_16_2/lcout
Path End         : blink_counter_290__i11_LC_17_16_3/in3
Capture Clock    : blink_counter_290__i11_LC_17_16_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i10_LC_17_16_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__748/I                                    LocalMux                       0              6464   1571  FALL       1
I__748/O                                    LocalMux                     455              6919   1571  FALL       1
I__749/I                                    InMux                          0              6919   1571  FALL       1
I__749/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i10_LC_17_16_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i10_LC_17_16_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__744/I                                    InMux                          0              7601   2253  FALL       1
I__744/O                                    InMux                        320              7922   2253  FALL       1
blink_counter_290__i11_LC_17_16_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i11_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i9_LC_17_16_1/lcout
Path End         : blink_counter_290__i10_LC_17_16_2/in3
Capture Clock    : blink_counter_290__i10_LC_17_16_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i9_LC_17_16_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__751/I                                   LocalMux                       0              6464   1571  FALL       1
I__751/O                                   LocalMux                     455              6919   1571  FALL       1
I__752/I                                   InMux                          0              6919   1571  FALL       1
I__752/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i9_LC_17_16_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i9_LC_17_16_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__747/I                                   InMux                          0              7601   2253  FALL       1
I__747/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i10_LC_17_16_2/in3      LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i10_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i8_LC_17_16_0/lcout
Path End         : blink_counter_290__i9_LC_17_16_1/in3
Capture Clock    : blink_counter_290__i9_LC_17_16_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i8_LC_17_16_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__706/I                                   LocalMux                       0              6464   1571  FALL       1
I__706/O                                   LocalMux                     455              6919   1571  FALL       1
I__707/I                                   InMux                          0              6919   1571  FALL       1
I__707/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i8_LC_17_16_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i8_LC_17_16_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__750/I                                   InMux                          0              7601   2253  FALL       1
I__750/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i9_LC_17_16_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i9_LC_17_16_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i6_LC_17_15_6/lcout
Path End         : blink_counter_290__i7_LC_17_15_7/in3
Capture Clock    : blink_counter_290__i7_LC_17_15_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i6_LC_17_15_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__712/I                                   LocalMux                       0              6464   1571  FALL       1
I__712/O                                   LocalMux                     455              6919   1571  FALL       1
I__713/I                                   InMux                          0              6919   1571  FALL       1
I__713/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i6_LC_17_15_6/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i6_LC_17_15_6/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__708/I                                   InMux                          0              7601   2253  FALL       1
I__708/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i7_LC_17_15_7/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i5_LC_17_15_5/lcout
Path End         : blink_counter_290__i6_LC_17_15_6/in3
Capture Clock    : blink_counter_290__i6_LC_17_15_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i5_LC_17_15_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__715/I                                   LocalMux                       0              6464   1571  FALL       1
I__715/O                                   LocalMux                     455              6919   1571  FALL       1
I__716/I                                   InMux                          0              6919   1571  FALL       1
I__716/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i5_LC_17_15_5/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i5_LC_17_15_5/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__711/I                                   InMux                          0              7601   2253  FALL       1
I__711/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i6_LC_17_15_6/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i6_LC_17_15_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i4_LC_17_15_4/lcout
Path End         : blink_counter_290__i5_LC_17_15_5/in3
Capture Clock    : blink_counter_290__i5_LC_17_15_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i4_LC_17_15_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__718/I                                   LocalMux                       0              6464   1571  FALL       1
I__718/O                                   LocalMux                     455              6919   1571  FALL       1
I__719/I                                   InMux                          0              6919   1571  FALL       1
I__719/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i4_LC_17_15_4/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i4_LC_17_15_4/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__714/I                                   InMux                          0              7601   2253  FALL       1
I__714/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i5_LC_17_15_5/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i5_LC_17_15_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i3_LC_17_15_3/lcout
Path End         : blink_counter_290__i4_LC_17_15_4/in3
Capture Clock    : blink_counter_290__i4_LC_17_15_4/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i3_LC_17_15_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__721/I                                   LocalMux                       0              6464   1571  FALL       1
I__721/O                                   LocalMux                     455              6919   1571  FALL       1
I__722/I                                   InMux                          0              6919   1571  FALL       1
I__722/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i3_LC_17_15_3/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i3_LC_17_15_3/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__717/I                                   InMux                          0              7601   2253  FALL       1
I__717/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i4_LC_17_15_4/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i4_LC_17_15_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i2_LC_17_15_2/lcout
Path End         : blink_counter_290__i3_LC_17_15_3/in3
Capture Clock    : blink_counter_290__i3_LC_17_15_3/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i2_LC_17_15_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__724/I                                   LocalMux                       0              6464   1571  FALL       1
I__724/O                                   LocalMux                     455              6919   1571  FALL       1
I__725/I                                   InMux                          0              6919   1571  FALL       1
I__725/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i2_LC_17_15_2/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i2_LC_17_15_2/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__720/I                                   InMux                          0              7601   2253  FALL       1
I__720/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i3_LC_17_15_3/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i3_LC_17_15_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i1_LC_17_15_1/lcout
Path End         : blink_counter_290__i2_LC_17_15_2/in3
Capture Clock    : blink_counter_290__i2_LC_17_15_2/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i1_LC_17_15_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__727/I                                   LocalMux                       0              6464   1571  FALL       1
I__727/O                                   LocalMux                     455              6919   1571  FALL       1
I__728/I                                   InMux                          0              6919   1571  FALL       1
I__728/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i1_LC_17_15_1/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i1_LC_17_15_1/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__723/I                                   InMux                          0              7601   2253  FALL       1
I__723/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i2_LC_17_15_2/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i2_LC_17_15_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i0_LC_17_15_0/lcout
Path End         : blink_counter_290__i1_LC_17_15_1/in3
Capture Clock    : blink_counter_290__i1_LC_17_15_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i0_LC_17_15_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i0_LC_17_15_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__693/I                                   LocalMux                       0              6464   1571  FALL       1
I__693/O                                   LocalMux                     455              6919   1571  FALL       1
I__694/I                                   InMux                          0              6919   1571  FALL       1
I__694/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i0_LC_17_15_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_290__i0_LC_17_15_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
I__726/I                                   InMux                          0              7601   2253  FALL       1
I__726/O                                   InMux                        320              7922   2253  FALL       1
blink_counter_290__i1_LC_17_15_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i1_LC_17_15_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout
Path End         : eeprom.eeprom_counter_291__i10_LC_24_21_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i10_LC_24_21_2/clk
Hold Constraint  : 0p
Path slack       : 2409p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1613
-----------------------------------   ---- 
End-of-path arrival time (ps)         8077
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i8_LC_24_21_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3626/I                                          LocalMux                       0              6464   1571  FALL       1
I__3626/O                                          LocalMux                     455              6919   1571  FALL       1
I__3630/I                                          InMux                          0              6919   1571  FALL       1
I__3630/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryin   LogicCell40_SEQ_MODE_1000      0              7601   2409  FALL       1
eeprom.eeprom_counter_291__i9_LC_24_21_1/carryout  LogicCell40_SEQ_MODE_1000    155              7756   2409  FALL       2
I__3598/I                                          InMux                          0              7756   2409  FALL       1
I__3598/O                                          InMux                        320              8077   2409  FALL       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/in3      LogicCell40_SEQ_MODE_1000      0              8077   2409  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i10_LC_24_21_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.eeprom_counter_291__i2_LC_24_20_2/in3
Capture Clock    : eeprom.eeprom_counter_291__i2_LC_24_20_2/clk
Hold Constraint  : 0p
Path slack       : 2409p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1613
-----------------------------------   ---- 
End-of-path arrival time (ps)         8077
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3534/I                                          LocalMux                       0              6464   1571  FALL       1
I__3534/O                                          LocalMux                     455              6919   1571  FALL       1
I__3538/I                                          InMux                          0              6919   1571  FALL       1
I__3538/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              7601   2409  FALL       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    155              7756   2409  FALL       2
I__3506/I                                          InMux                          0              7756   2409  FALL       1
I__3506/O                                          InMux                        320              8077   2409  FALL       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/in3       LogicCell40_SEQ_MODE_1000      0              8077   2409  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in3
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Hold Constraint  : 0p
Path slack       : 2418p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3391
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3391

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2522
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5809
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4169/I                                    Odrv4                          0              3287   1902  FALL       1
I__4169/O                                    Odrv4                        548              3835   1902  FALL       1
I__4173/I                                    LocalMux                       0              3835   1902  FALL       1
I__4173/O                                    LocalMux                     455              4290   1902  FALL       1
I__4178/I                                    InMux                          0              4290   1902  FALL       1
I__4178/O                                    InMux                        320              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in3    LogicCell40_SEQ_MODE_0000      0              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    424              5034   1902  FALL       4
I__4283/I                                    LocalMux                       0              5034   2419  FALL       1
I__4283/O                                    LocalMux                     455              5489   2419  FALL       1
I__4286/I                                    InMux                          0              5489   2419  FALL       1
I__4286/O                                    InMux                        320              5809   2419  FALL       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in3     LogicCell40_SEQ_MODE_1000      0              5809   2419  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in2
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 2450p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3070
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6357
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287   1240  FALL       6
I__4246/I                                      Odrv4                          0              3287   1240  FALL       1
I__4246/O                                      Odrv4                        548              3835   1240  FALL       1
I__4251/I                                      LocalMux                       0              3835   1240  FALL       1
I__4251/O                                      LocalMux                     455              4290   1240  FALL       1
I__4252/I                                      InMux                          0              4290   2450  FALL       1
I__4252/O                                      InMux                        320              4610   2450  FALL       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/in3    LogicCell40_SEQ_MODE_0000      0              4610   2450  FALL       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/lcout  LogicCell40_SEQ_MODE_0000    424              5034   2450  FALL       2
I__4292/I                                      Odrv4                          0              5034   2450  FALL       1
I__4292/O                                      Odrv4                        548              5582   2450  FALL       1
I__4293/I                                      LocalMux                       0              5582   2450  FALL       1
I__4293/O                                      LocalMux                     455              6037   2450  FALL       1
I__4295/I                                      InMux                          0              6037   2450  FALL       1
I__4295/O                                      InMux                        320              6357   2450  FALL       1
I__4297/I                                      CascadeMux                     0              6357   2450  FALL       1
I__4297/O                                      CascadeMux                     0              6357   2450  FALL       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in2       LogicCell40_SEQ_MODE_1000      0              6357   2450  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i1_LC_26_21_1/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in2
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Hold Constraint  : 0p
Path slack       : 2450p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3070
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6357
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i1_LC_26_21_1/lcout         LogicCell40_SEQ_MODE_1001    796              3287   1240  FALL       6
I__4246/I                                      Odrv4                          0              3287   1240  FALL       1
I__4246/O                                      Odrv4                        548              3835   1240  FALL       1
I__4251/I                                      LocalMux                       0              3835   1240  FALL       1
I__4251/O                                      LocalMux                     455              4290   1240  FALL       1
I__4252/I                                      InMux                          0              4290   2450  FALL       1
I__4252/O                                      InMux                        320              4610   2450  FALL       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/in3    LogicCell40_SEQ_MODE_0000      0              4610   2450  FALL       1
eeprom.i2c.equal_36_i4_2_lut_LC_28_21_1/lcout  LogicCell40_SEQ_MODE_0000    424              5034   2450  FALL       2
I__4292/I                                      Odrv4                          0              5034   2450  FALL       1
I__4292/O                                      Odrv4                        548              5582   2450  FALL       1
I__4294/I                                      LocalMux                       0              5582   2450  FALL       1
I__4294/O                                      LocalMux                     455              6037   2450  FALL       1
I__4296/I                                      InMux                          0              6037   2450  FALL       1
I__4296/O                                      InMux                        320              6357   2450  FALL       1
I__4298/I                                      CascadeMux                     0              6357   2450  FALL       1
I__4298/O                                      CascadeMux                     0              6357   2450  FALL       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in2       LogicCell40_SEQ_MODE_1000      0              6357   2450  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in0
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 2481p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2656
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6388
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4474/I                              LocalMux                       0              3732   2481  FALL       1
I__4474/O                              LocalMux                     455              4186   2481  FALL       1
I__4489/I                              InMux                          0              4186   2481  FALL       1
I__4489/O                              InMux                        320              4507   2481  FALL       1
i3385_2_lut_3_lut_LC_27_22_0/in1       LogicCell40_SEQ_MODE_0000      0              4507   2481  FALL       1
i3385_2_lut_3_lut_LC_27_22_0/lcout     LogicCell40_SEQ_MODE_0000    558              5065   2481  FALL       4
I__4272/I                              Odrv4                          0              5065   2481  FALL       1
I__4272/O                              Odrv4                        548              5613   2481  FALL       1
I__4275/I                              LocalMux                       0              5613   2481  FALL       1
I__4275/O                              LocalMux                     455              6068   2481  FALL       1
I__4277/I                              InMux                          0              6068   2481  FALL       1
I__4277/O                              InMux                        320              6388   2481  FALL       1
eeprom.i2c.state__i1_LC_28_21_3/in0    LogicCell40_SEQ_MODE_1000      0              6388   2481  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.saved_addr__i1_LC_27_19_5/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in3
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 2481p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        1974
+ Clock To Q                                                      796
+ Data Path Delay                                                3618
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6388
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.saved_addr__i1_LC_27_19_5/lcout  LogicCell40_SEQ_MODE_1000    796              2770   1571  FALL       3
I__4349/I                                   Odrv4                          0              2770   2481  FALL       1
I__4349/O                                   Odrv4                        548              3318   2481  FALL       1
I__4352/I                                   Span4Mux_h                     0              3318   2481  FALL       1
I__4352/O                                   Span4Mux_h                   465              3783   2481  FALL       1
I__4354/I                                   LocalMux                       0              3783   2481  FALL       1
I__4354/O                                   LocalMux                     455              4238   2481  FALL       1
I__4355/I                                   InMux                          0              4238   2481  FALL       1
I__4355/O                                   InMux                        320              4559   2481  FALL       1
i3875_3_lut_4_lut_LC_29_21_2/in0            LogicCell40_SEQ_MODE_0000      0              4559   2481  FALL       1
i3875_3_lut_4_lut_LC_29_21_2/ltout          LogicCell40_SEQ_MODE_0000    538              5096   2481  RISE       1
I__4326/I                                   CascadeMux                     0              5096   2481  RISE       1
I__4326/O                                   CascadeMux                     0              5096   2481  RISE       1
i1_4_lut_adj_47_LC_29_21_3/in2              LogicCell40_SEQ_MODE_0000      0              5096   2481  RISE       1
i1_4_lut_adj_47_LC_29_21_3/lcout            LogicCell40_SEQ_MODE_0000    517              5613   2481  FALL       1
I__4257/I                                   LocalMux                       0              5613   2481  FALL       1
I__4257/O                                   LocalMux                     455              6068   2481  FALL       1
I__4258/I                                   InMux                          0              6068   2481  FALL       1
I__4258/O                                   InMux                        320              6388   2481  FALL       1
eeprom.i2c.state__i2_LC_29_21_6/in3         LogicCell40_SEQ_MODE_1000      0              6388   2481  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i23_LC_24_22_7/lcout
Path End         : eeprom.eeprom_counter_291__i24_LC_24_23_0/in3
Capture Clock    : eeprom.eeprom_counter_291__i24_LC_24_23_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i23_LC_24_22_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3649/I                                           LocalMux                       0              6464   1571  FALL       1
I__3649/O                                           LocalMux                     455              6919   1571  FALL       1
I__3652/I                                           InMux                          0              6919   1571  FALL       1
I__3652/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
eeprom.eeprom_counter_291__i23_LC_24_22_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_24_23_0_/carryinitin                     ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_24_23_0_/carryinitout                    ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__3842/I                                           InMux                          0              7860   2512  FALL       1
I__3842/O                                           InMux                        320              8180   2512  FALL       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i24_LC_24_23_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i15_LC_24_21_7/lcout
Path End         : eeprom.eeprom_counter_291__i16_LC_24_22_0/in3
Capture Clock    : eeprom.eeprom_counter_291__i16_LC_24_22_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3879/I                                      ClkMux                         0              5213  RISE       1
I__3879/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i15_LC_24_21_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__3553/I                                           LocalMux                       0              6464   1571  FALL       1
I__3553/O                                           LocalMux                     455              6919   1571  FALL       1
I__3556/I                                           InMux                          0              6919   1571  FALL       1
I__3556/O                                           InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
eeprom.eeprom_counter_291__i15_LC_24_21_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_24_22_0_/carryinitin                     ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_24_22_0_/carryinitout                    ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__3713/I                                           InMux                          0              7860   2512  FALL       1
I__3713/O                                           InMux                        320              8180   2512  FALL       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3881/I                                      ClkMux                         0              5213  RISE       1
I__3881/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i16_LC_24_22_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i7_LC_24_20_7/lcout
Path End         : eeprom.eeprom_counter_291__i8_LC_24_21_0/in3
Capture Clock    : eeprom.eeprom_counter_291__i8_LC_24_21_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i7_LC_24_20_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3639/I                                          LocalMux                       0              6464   1571  FALL       1
I__3639/O                                          LocalMux                     455              6919   1571  FALL       1
I__3643/I                                          InMux                          0              6919   1571  FALL       1
I__3643/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
eeprom.eeprom_counter_291__i7_LC_24_20_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_24_21_0_/carryinitin                    ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_24_21_0_/carryinitout                   ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__3622/I                                          InMux                          0              7860   2512  FALL       1
I__3622/O                                          InMux                        320              8180   2512  FALL       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3879/I                                     ClkMux                         0              5213  RISE       1
I__3879/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i8_LC_24_21_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i23_LC_17_17_7/lcout
Path End         : blink_counter_290__i24_LC_17_18_0/in3
Capture Clock    : blink_counter_290__i24_LC_17_18_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i23_LC_17_17_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i23_LC_17_17_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__765/I                                    LocalMux                       0              6464   1571  FALL       1
I__765/O                                    LocalMux                     455              6919   1571  FALL       1
I__767/I                                    InMux                          0              6919   1571  FALL       1
I__767/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i23_LC_17_17_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_290__i23_LC_17_17_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_17_18_0_/carryinitin             ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_17_18_0_/carryinitout            ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__758/I                                    InMux                          0              7860   2512  FALL       1
I__758/O                                    InMux                        320              8180   2512  FALL       1
blink_counter_290__i24_LC_17_18_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i24_LC_17_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i15_LC_17_16_7/lcout
Path End         : blink_counter_290__i16_LC_17_17_0/in3
Capture Clock    : blink_counter_290__i16_LC_17_17_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3872/I                              ClkMux                         0              5213  RISE       1
I__3872/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i15_LC_17_16_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i15_LC_17_16_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__733/I                                    LocalMux                       0              6464   1571  FALL       1
I__733/O                                    LocalMux                     455              6919   1571  FALL       1
I__734/I                                    InMux                          0              6919   1571  FALL       1
I__734/O                                    InMux                        320              7239   1571  FALL       1
blink_counter_290__i15_LC_17_16_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_290__i15_LC_17_16_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_17_17_0_/carryinitin             ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_17_17_0_/carryinitout            ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__729/I                                    InMux                          0              7860   2512  FALL       1
I__729/O                                    InMux                        320              8180   2512  FALL       1
blink_counter_290__i16_LC_17_17_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3871/I                              ClkMux                         0              5213  RISE       1
I__3871/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i16_LC_17_17_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i7_LC_17_15_7/lcout
Path End         : blink_counter_290__i8_LC_17_16_0/in3
Capture Clock    : blink_counter_290__i8_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3874/I                             ClkMux                         0              5213  RISE       1
I__3874/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i7_LC_17_15_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i7_LC_17_15_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__709/I                                   LocalMux                       0              6464   1571  FALL       1
I__709/O                                   LocalMux                     455              6919   1571  FALL       1
I__710/I                                   InMux                          0              6919   1571  FALL       1
I__710/O                                   InMux                        320              7239   1571  FALL       1
blink_counter_290__i7_LC_17_15_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_290__i7_LC_17_15_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_17_16_0_/carryinitin            ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_17_16_0_/carryinitout           ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__705/I                                   InMux                          0              7860   2512  FALL       1
I__705/O                                   InMux                        320              8180   2512  FALL       1
blink_counter_290__i8_LC_17_16_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                   TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                    IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                              Odrv4                          0              1420  RISE       1
I__686/O                              Odrv4                        517              1936  RISE       1
I__687/I                              IoSpan4Mux                     0              1936  RISE       1
I__687/O                              IoSpan4Mux                   424              2360  RISE       1
I__688/I                              IoSpan4Mux                     0              2360  RISE       1
I__688/O                              IoSpan4Mux                   424              2784  RISE       1
I__689/I                              IoSpan4Mux                     0              2784  RISE       1
I__689/O                              IoSpan4Mux                   424              3208  RISE       1
I__690/I                              LocalMux                       0              3208  RISE       1
I__690/O                              LocalMux                     486              3694  RISE       1
I__691/I                              IoInMux                        0              3694  RISE       1
I__691/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT         ICE_GB                       910              4986  RISE      64
I__3869/I                             gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                             gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                             GlobalMux                      0              4986  RISE       1
I__3870/O                             GlobalMux                    227              5213  RISE       1
I__3872/I                             ClkMux                         0              5213  RISE       1
I__3872/O                             ClkMux                       455              5668  RISE       1
blink_counter_290__i8_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout
Path End         : eeprom.eeprom_counter_291__i3_LC_24_20_3/in3
Capture Clock    : eeprom.eeprom_counter_291__i3_LC_24_20_3/clk
Hold Constraint  : 0p
Path slack       : 2564p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1768
-----------------------------------   ---- 
End-of-path arrival time (ps)         8232
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i0_LC_24_20_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       4
I__3534/I                                          LocalMux                       0              6464   1571  FALL       1
I__3534/O                                          LocalMux                     455              6919   1571  FALL       1
I__3538/I                                          InMux                          0              6919   1571  FALL       1
I__3538/O                                          InMux                        320              7239   1571  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
eeprom.eeprom_counter_291__i0_LC_24_20_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       2
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryin   LogicCell40_SEQ_MODE_1000      0              7601   2409  FALL       1
eeprom.eeprom_counter_291__i1_LC_24_20_1/carryout  LogicCell40_SEQ_MODE_1000    155              7756   2409  FALL       2
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryin   LogicCell40_SEQ_MODE_1000      0              7756   2564  FALL       1
eeprom.eeprom_counter_291__i2_LC_24_20_2/carryout  LogicCell40_SEQ_MODE_1000    155              7911   2564  FALL       2
I__3493/I                                          InMux                          0              7911   2564  FALL       1
I__3493/O                                          InMux                        320              8232   2564  FALL       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/in3       LogicCell40_SEQ_MODE_1000      0              8232   2564  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                           TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                      Odrv4                          0              1420  RISE       1
I__686/O                                      Odrv4                        517              1936  RISE       1
I__687/I                                      IoSpan4Mux                     0              1936  RISE       1
I__687/O                                      IoSpan4Mux                   424              2360  RISE       1
I__688/I                                      IoSpan4Mux                     0              2360  RISE       1
I__688/O                                      IoSpan4Mux                   424              2784  RISE       1
I__689/I                                      IoSpan4Mux                     0              2784  RISE       1
I__689/O                                      IoSpan4Mux                   424              3208  RISE       1
I__690/I                                      LocalMux                       0              3208  RISE       1
I__690/O                                      LocalMux                     486              3694  RISE       1
I__691/I                                      IoInMux                        0              3694  RISE       1
I__691/O                                      IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              4986  RISE      64
I__3869/I                                     gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                     gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                     GlobalMux                      0              4986  RISE       1
I__3870/O                                     GlobalMux                    227              5213  RISE       1
I__3878/I                                     ClkMux                         0              5213  RISE       1
I__3878/O                                     ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i3_LC_24_20_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i7_LC_26_21_7/lcout
Path End         : eeprom.i2c.state__i1_LC_28_21_3/in1
Capture Clock    : eeprom.i2c.state__i1_LC_28_21_3/clk
Hold Constraint  : 0p
Path slack       : 2647p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3267
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6554
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i7_LC_26_21_7/lcout  LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4134/I                               LocalMux                       0              3287   2471  FALL       1
I__4134/O                               LocalMux                     455              3742   2471  FALL       1
I__4136/I                               InMux                          0              3742   2471  FALL       1
I__4136/O                               InMux                        320              4062   2471  FALL       1
I__4138/I                               CascadeMux                     0              4062   2471  FALL       1
I__4138/O                               CascadeMux                     0              4062   2471  FALL       1
eeprom.i2c.i6_4_lut_LC_27_21_0/in2      LogicCell40_SEQ_MODE_0000      0              4062   2471  FALL       1
eeprom.i2c.i6_4_lut_LC_27_21_0/lcout    LogicCell40_SEQ_MODE_0000    517              4579   2471  FALL       4
I__4262/I                               LocalMux                       0              4579   2646  FALL       1
I__4262/O                               LocalMux                     455              5034   2646  FALL       1
I__4265/I                               InMux                          0              5034   2646  FALL       1
I__4265/O                               InMux                        320              5355   2646  FALL       1
i3880_4_lut_4_lut_LC_27_22_4/in3        LogicCell40_SEQ_MODE_0000      0              5355   2646  FALL       1
i3880_4_lut_4_lut_LC_27_22_4/lcout      LogicCell40_SEQ_MODE_0000    424              5778   2646  FALL       1
I__4255/I                               LocalMux                       0              5778   2646  FALL       1
I__4255/O                               LocalMux                     455              6233   2646  FALL       1
I__4256/I                               InMux                          0              6233   2646  FALL       1
I__4256/O                               InMux                        320              6554   2646  FALL       1
eeprom.i2c.state__i1_LC_28_21_3/in1     LogicCell40_SEQ_MODE_1000      0              6554   2646  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i7_LC_26_21_7/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in1
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Hold Constraint  : 0p
Path slack       : 2647p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3267
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6554
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i7_LC_26_21_7/lcout      LogicCell40_SEQ_MODE_1000    796              3287   1571  FALL       2
I__4134/I                                   LocalMux                       0              3287   2471  FALL       1
I__4134/O                                   LocalMux                     455              3742   2471  FALL       1
I__4136/I                                   InMux                          0              3742   2471  FALL       1
I__4136/O                                   InMux                        320              4062   2471  FALL       1
I__4138/I                                   CascadeMux                     0              4062   2471  FALL       1
I__4138/O                                   CascadeMux                     0              4062   2471  FALL       1
eeprom.i2c.i6_4_lut_LC_27_21_0/in2          LogicCell40_SEQ_MODE_0000      0              4062   2471  FALL       1
eeprom.i2c.i6_4_lut_LC_27_21_0/lcout        LogicCell40_SEQ_MODE_0000    517              4579   2471  FALL       4
I__4264/I                                   LocalMux                       0              4579   2646  FALL       1
I__4264/O                                   LocalMux                     455              5034   2646  FALL       1
I__4267/I                                   InMux                          0              5034   2646  FALL       1
I__4267/O                                   InMux                        320              5355   2646  FALL       1
eeprom.i2c.i1_2_lut_adj_8_LC_28_22_4/in3    LogicCell40_SEQ_MODE_0000      0              5355   2646  FALL       1
eeprom.i2c.i1_2_lut_adj_8_LC_28_22_4/lcout  LogicCell40_SEQ_MODE_0000    424              5778   2646  FALL       1
I__4202/I                                   LocalMux                       0              5778   2646  FALL       1
I__4202/O                                   LocalMux                     455              6233   2646  FALL       1
I__4203/I                                   InMux                          0              6233   2646  FALL       1
I__4203/O                                   InMux                        320              6554   2646  FALL       1
eeprom.i2c.state__i4_LC_28_22_2/in1         LogicCell40_SEQ_MODE_1000      0              6554   2646  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.i2c_clk_118_LC_23_19_1/in3
Capture Clock    : eeprom.i2c.i2c_clk_118_LC_23_19_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1974
-----------------------------------   ---- 
End-of-path arrival time (ps)         8438
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3423/I                                         LocalMux                       0              6464   2770  FALL       1
I__3423/O                                         LocalMux                     455              6919   2770  FALL       1
I__3425/I                                         InMux                          0              6919   2770  FALL       1
I__3425/O                                         InMux                        320              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in3                LogicCell40_SEQ_MODE_0000      0              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    424              7663   2770  FALL       5
I__3883/I                                         LocalMux                       0              7663   2770  FALL       1
I__3883/O                                         LocalMux                     455              8118   2770  FALL       1
I__3886/I                                         InMux                          0              8118   2770  FALL       1
I__3886/O                                         InMux                        320              8438   2770  FALL       1
eeprom.i2c.i2c_clk_118_LC_23_19_1/in3             LogicCell40_SEQ_MODE_1000      0              8438   2770  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3875/I                              ClkMux                         0              5213  RISE       1
I__3875/O                              ClkMux                       455              5668  RISE       1
eeprom.i2c.i2c_clk_118_LC_23_19_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.state__i2_LC_29_21_6/in1
Capture Clock    : eeprom.i2c.state__i2_LC_29_21_6/clk
Hold Constraint  : 0p
Path slack       : 2864p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                2068
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6771
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      23
I__4570/I                              LocalMux                       0              4703   1964  FALL       1
I__4570/O                              LocalMux                     455              5158   1964  FALL       1
I__4583/I                              InMux                          0              5158   2863  FALL       1
I__4583/O                              InMux                        320              5479   2863  FALL       1
I__4599/I                              CascadeMux                     0              5479   2863  FALL       1
I__4599/O                              CascadeMux                     0              5479   2863  FALL       1
i3882_3_lut_LC_29_21_0/in2             LogicCell40_SEQ_MODE_0000      0              5479   2863  FALL       1
i3882_3_lut_LC_29_21_0/lcout           LogicCell40_SEQ_MODE_0000    517              5995   2863  FALL       1
I__4260/I                              LocalMux                       0              5995   2863  FALL       1
I__4260/O                              LocalMux                     455              6450   2863  FALL       1
I__4261/I                              InMux                          0              6450   2863  FALL       1
I__4261/O                              InMux                        320              6771   2863  FALL       1
eeprom.i2c.state__i2_LC_29_21_6/in1    LogicCell40_SEQ_MODE_1000      0              6771   2863  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in1
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2936
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2936

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2108
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5840
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4474/I                              LocalMux                       0              3732   2481  FALL       1
I__4474/O                              LocalMux                     455              4186   2481  FALL       1
I__4489/I                              InMux                          0              4186   2481  FALL       1
I__4489/O                              InMux                        320              4507   2481  FALL       1
i3385_2_lut_3_lut_LC_27_22_0/in1       LogicCell40_SEQ_MODE_0000      0              4507   2481  FALL       1
i3385_2_lut_3_lut_LC_27_22_0/lcout     LogicCell40_SEQ_MODE_0000    558              5065   2481  FALL       4
I__4271/I                              LocalMux                       0              5065   2905  FALL       1
I__4271/O                              LocalMux                     455              5520   2905  FALL       1
I__4274/I                              InMux                          0              5520   2905  FALL       1
I__4274/O                              InMux                        320              5840   2905  FALL       1
eeprom.i2c.state__i3_LC_27_21_5/in1    LogicCell40_SEQ_MODE_1000      0              5840   2905  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in2
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3535
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6822
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4169/I                                    Odrv4                          0              3287   1902  FALL       1
I__4169/O                                    Odrv4                        548              3835   1902  FALL       1
I__4173/I                                    LocalMux                       0              3835   1902  FALL       1
I__4173/O                                    LocalMux                     455              4290   1902  FALL       1
I__4178/I                                    InMux                          0              4290   1902  FALL       1
I__4178/O                                    InMux                        320              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in3    LogicCell40_SEQ_MODE_0000      0              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    424              5034   1902  FALL       4
I__4282/I                                    Odrv4                          0              5034   2915  FALL       1
I__4282/O                                    Odrv4                        548              5582   2915  FALL       1
I__4285/I                                    Span4Mux_h                     0              5582   2915  FALL       1
I__4285/O                                    Span4Mux_h                   465              6047   2915  FALL       1
I__4288/I                                    LocalMux                       0              6047   2915  FALL       1
I__4288/O                                    LocalMux                     455              6502   2915  FALL       1
I__4289/I                                    InMux                          0              6502   2915  FALL       1
I__4289/O                                    InMux                        320              6822   2915  FALL       1
I__4291/I                                    CascadeMux                     0              6822   2915  FALL       1
I__4291/O                                    CascadeMux                     0              6822   2915  FALL       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in2     LogicCell40_SEQ_MODE_1000      0              6822   2915  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in3
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                3535
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6822
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4169/I                                    Odrv4                          0              3287   1902  FALL       1
I__4169/O                                    Odrv4                        548              3835   1902  FALL       1
I__4173/I                                    LocalMux                       0              3835   1902  FALL       1
I__4173/O                                    LocalMux                     455              4290   1902  FALL       1
I__4178/I                                    InMux                          0              4290   1902  FALL       1
I__4178/O                                    InMux                        320              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/in3    LogicCell40_SEQ_MODE_0000      0              4610   1902  FALL       1
eeprom.i2c.i1_2_lut_adj_11_LC_27_20_0/lcout  LogicCell40_SEQ_MODE_0000    424              5034   1902  FALL       4
I__4282/I                                    Odrv4                          0              5034   2915  FALL       1
I__4282/O                                    Odrv4                        548              5582   2915  FALL       1
I__4285/I                                    Span4Mux_h                     0              5582   2915  FALL       1
I__4285/O                                    Span4Mux_h                   465              6047   2915  FALL       1
I__4288/I                                    LocalMux                       0              6047   2915  FALL       1
I__4288/O                                    LocalMux                     455              6502   2915  FALL       1
I__4290/I                                    InMux                          0              6502   2915  FALL       1
I__4290/O                                    InMux                        320              6822   2915  FALL       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in3     LogicCell40_SEQ_MODE_1000      0              6822   2915  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.enable_13_LC_23_20_6/lcout
Path End         : eeprom.i2c.enable_slow_117_LC_26_19_0/sr
Capture Clock    : eeprom.i2c.enable_slow_117_LC_26_19_0/clk
Hold Constraint  : 0p
Path slack       : 3082p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1995
-----------------------------------   ---- 
End-of-path arrival time (ps)         8459
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.enable_13_LC_23_20_6/lcout         LogicCell40_SEQ_MODE_1000    796              6464   3082  FALL       2
I__3860/I                                 Odrv4                          0              6464   3082  FALL       1
I__3860/O                                 Odrv4                        548              7012   3082  FALL       1
I__3862/I                                 Span4Mux_h                     0              7012   3082  FALL       1
I__3862/O                                 Span4Mux_h                   465              7477   3082  FALL       1
I__3863/I                                 LocalMux                       0              7477   3082  FALL       1
I__3863/O                                 LocalMux                     455              7932   3082  FALL       1
I__3864/I                                 SRMux                          0              7932   3082  FALL       1
I__3864/O                                 SRMux                        527              8459   3082  FALL       1
eeprom.i2c.enable_slow_117_LC_26_19_0/sr  LogicCell40_SEQ_MODE_1001      0              8459   3082  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                   Odrv4                          0              1420  RISE       1
I__686/O                                   Odrv4                        517              1936  RISE       1
I__687/I                                   IoSpan4Mux                     0              1936  RISE       1
I__687/O                                   IoSpan4Mux                   424              2360  RISE       1
I__688/I                                   IoSpan4Mux                     0              2360  RISE       1
I__688/O                                   IoSpan4Mux                   424              2784  RISE       1
I__689/I                                   IoSpan4Mux                     0              2784  RISE       1
I__689/O                                   IoSpan4Mux                   424              3208  RISE       1
I__690/I                                   LocalMux                       0              3208  RISE       1
I__690/O                                   LocalMux                     486              3694  RISE       1
I__691/I                                   IoInMux                        0              3694  RISE       1
I__691/O                                   IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              4986  RISE      64
I__3869/I                                  gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                  gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                  GlobalMux                      0              4986  RISE       1
I__3870/O                                  GlobalMux                    227              5213  RISE       1
I__3880/I                                  ClkMux                         0              5213  RISE       1
I__3880/O                                  ClkMux                       455              5668  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter_i0_LC_26_22_3/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in1
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Hold Constraint  : 0p
Path slack       : 3153p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2243
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2243

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2491
+ Clock To Q                                                      796
+ Data Path Delay                                                2109
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5396
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter_i0_LC_26_22_3/lcout       LogicCell40_SEQ_MODE_1001    796              3287   1571  FALL       5
I__4171/I                                    LocalMux                       0              3287   2036  FALL       1
I__4171/O                                    LocalMux                     455              3742   2036  FALL       1
I__4175/I                                    InMux                          0              3742   2036  FALL       1
I__4175/O                                    InMux                        320              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/in1    LogicCell40_SEQ_MODE_0000      0              4062   2036  FALL       1
eeprom.i2c.i1_2_lut_adj_12_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_0000    558              4621   2036  FALL       4
I__4217/I                                    LocalMux                       0              4621   3153  FALL       1
I__4217/O                                    LocalMux                     455              5075   3153  FALL       1
I__4219/I                                    InMux                          0              5075   3153  FALL       1
I__4219/O                                    InMux                        320              5396   3153  FALL       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in1     LogicCell40_SEQ_MODE_1000      0              5396   3153  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.enable_slow_117_LC_26_19_0/in3
Capture Clock    : eeprom.i2c.enable_slow_117_LC_26_19_0/clk
Hold Constraint  : 0p
Path slack       : 3318p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2522
-----------------------------------   ---- 
End-of-path arrival time (ps)         8986
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3423/I                                         LocalMux                       0              6464   2770  FALL       1
I__3423/O                                         LocalMux                     455              6919   2770  FALL       1
I__3425/I                                         InMux                          0              6919   2770  FALL       1
I__3425/O                                         InMux                        320              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in3                LogicCell40_SEQ_MODE_0000      0              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    424              7663   2770  FALL       5
I__3884/I                                         Odrv4                          0              7663   3318  FALL       1
I__3884/O                                         Odrv4                        548              8211   3318  FALL       1
I__3887/I                                         LocalMux                       0              8211   3318  FALL       1
I__3887/O                                         LocalMux                     455              8666   3318  FALL       1
I__3889/I                                         InMux                          0              8666   3318  FALL       1
I__3889/O                                         InMux                        320              8986   3318  FALL       1
eeprom.i2c.enable_slow_117_LC_26_19_0/in3         LogicCell40_SEQ_MODE_1001      0              8986   3318  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                   Odrv4                          0              1420  RISE       1
I__686/O                                   Odrv4                        517              1936  RISE       1
I__687/I                                   IoSpan4Mux                     0              1936  RISE       1
I__687/O                                   IoSpan4Mux                   424              2360  RISE       1
I__688/I                                   IoSpan4Mux                     0              2360  RISE       1
I__688/O                                   IoSpan4Mux                   424              2784  RISE       1
I__689/I                                   IoSpan4Mux                     0              2784  RISE       1
I__689/O                                   IoSpan4Mux                   424              3208  RISE       1
I__690/I                                   LocalMux                       0              3208  RISE       1
I__690/O                                   LocalMux                     486              3694  RISE       1
I__691/I                                   IoInMux                        0              3694  RISE       1
I__691/O                                   IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              4986  RISE      64
I__3869/I                                  gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                  gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                  GlobalMux                      0              4986  RISE       1
I__3870/O                                  GlobalMux                    227              5213  RISE       1
I__3880/I                                  ClkMux                         0              5213  RISE       1
I__3880/O                                  ClkMux                       455              5668  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in2
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Hold Constraint  : 0p
Path slack       : 3339p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2936
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2936

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1572
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6275
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      20
I__4436/I                              Odrv12                         0              4703   3339  FALL       1
I__4436/O                              Odrv12                       796              5499   3339  FALL       1
I__4452/I                              LocalMux                       0              5499   3339  FALL       1
I__4452/O                              LocalMux                     455              5954   3339  FALL       1
I__4462/I                              InMux                          0              5954   3339  FALL       1
I__4462/O                              InMux                        320              6275   3339  FALL       1
I__4467/I                              CascadeMux                     0              6275   3339  FALL       1
I__4467/O                              CascadeMux                     0              6275   3339  FALL       1
eeprom.i2c.state__i3_LC_27_21_5/in2    LogicCell40_SEQ_MODE_1000      0              6275   3339  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i4_LC_28_22_2/in0
Capture Clock    : eeprom.i2c.state__i4_LC_28_22_2/clk
Hold Constraint  : 0p
Path slack       : 3360p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        3907
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    3907

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3535
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7267
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4471/I                              Odrv4                          0              3732   3359  FALL       1
I__4471/O                              Odrv4                        548              4279   3359  FALL       1
I__4483/I                              Span4Mux_h                     0              4279   3359  FALL       1
I__4483/O                              Span4Mux_h                   465              4745   3359  FALL       1
I__4499/I                              LocalMux                       0              4745   3359  FALL       1
I__4499/O                              LocalMux                     455              5199   3359  FALL       1
I__4508/I                              InMux                          0              5199   3359  FALL       1
I__4508/O                              InMux                        320              5520   3359  FALL       1
i1_2_lut_LC_28_19_6/in3                LogicCell40_SEQ_MODE_0000      0              5520   3359  FALL       1
i1_2_lut_LC_28_19_6/lcout              LogicCell40_SEQ_MODE_0000    424              5944   3359  FALL       4
I__4207/I                              Odrv4                          0              5944   3359  FALL       1
I__4207/O                              Odrv4                        548              6492   3359  FALL       1
I__4211/I                              LocalMux                       0              6492   3359  FALL       1
I__4211/O                              LocalMux                     455              6946   3359  FALL       1
I__4213/I                              InMux                          0              6946   3359  FALL       1
I__4213/O                              InMux                        320              7267   3359  FALL       1
eeprom.i2c.state__i4_LC_28_22_2/in0    LogicCell40_SEQ_MODE_1000      0              7267   3359  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.state__i3_LC_27_21_5/in0
Capture Clock    : eeprom.i2c.state__i3_LC_27_21_5/clk
Hold Constraint  : 0p
Path slack       : 3463p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2936
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2936

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2667
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6399
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4474/I                              LocalMux                       0              3732   2481  FALL       1
I__4474/O                              LocalMux                     455              4186   2481  FALL       1
I__4490/I                              InMux                          0              4186   3463  FALL       1
I__4490/O                              InMux                        320              4507   3463  FALL       1
i21_4_lut_LC_27_22_1/in0               LogicCell40_SEQ_MODE_0000      0              4507   3463  FALL       1
i21_4_lut_LC_27_22_1/lcout             LogicCell40_SEQ_MODE_0000    569              5075   3463  FALL       1
I__4163/I                              Odrv4                          0              5075   3463  FALL       1
I__4163/O                              Odrv4                        548              5623   3463  FALL       1
I__4164/I                              LocalMux                       0              5623   3463  FALL       1
I__4164/O                              LocalMux                     455              6078   3463  FALL       1
I__4165/I                              InMux                          0              6078   3463  FALL       1
I__4165/O                              InMux                        320              6399   3463  FALL       1
eeprom.i2c.state__i3_LC_27_21_5/in0    LogicCell40_SEQ_MODE_1000      0              6399   3463  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/sr
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i7_LC_26_21_7/sr         LogicCell40_SEQ_MODE_1000      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/sr
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i6_LC_26_21_6/sr         LogicCell40_SEQ_MODE_1000      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/sr
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i5_LC_26_21_5/sr         LogicCell40_SEQ_MODE_1000      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/sr
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/sr         LogicCell40_SEQ_MODE_1000      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/sr
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i3_LC_26_21_3/sr         LogicCell40_SEQ_MODE_1000      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/sr
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/sr         LogicCell40_SEQ_MODE_1001      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/sr
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4121/I                                   LocalMux                       0              5075   3857  FALL       1
I__4121/O                                   LocalMux                     455              5530   3857  FALL       1
I__4123/I                                   SRMux                          0              5530   3857  FALL       1
I__4123/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i1_LC_26_21_1/sr         LogicCell40_SEQ_MODE_1001      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i0_LC_26_22_3/sr
Capture Clock    : eeprom.i2c.counter_i0_LC_26_22_3/clk
Hold Constraint  : 0p
Path slack       : 3857p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                      -291
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2200

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2325
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6057
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                   LocalMux                       0              3732   1571  FALL       1
I__4472/O                                   LocalMux                     455              4186   1571  FALL       1
I__4486/I                                   InMux                          0              4186   3857  FALL       1
I__4486/O                                   InMux                        320              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/in0    LogicCell40_SEQ_MODE_0000      0              4507   3857  FALL       1
eeprom.i2c.i2_3_lut_4_lut_LC_27_21_4/lcout  LogicCell40_SEQ_MODE_0000    569              5075   3857  FALL       8
I__4122/I                                   LocalMux                       0              5075   3857  FALL       1
I__4122/O                                   LocalMux                     455              5530   3857  FALL       1
I__4124/I                                   SRMux                          0              5530   3857  FALL       1
I__4124/O                                   SRMux                        527              6057   3857  FALL       1
eeprom.i2c.counter_i0_LC_26_22_3/sr         LogicCell40_SEQ_MODE_1001      0              6057   3857  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i7_LC_26_21_7/ce
Capture Clock    : eeprom.i2c.counter_i7_LC_26_21_7/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i7_LC_26_21_7/ce            LogicCell40_SEQ_MODE_1000      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i7_LC_26_21_7/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i6_LC_26_21_6/ce
Capture Clock    : eeprom.i2c.counter_i6_LC_26_21_6/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i6_LC_26_21_6/ce            LogicCell40_SEQ_MODE_1000      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i6_LC_26_21_6/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i5_LC_26_21_5/ce
Capture Clock    : eeprom.i2c.counter_i5_LC_26_21_5/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i5_LC_26_21_5/ce            LogicCell40_SEQ_MODE_1000      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i5_LC_26_21_5/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i4_LC_26_21_4/ce
Capture Clock    : eeprom.i2c.counter_i4_LC_26_21_4/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i4_LC_26_21_4/ce            LogicCell40_SEQ_MODE_1000      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i4_LC_26_21_4/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i3_LC_26_21_3/ce
Capture Clock    : eeprom.i2c.counter_i3_LC_26_21_3/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i3_LC_26_21_3/ce            LogicCell40_SEQ_MODE_1000      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i3_LC_26_21_3/clk     LogicCell40_SEQ_MODE_1000      0              2491  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i2_LC_26_21_2/ce
Capture Clock    : eeprom.i2c.counter_i2_LC_26_21_2/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i2_LC_26_21_2/ce            LogicCell40_SEQ_MODE_1001      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i2_LC_26_21_2/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i1_LC_26_21_1/ce
Capture Clock    : eeprom.i2c.counter_i1_LC_26_21_1/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4126/I                                      LocalMux                       0              5479   4259  FALL       1
I__4126/O                                      LocalMux                     455              5933   4259  FALL       1
I__4128/I                                      CEMux                          0              5933   4259  FALL       1
I__4128/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i1_LC_26_21_1/ce            LogicCell40_SEQ_MODE_1001      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4393/I                                Span4Mux_v                     0              1034  RISE       1
I__4393/O                                Span4Mux_v                   517              1551  RISE       1
I__4399/I                                LocalMux                       0              1551  RISE       1
I__4399/O                                LocalMux                     486              2036  RISE       1
I__4407/I                                ClkMux                         0              2036  RISE       1
I__4407/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i1_LC_26_21_1/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.counter_i0_LC_26_22_3/ce
Capture Clock    : eeprom.i2c.counter_i0_LC_26_22_3/clk
Hold Constraint  : 0p
Path slack       : 4259p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        2491
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2491

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout          LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4472/I                                      LocalMux                       0              3732   1571  FALL       1
I__4472/O                                      LocalMux                     455              4186   1571  FALL       1
I__4485/I                                      InMux                          0              4186   4259  FALL       1
I__4485/O                                      InMux                        320              4507   4259  FALL       1
I__4500/I                                      CascadeMux                     0              4507   4259  FALL       1
I__4500/O                                      CascadeMux                     0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/in2    LogicCell40_SEQ_MODE_0000      0              4507   4259  FALL       1
eeprom.i2c.i3381_3_lut_4_lut_LC_27_21_2/ltout  LogicCell40_SEQ_MODE_0000    455              4962   4259  RISE       1
I__4130/I                                      CascadeMux                     0              4962   4259  RISE       1
I__4130/O                                      CascadeMux                     0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/in2             LogicCell40_SEQ_MODE_0000      0              4962   4259  RISE       1
eeprom.i2c.i1_4_lut_LC_27_21_3/lcout           LogicCell40_SEQ_MODE_0000    517              5479   4259  FALL       8
I__4127/I                                      LocalMux                       0              5479   4259  FALL       1
I__4127/O                                      LocalMux                     455              5933   4259  FALL       1
I__4129/I                                      CEMux                          0              5933   4259  FALL       1
I__4129/O                                      CEMux                        817              6750   4259  FALL       1
eeprom.i2c.counter_i0_LC_26_22_3/ce            LogicCell40_SEQ_MODE_1001      0              6750   4259  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4395/I                                Span4Mux_v                     0              1034  RISE       1
I__4395/O                                Span4Mux_v                   517              1551  RISE       1
I__4403/I                                LocalMux                       0              1551  RISE       1
I__4403/O                                LocalMux                     486              2036  RISE       1
I__4411/I                                ClkMux                         0              2036  RISE       1
I__4411/O                                ClkMux                       455              2491  RISE       1
eeprom.i2c.counter_i0_LC_26_22_3/clk     LogicCell40_SEQ_MODE_1001      0              2491  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.enable_13_LC_23_20_6/lcout
Path End         : eeprom.i2c.enable_slow_117_LC_26_19_0/ce
Capture Clock    : eeprom.i2c.enable_slow_117_LC_26_19_0/clk
Hold Constraint  : 0p
Path slack       : 4280p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3484
-----------------------------------   ---- 
End-of-path arrival time (ps)         9948
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.enable_13_LC_23_20_6/lcout                  LogicCell40_SEQ_MODE_1000    796              6464   3082  FALL       2
I__3859/I                                          LocalMux                       0              6464   4279  FALL       1
I__3859/O                                          LocalMux                     455              6919   4279  FALL       1
I__3861/I                                          InMux                          0              6919   4279  FALL       1
I__3861/O                                          InMux                        320              7239   4279  FALL       1
eeprom.i2c.i1_2_lut_3_lut_adj_14_LC_24_19_4/in3    LogicCell40_SEQ_MODE_0000      0              7239   4279  FALL       1
eeprom.i2c.i1_2_lut_3_lut_adj_14_LC_24_19_4/lcout  LogicCell40_SEQ_MODE_0000    424              7663   4279  FALL       1
I__3865/I                                          Odrv4                          0              7663   4279  FALL       1
I__3865/O                                          Odrv4                        548              8211   4279  FALL       1
I__3866/I                                          Span4Mux_h                     0              8211   4279  FALL       1
I__3866/O                                          Span4Mux_h                   465              8676   4279  FALL       1
I__3867/I                                          LocalMux                       0              8676   4279  FALL       1
I__3867/O                                          LocalMux                     455              9131   4279  FALL       1
I__3868/I                                          CEMux                          0              9131   4279  FALL       1
I__3868/O                                          CEMux                        817              9948   4279  FALL       1
eeprom.i2c.enable_slow_117_LC_26_19_0/ce           LogicCell40_SEQ_MODE_1001      0              9948   4279  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                   Odrv4                          0              1420  RISE       1
I__686/O                                   Odrv4                        517              1936  RISE       1
I__687/I                                   IoSpan4Mux                     0              1936  RISE       1
I__687/O                                   IoSpan4Mux                   424              2360  RISE       1
I__688/I                                   IoSpan4Mux                     0              2360  RISE       1
I__688/O                                   IoSpan4Mux                   424              2784  RISE       1
I__689/I                                   IoSpan4Mux                     0              2784  RISE       1
I__689/O                                   IoSpan4Mux                   424              3208  RISE       1
I__690/I                                   LocalMux                       0              3208  RISE       1
I__690/O                                   LocalMux                     486              3694  RISE       1
I__691/I                                   IoInMux                        0              3694  RISE       1
I__691/O                                   IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER        ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT              ICE_GB                       910              4986  RISE      64
I__3869/I                                  gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                  gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                  GlobalMux                      0              4986  RISE       1
I__3870/O                                  GlobalMux                    227              5213  RISE       1
I__3880/I                                  ClkMux                         0              5213  RISE       1
I__3880/O                                  ClkMux                       455              5668  RISE       1
eeprom.i2c.enable_slow_117_LC_26_19_0/clk  LogicCell40_SEQ_MODE_1001      0              5668  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/sr
Capture Clock    : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk
Hold Constraint  : 0p
Path slack       : 4364p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3277
-----------------------------------   ---- 
End-of-path arrival time (ps)         9741
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3423/I                                         LocalMux                       0              6464   2770  FALL       1
I__3423/O                                         LocalMux                     455              6919   2770  FALL       1
I__3425/I                                         InMux                          0              6919   2770  FALL       1
I__3425/O                                         InMux                        320              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in3                LogicCell40_SEQ_MODE_0000      0              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    424              7663   2770  FALL       5
I__3885/I                                         Odrv4                          0              7663   4364  FALL       1
I__3885/O                                         Odrv4                        548              8211   4364  FALL       1
I__3888/I                                         Span4Mux_v                     0              8211   4364  FALL       1
I__3888/O                                         Span4Mux_v                   548              8759   4364  FALL       1
I__3890/I                                         LocalMux                       0              8759   4364  FALL       1
I__3890/O                                         LocalMux                     455              9214   4364  FALL       1
I__3891/I                                         SRMux                          0              9214   4364  FALL       1
I__3891/O                                         SRMux                        527              9741   4364  FALL       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/sr     LogicCell40_SEQ_MODE_1000      0              9741   4364  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/sr
Capture Clock    : eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk
Hold Constraint  : 0p
Path slack       : 4364p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3277
-----------------------------------   ---- 
End-of-path arrival time (ps)         9741
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3423/I                                         LocalMux                       0              6464   2770  FALL       1
I__3423/O                                         LocalMux                     455              6919   2770  FALL       1
I__3425/I                                         InMux                          0              6919   2770  FALL       1
I__3425/O                                         InMux                        320              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in3                LogicCell40_SEQ_MODE_0000      0              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    424              7663   2770  FALL       5
I__3885/I                                         Odrv4                          0              7663   4364  FALL       1
I__3885/O                                         Odrv4                        548              8211   4364  FALL       1
I__3888/I                                         Span4Mux_v                     0              8211   4364  FALL       1
I__3888/O                                         Span4Mux_v                   548              8759   4364  FALL       1
I__3890/I                                         LocalMux                       0              8759   4364  FALL       1
I__3890/O                                         LocalMux                     455              9214   4364  FALL       1
I__3891/I                                         SRMux                          0              9214   4364  FALL       1
I__3891/O                                         SRMux                        527              9741   4364  FALL       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/sr     LogicCell40_SEQ_MODE_1000      0              9741   4364  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i2_LC_24_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout
Path End         : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/sr
Capture Clock    : eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk
Hold Constraint  : 0p
Path slack       : 4364p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                           -291
------------------------------------   ---- 
End-of-path required time (ps)         5377

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3277
-----------------------------------   ---- 
End-of-path arrival time (ps)         9741
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.counter2_292_293__i3_LC_24_18_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__3423/I                                         LocalMux                       0              6464   2770  FALL       1
I__3423/O                                         LocalMux                     455              6919   2770  FALL       1
I__3425/I                                         InMux                          0              6919   2770  FALL       1
I__3425/O                                         InMux                        320              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/in3                LogicCell40_SEQ_MODE_0000      0              7239   2770  FALL       1
eeprom.i2c.i2_3_lut_LC_24_19_3/lcout              LogicCell40_SEQ_MODE_0000    424              7663   2770  FALL       5
I__3885/I                                         Odrv4                          0              7663   4364  FALL       1
I__3885/O                                         Odrv4                        548              8211   4364  FALL       1
I__3888/I                                         Span4Mux_v                     0              8211   4364  FALL       1
I__3888/O                                         Span4Mux_v                   548              8759   4364  FALL       1
I__3890/I                                         LocalMux                       0              8759   4364  FALL       1
I__3890/O                                         LocalMux                     455              9214   4364  FALL       1
I__3891/I                                         SRMux                          0              9214   4364  FALL       1
I__3891/O                                         SRMux                        527              9741   4364  FALL       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/sr     LogicCell40_SEQ_MODE_1000      0              9741   4364  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                             TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                        Odrv4                          0              1420  RISE       1
I__686/O                                        Odrv4                        517              1936  RISE       1
I__687/I                                        IoSpan4Mux                     0              1936  RISE       1
I__687/O                                        IoSpan4Mux                   424              2360  RISE       1
I__688/I                                        IoSpan4Mux                     0              2360  RISE       1
I__688/O                                        IoSpan4Mux                   424              2784  RISE       1
I__689/I                                        IoSpan4Mux                     0              2784  RISE       1
I__689/O                                        IoSpan4Mux                   424              3208  RISE       1
I__690/I                                        LocalMux                       0              3208  RISE       1
I__690/O                                        LocalMux                     486              3694  RISE       1
I__691/I                                        IoInMux                        0              3694  RISE       1
I__691/O                                        IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4986  RISE      64
I__3869/I                                       gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                       gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                       GlobalMux                      0              4986  RISE       1
I__3870/O                                       GlobalMux                    227              5213  RISE       1
I__3876/I                                       ClkMux                         0              5213  RISE       1
I__3876/O                                       ClkMux                       455              5668  RISE       1
eeprom.i2c.counter2_292_293__i1_LC_24_18_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in2
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Hold Constraint  : 0p
Path slack       : 4507p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1778
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6481
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout     LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      23
I__4573/I                                 Odrv4                          0              4703   4507  FALL       1
I__4573/O                                 Odrv4                        548              5251   4507  FALL       1
I__4587/I                                 LocalMux                       0              5251   4507  FALL       1
I__4587/O                                 LocalMux                     455              5706   4507  FALL       1
I__4604/I                                 InMux                          0              5706   4507  FALL       1
I__4604/O                                 InMux                        320              6026   4507  FALL       1
I__4611/I                                 CascadeMux                     0              6026   4507  FALL       1
I__4611/O                                 CascadeMux                     0              6026   4507  FALL       1
eeprom.i2c.i22_3_lut_LC_27_19_4/in2       LogicCell40_SEQ_MODE_0000      0              6026   4507  FALL       1
eeprom.i2c.i22_3_lut_LC_27_19_4/ltout     LogicCell40_SEQ_MODE_0000    455              6481   4507  RISE       1
I__3905/I                                 CascadeMux                     0              6481   4507  RISE       1
I__3905/O                                 CascadeMux                     0              6481   4507  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in2  LogicCell40_SEQ_MODE_1000      0              6481   4507  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in2
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Hold Constraint  : 0p
Path slack       : 4507p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1778
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6481
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout     LogicCell40_SEQ_MODE_1000    796              4703   1571  FALL      23
I__4573/I                                 Odrv4                          0              4703   4507  FALL       1
I__4573/O                                 Odrv4                        548              5251   4507  FALL       1
I__4587/I                                 LocalMux                       0              5251   4507  FALL       1
I__4587/O                                 LocalMux                     455              5706   4507  FALL       1
I__4605/I                                 InMux                          0              5706   4507  FALL       1
I__4605/O                                 InMux                        320              6026   4507  FALL       1
I__4612/I                                 CascadeMux                     0              6026   4507  FALL       1
I__4612/O                                 CascadeMux                     0              6026   4507  FALL       1
i1_3_lut_4_lut_LC_27_19_6/in2             LogicCell40_SEQ_MODE_0000      0              6026   4507  FALL       1
i1_3_lut_4_lut_LC_27_19_6/ltout           LogicCell40_SEQ_MODE_0000    455              6481   4507  RISE       1
I__3902/I                                 CascadeMux                     0              6481   4507  RISE       1
I__3902/O                                 CascadeMux                     0              6481   4507  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in2  LogicCell40_SEQ_MODE_1000      0              6481   4507  RISE       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in1
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Hold Constraint  : 0p
Path slack       : 4610p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3814
-----------------------------------   ----- 
End-of-path arrival time (ps)         10278
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout              LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL      35
I__3726/I                                                    LocalMux                       0              6464   4610  FALL       1
I__3726/O                                                    LocalMux                     455              6919   4610  FALL       1
I__3736/I                                                    InMux                          0              6919   4610  FALL       1
I__3736/O                                                    InMux                        320              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/in3    LogicCell40_SEQ_MODE_0000      0              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_0000    424              7663   4610  FALL      26
I__3372/I                                                    Odrv4                          0              7663   4610  FALL       1
I__3372/O                                                    Odrv4                        548              8211   4610  FALL       1
I__3376/I                                                    LocalMux                       0              8211   4610  FALL       1
I__3376/O                                                    LocalMux                     455              8666   4610  FALL       1
I__3387/I                                                    InMux                          0              8666   4610  FALL       1
I__3387/O                                                    InMux                        320              8986   4610  FALL       1
I__3411/I                                                    CascadeMux                     0              8986   4610  FALL       1
I__3411/O                                                    CascadeMux                     0              8986   4610  FALL       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/in2                  LogicCell40_SEQ_MODE_0000      0              8986   4610  FALL       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/lcout                LogicCell40_SEQ_MODE_0000    517              9503   4610  FALL       1
I__3239/I                                                    LocalMux                       0              9503   4610  FALL       1
I__3239/O                                                    LocalMux                     455              9958   4610  FALL       1
I__3240/I                                                    InMux                          0              9958   4610  FALL       1
I__3240/O                                                    InMux                        320             10278   4610  FALL       1
eeprom.enable_13_LC_23_20_6/in1                              LogicCell40_SEQ_MODE_1000      0             10278   4610  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in1
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Hold Constraint  : 0p
Path slack       : 4745p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                2987
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6719
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout     LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4471/I                                 Odrv4                          0              3732   3359  FALL       1
I__4471/O                                 Odrv4                        548              4279   3359  FALL       1
I__4483/I                                 Span4Mux_h                     0              4279   3359  FALL       1
I__4483/O                                 Span4Mux_h                   465              4745   3359  FALL       1
I__4499/I                                 LocalMux                       0              4745   3359  FALL       1
I__4499/O                                 LocalMux                     455              5199   3359  FALL       1
I__4508/I                                 InMux                          0              5199   3359  FALL       1
I__4508/O                                 InMux                        320              5520   3359  FALL       1
i1_2_lut_LC_28_19_6/in3                   LogicCell40_SEQ_MODE_0000      0              5520   3359  FALL       1
i1_2_lut_LC_28_19_6/lcout                 LogicCell40_SEQ_MODE_0000    424              5944   3359  FALL       4
I__4206/I                                 LocalMux                       0              5944   4745  FALL       1
I__4206/O                                 LocalMux                     455              6399   4745  FALL       1
I__4209/I                                 InMux                          0              6399   4745  FALL       1
I__4209/O                                 InMux                        320              6719   4745  FALL       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in1  LogicCell40_SEQ_MODE_1000      0              6719   4745  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in0
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Hold Constraint  : 0p
Path slack       : 4838p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3080
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6812
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout              LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4471/I                                          Odrv4                          0              3732   3359  FALL       1
I__4471/O                                          Odrv4                        548              4279   3359  FALL       1
I__4483/I                                          Span4Mux_h                     0              4279   3359  FALL       1
I__4483/O                                          Span4Mux_h                   465              4745   3359  FALL       1
I__4499/I                                          LocalMux                       0              4745   3359  FALL       1
I__4499/O                                          LocalMux                     455              5199   3359  FALL       1
I__4509/I                                          InMux                          0              5199   4838  FALL       1
I__4509/O                                          InMux                        320              5520   4838  FALL       1
I__4511/I                                          CascadeMux                     0              5520   4838  FALL       1
I__4511/O                                          CascadeMux                     0              5520   4838  FALL       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/in2    LogicCell40_SEQ_MODE_0000      0              5520   4838  FALL       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/lcout  LogicCell40_SEQ_MODE_0000    517              6037   4838  FALL       2
I__4153/I                                          LocalMux                       0              6037   4838  FALL       1
I__4153/O                                          LocalMux                     455              6492   4838  FALL       1
I__4154/I                                          InMux                          0              6492   4838  FALL       1
I__4154/O                                          InMux                        320              6812   4838  FALL       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in0           LogicCell40_SEQ_MODE_1000      0              6812   4838  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.saved_addr__i1_LC_27_19_5/in0
Capture Clock    : eeprom.i2c.saved_addr__i1_LC_27_19_5/clk
Hold Constraint  : 0p
Path slack       : 4838p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3080
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6812
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout              LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4471/I                                          Odrv4                          0              3732   3359  FALL       1
I__4471/O                                          Odrv4                        548              4279   3359  FALL       1
I__4483/I                                          Span4Mux_h                     0              4279   3359  FALL       1
I__4483/O                                          Span4Mux_h                   465              4745   3359  FALL       1
I__4499/I                                          LocalMux                       0              4745   3359  FALL       1
I__4499/O                                          LocalMux                     455              5199   3359  FALL       1
I__4509/I                                          InMux                          0              5199   4838  FALL       1
I__4509/O                                          InMux                        320              5520   4838  FALL       1
I__4511/I                                          CascadeMux                     0              5520   4838  FALL       1
I__4511/O                                          CascadeMux                     0              5520   4838  FALL       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/in2    LogicCell40_SEQ_MODE_0000      0              5520   4838  FALL       1
eeprom.i2c.i2_3_lut_4_lut_adj_13_LC_28_19_1/lcout  LogicCell40_SEQ_MODE_0000    517              6037   4838  FALL       2
I__4153/I                                          LocalMux                       0              6037   4838  FALL       1
I__4153/O                                          LocalMux                     455              6492   4838  FALL       1
I__4155/I                                          InMux                          0              6492   4838  FALL       1
I__4155/O                                          InMux                        320              6812   4838  FALL       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/in0           LogicCell40_SEQ_MODE_1000      0              6812   4838  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i1_LC_27_19_5/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.saved_addr__i2_LC_27_19_7/in1
Capture Clock    : eeprom.i2c.saved_addr__i2_LC_27_19_7/clk
Hold Constraint  : 0p
Path slack       : 4890p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Capture Clock Source Latency                                       0
+ Capture Clock Path Delay                                        1974
- Setup Time                                                         0
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    1974

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3132
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6864
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout     LogicCell40_SEQ_MODE_1000    796              3732   1075  FALL      23
I__4471/I                                 Odrv4                          0              3732   3359  FALL       1
I__4471/O                                 Odrv4                        548              4279   3359  FALL       1
I__4483/I                                 Span4Mux_h                     0              4279   3359  FALL       1
I__4483/O                                 Span4Mux_h                   465              4745   3359  FALL       1
I__4498/I                                 LocalMux                       0              4745   4279  FALL       1
I__4498/O                                 LocalMux                     455              5199   4279  FALL       1
I__4507/I                                 InMux                          0              5199   4889  FALL       1
I__4507/O                                 InMux                        320              5520   4889  FALL       1
eeprom.i2c.i3_4_lut_LC_27_19_3/in0        LogicCell40_SEQ_MODE_0000      0              5520   4889  FALL       1
eeprom.i2c.i3_4_lut_LC_27_19_3/lcout      LogicCell40_SEQ_MODE_0000    569              6088   4889  FALL       1
I__3903/I                                 LocalMux                       0              6088   4889  FALL       1
I__3903/O                                 LocalMux                     455              6543   4889  FALL       1
I__3904/I                                 InMux                          0              6543   4889  FALL       1
I__3904/O                                 InMux                        320              6864   4889  FALL       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/in1  LogicCell40_SEQ_MODE_1000      0              6864   4889  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in3
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Hold Constraint  : 0p
Path slack       : 5034p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4238
-----------------------------------   ----- 
End-of-path arrival time (ps)         10702
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout              LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL      35
I__3726/I                                                    LocalMux                       0              6464   4610  FALL       1
I__3726/O                                                    LocalMux                     455              6919   4610  FALL       1
I__3736/I                                                    InMux                          0              6919   4610  FALL       1
I__3736/O                                                    InMux                        320              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/in3    LogicCell40_SEQ_MODE_0000      0              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_0000    424              7663   4610  FALL      26
I__3372/I                                                    Odrv4                          0              7663   4610  FALL       1
I__3372/O                                                    Odrv4                        548              8211   4610  FALL       1
I__3376/I                                                    LocalMux                       0              8211   4610  FALL       1
I__3376/O                                                    LocalMux                     455              8666   4610  FALL       1
I__3387/I                                                    InMux                          0              8666   4610  FALL       1
I__3387/O                                                    InMux                        320              8986   4610  FALL       1
I__3411/I                                                    CascadeMux                     0              8986   4610  FALL       1
I__3411/O                                                    CascadeMux                     0              8986   4610  FALL       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/in2                  LogicCell40_SEQ_MODE_0000      0              8986   4610  FALL       1
eeprom.rem_4_add_2893_24_lut_LC_22_21_6/carryout             LogicCell40_SEQ_MODE_0000    196              9183   5034  FALL       2
I__2982/I                                                    InMux                          0              9183   5034  FALL       1
I__2982/O                                                    InMux                        320              9503   5034  FALL       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/in3                  LogicCell40_SEQ_MODE_0000      0              9503   5034  FALL       1
eeprom.rem_4_add_2893_25_lut_LC_22_21_7/lcout                LogicCell40_SEQ_MODE_0000    424              9927   5034  FALL       1
I__3236/I                                                    LocalMux                       0              9927   5034  FALL       1
I__3236/O                                                    LocalMux                     455             10382   5034  FALL       1
I__3237/I                                                    InMux                          0             10382   5034  FALL       1
I__3237/O                                                    InMux                        320             10702   5034  FALL       1
eeprom.enable_13_LC_23_20_6/in3                              LogicCell40_SEQ_MODE_1000      0             10702   5034  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in2
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Hold Constraint  : 0p
Path slack       : 5045p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4249
-----------------------------------   ----- 
End-of-path arrival time (ps)         10713
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout              LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL      35
I__3726/I                                                    LocalMux                       0              6464   4610  FALL       1
I__3726/O                                                    LocalMux                     455              6919   4610  FALL       1
I__3736/I                                                    InMux                          0              6919   4610  FALL       1
I__3736/O                                                    InMux                        320              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/in3    LogicCell40_SEQ_MODE_0000      0              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_0000    424              7663   4610  FALL      26
I__3372/I                                                    Odrv4                          0              7663   4610  FALL       1
I__3372/O                                                    Odrv4                        548              8211   4610  FALL       1
I__3376/I                                                    LocalMux                       0              8211   4610  FALL       1
I__3376/O                                                    LocalMux                     455              8666   4610  FALL       1
I__3386/I                                                    InMux                          0              8666   5044  FALL       1
I__3386/O                                                    InMux                        320              8986   5044  FALL       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/in1                  LogicCell40_SEQ_MODE_0000      0              8986   5044  FALL       1
eeprom.rem_4_add_2893_23_lut_LC_22_21_5/lcout                LogicCell40_SEQ_MODE_0000    558              9544   5044  FALL       1
I__3244/I                                                    LocalMux                       0              9544   5044  FALL       1
I__3244/O                                                    LocalMux                     455              9999   5044  FALL       1
I__3245/I                                                    InMux                          0              9999   5044  FALL       1
I__3245/O                                                    InMux                        320             10320   5044  FALL       1
eeprom.i1_4_lut_adj_23_LC_23_20_5/in3                        LogicCell40_SEQ_MODE_0000      0             10320   5044  FALL       1
eeprom.i1_4_lut_adj_23_LC_23_20_5/ltout                      LogicCell40_SEQ_MODE_0000    393             10713   5044  RISE       1
I__3238/I                                                    CascadeMux                     0             10713   5044  RISE       1
I__3238/O                                                    CascadeMux                     0             10713   5044  RISE       1
eeprom.enable_13_LC_23_20_6/in2                              LogicCell40_SEQ_MODE_1000      0             10713   5044  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout
Path End         : eeprom.enable_13_LC_23_20_6/in0
Capture Clock    : eeprom.enable_13_LC_23_20_6/clk
Hold Constraint  : 0p
Path slack       : 5158p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4362
-----------------------------------   ----- 
End-of-path arrival time (ps)         10826
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                            TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                             IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                             PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                                       Odrv4                          0              1420  RISE       1
I__686/O                                       Odrv4                        517              1936  RISE       1
I__687/I                                       IoSpan4Mux                     0              1936  RISE       1
I__687/O                                       IoSpan4Mux                   424              2360  RISE       1
I__688/I                                       IoSpan4Mux                     0              2360  RISE       1
I__688/O                                       IoSpan4Mux                   424              2784  RISE       1
I__689/I                                       IoSpan4Mux                     0              2784  RISE       1
I__689/O                                       IoSpan4Mux                   424              3208  RISE       1
I__690/I                                       LocalMux                       0              3208  RISE       1
I__690/O                                       LocalMux                     486              3694  RISE       1
I__691/I                                       IoInMux                        0              3694  RISE       1
I__691/O                                       IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT                  ICE_GB                       910              4986  RISE      64
I__3869/I                                      gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                                      gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                                      GlobalMux                      0              4986  RISE       1
I__3870/O                                      GlobalMux                    227              5213  RISE       1
I__3882/I                                      ClkMux                         0              5213  RISE       1
I__3882/O                                      ClkMux                       455              5668  RISE       1
eeprom.eeprom_counter_291__i31_LC_24_23_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.eeprom_counter_291__i31_LC_24_23_7/lcout              LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL      35
I__3726/I                                                    LocalMux                       0              6464   4610  FALL       1
I__3726/O                                                    LocalMux                     455              6919   4610  FALL       1
I__3736/I                                                    InMux                          0              6919   4610  FALL       1
I__3736/O                                                    InMux                        320              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/in3    LogicCell40_SEQ_MODE_0000      0              7239   4610  FALL       1
eeprom.rem_4_unary_minus_2_inv_0_i32_1_lut_LC_23_24_2/lcout  LogicCell40_SEQ_MODE_0000    424              7663   4610  FALL      26
I__3372/I                                                    Odrv4                          0              7663   4610  FALL       1
I__3372/O                                                    Odrv4                        548              8211   4610  FALL       1
I__3377/I                                                    LocalMux                       0              8211   5158  FALL       1
I__3377/O                                                    LocalMux                     455              8666   5158  FALL       1
I__3388/I                                                    InMux                          0              8666   5158  FALL       1
I__3388/O                                                    InMux                        320              8986   5158  FALL       1
I__3412/I                                                    CascadeMux                     0              8986   5158  FALL       1
I__3412/O                                                    CascadeMux                     0              8986   5158  FALL       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/in2                  LogicCell40_SEQ_MODE_0000      0              8986   5158  FALL       1
eeprom.rem_4_add_2893_26_lut_LC_22_22_0/lcout                LogicCell40_SEQ_MODE_0000    517              9503   5158  FALL       1
I__3241/I                                                    Odrv4                          0              9503   5158  FALL       1
I__3241/O                                                    Odrv4                        548             10051   5158  FALL       1
I__3242/I                                                    LocalMux                       0             10051   5158  FALL       1
I__3242/O                                                    LocalMux                     455             10506   5158  FALL       1
I__3243/I                                                    InMux                          0             10506   5158  FALL       1
I__3243/O                                                    InMux                        320             10826   5158  FALL       1
eeprom.enable_13_LC_23_20_6/in0                              LogicCell40_SEQ_MODE_1000      0             10826   5158  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                             Odrv4                          0              1420  RISE       1
I__686/O                             Odrv4                        517              1936  RISE       1
I__687/I                             IoSpan4Mux                     0              1936  RISE       1
I__687/O                             IoSpan4Mux                   424              2360  RISE       1
I__688/I                             IoSpan4Mux                     0              2360  RISE       1
I__688/O                             IoSpan4Mux                   424              2784  RISE       1
I__689/I                             IoSpan4Mux                     0              2784  RISE       1
I__689/O                             IoSpan4Mux                   424              3208  RISE       1
I__690/I                             LocalMux                       0              3208  RISE       1
I__690/O                             LocalMux                     486              3694  RISE       1
I__691/I                             IoInMux                        0              3694  RISE       1
I__691/O                             IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      64
I__3869/I                            gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                            gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                            GlobalMux                      0              4986  RISE       1
I__3870/O                            GlobalMux                    227              5213  RISE       1
I__3877/I                            ClkMux                         0              5213  RISE       1
I__3877/O                            ClkMux                       455              5668  RISE       1
eeprom.enable_13_LC_23_20_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i1_LC_28_21_7/in0
Capture Clock    : eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk
Hold Constraint  : -31250p
Path slack       : 32470p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3907
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27343

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5127
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4303/I                                 LocalMux                       0              4352  32470  FALL       1
I__4303/O                                 LocalMux                     455              4807  32470  FALL       1
I__4311/I                                 InMux                          0              4807  32470  FALL       1
I__4311/O                                 InMux                        320              5127  32470  FALL       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/in0  LogicCell40_SEQ_MODE_1000      0              5127  32470  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i1_LC_28_21_7/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i7_LC_28_21_5/in0
Capture Clock    : eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk
Hold Constraint  : -31250p
Path slack       : 32470p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3907
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27343

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5127
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4303/I                                 LocalMux                       0              4352  32470  FALL       1
I__4303/O                                 LocalMux                     455              4807  32470  FALL       1
I__4312/I                                 InMux                          0              4807  32470  FALL       1
I__4312/O                                 InMux                        320              5127  32470  FALL       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/in0  LogicCell40_SEQ_MODE_1000      0              5127  32470  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i7_LC_28_21_5/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i5_LC_28_21_0/in1
Capture Clock    : eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk
Hold Constraint  : -31250p
Path slack       : 32470p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3907
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27343

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5127
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4303/I                                 LocalMux                       0              4352  32470  FALL       1
I__4303/O                                 LocalMux                     455              4807  32470  FALL       1
I__4313/I                                 InMux                          0              4807  32470  FALL       1
I__4313/O                                 InMux                        320              5127  32470  FALL       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/in1  LogicCell40_SEQ_MODE_1000      0              5127  32470  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i5_LC_28_21_0/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i6_LC_28_21_6/in1
Capture Clock    : eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk
Hold Constraint  : -31250p
Path slack       : 32470p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3907
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27343

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5127
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4303/I                                 LocalMux                       0              4352  32470  FALL       1
I__4303/O                                 LocalMux                     455              4807  32470  FALL       1
I__4314/I                                 InMux                          0              4807  32470  FALL       1
I__4314/O                                 InMux                        320              5127  32470  FALL       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/in1  LogicCell40_SEQ_MODE_1000      0              5127  32470  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4420/I                                 LocalMux                       0              2967  RISE       1
I__4420/O                                 LocalMux                     486              3453  RISE       1
I__4425/I                                 ClkMux                         0              3453  RISE       1
I__4425/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i6_LC_28_21_6/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i2_LC_28_20_0/in2
Capture Clock    : eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk
Hold Constraint  : -31250p
Path slack       : 32986p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3391
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27859

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5127
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4304/I                                 LocalMux                       0              4352  32987  FALL       1
I__4304/O                                 LocalMux                     455              4807  32987  FALL       1
I__4315/I                                 InMux                          0              4807  32987  FALL       1
I__4315/O                                 InMux                        320              5127  32987  FALL       1
I__4320/I                                 CascadeMux                     0              5127  32987  FALL       1
I__4320/O                                 CascadeMux                     0              5127  32987  FALL       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/in2  LogicCell40_SEQ_MODE_1000      0              5127  32987  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4412/I                                 LocalMux                       0              2450  RISE       1
I__4412/O                                 LocalMux                     486              2936  RISE       1
I__4419/I                                 ClkMux                         0              2936  RISE       1
I__4419/O                                 ClkMux                       455              3391  RISE       1
eeprom.i2c.data_out_i0_i2_LC_28_20_0/clk  LogicCell40_SEQ_MODE_1000      0              3391  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i4_LC_29_21_4/in0
Capture Clock    : eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk
Hold Constraint  : -31250p
Path slack       : 33018p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3907
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27343

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                2522
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5675
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4302/I                                 Odrv4                          0              4352  33018  FALL       1
I__4302/O                                 Odrv4                        548              4900  33018  FALL       1
I__4309/I                                 LocalMux                       0              4900  33018  FALL       1
I__4309/O                                 LocalMux                     455              5355  33018  FALL       1
I__4318/I                                 InMux                          0              5355  33018  FALL       1
I__4318/O                                 InMux                        320              5675  33018  FALL       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/in0  LogicCell40_SEQ_MODE_1000      0              5675  33018  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i4_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i0_LC_29_21_1/in3
Capture Clock    : eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk
Hold Constraint  : -31250p
Path slack       : 33018p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3907
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27343

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                2522
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5675
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4302/I                                 Odrv4                          0              4352  33018  FALL       1
I__4302/O                                 Odrv4                        548              4900  33018  FALL       1
I__4309/I                                 LocalMux                       0              4900  33018  FALL       1
I__4309/O                                 LocalMux                     455              5355  33018  FALL       1
I__4319/I                                 InMux                          0              5355  33018  FALL       1
I__4319/O                                 InMux                        320              5675  33018  FALL       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/in3  LogicCell40_SEQ_MODE_1000      0              5675  33018  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                 Sp12to4                        0              1302  RISE       1
I__4397/O                                 Sp12to4                      631              1933  RISE       1
I__4405/I                                 Span4Mux_v                     0              1933  RISE       1
I__4405/O                                 Span4Mux_v                   517              2450  RISE       1
I__4413/I                                 Span4Mux_v                     0              2450  RISE       1
I__4413/O                                 Span4Mux_v                   517              2967  RISE       1
I__4421/I                                 LocalMux                       0              2967  RISE       1
I__4421/O                                 LocalMux                     486              3453  RISE       1
I__4426/I                                 ClkMux                         0              3453  RISE       1
I__4426/O                                 ClkMux                       455              3907  RISE       1
eeprom.i2c.data_out_i0_i0_LC_29_21_1/clk  LogicCell40_SEQ_MODE_1000      0              3907  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in2
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Hold Constraint  : -31250p
Path slack       : 33287p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3442
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27808

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout       LogicCell40_SEQ_MODE_1000    796              4703  33286  FALL      20
I__4435/I                                   LocalMux                       0              4703  33286  FALL       1
I__4435/O                                   LocalMux                     455              5158  33286  FALL       1
I__4451/I                                   InMux                          0              5158  33286  FALL       1
I__4451/O                                   InMux                        320              5479  33286  FALL       1
I__4461/I                                   CascadeMux                     0              5479  33286  FALL       1
I__4461/O                                   CascadeMux                     0              5479  33286  FALL       1
eeprom.i2c.write_enable_127_LC_29_20_6/in2  LogicCell40_SEQ_MODE_1001      0              5479  33286  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in1
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Hold Constraint  : -31250p
Path slack       : 33328p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3442
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27808

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1788
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5520
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732  33328  FALL      23
I__4473/I                                   Odrv4                          0              3732  33328  FALL       1
I__4473/O                                   Odrv4                        548              4279  33328  FALL       1
I__4488/I                                   Span4Mux_h                     0              4279  33328  FALL       1
I__4488/O                                   Span4Mux_h                   465              4745  33328  FALL       1
I__4501/I                                   LocalMux                       0              4745  33328  FALL       1
I__4501/O                                   LocalMux                     455              5199  33328  FALL       1
I__4510/I                                   InMux                          0              5199  33328  FALL       1
I__4510/O                                   InMux                        320              5520  33328  FALL       1
eeprom.i2c.write_enable_127_LC_29_20_6/in1  LogicCell40_SEQ_MODE_1001      0              5520  33328  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in3
Capture Clock    : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk
Hold Constraint  : -31250p
Path slack       : 33494p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3235
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -28015

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                 776
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5479
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout         LogicCell40_SEQ_MODE_1000    796              4703  33286  FALL      20
I__4434/I                                     LocalMux                       0              4703  33493  FALL       1
I__4434/O                                     LocalMux                     455              5158  33493  FALL       1
I__4450/I                                     InMux                          0              5158  33493  FALL       1
I__4450/O                                     InMux                        320              5479  33493  FALL       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in3  LogicCell40_SEQ_MODE_1000      0              5479  33493  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                     Odrv12                         0                 0  FALL       1
I__4385/O                                     Odrv12                       796               796  FALL       1
I__4390/I                                     Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                     Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                     Sp12to4                        0              1437  FALL       1
I__4397/O                                     Sp12to4                      662              2098  FALL       1
I__4406/I                                     Span4Mux_s3_h                  0              2098  FALL       1
I__4406/O                                     Span4Mux_s3_h                341              2440  FALL       1
I__4416/I                                     LocalMux                       0              2440  FALL       1
I__4416/O                                     LocalMux                     455              2894  FALL       1
I__4424/I                                     ClkMux                         0              2894  FALL       1
I__4424/O                                     ClkMux                       341              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                            0              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                            0              3235  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000      0              3235  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in0
Capture Clock    : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk
Hold Constraint  : -31250p
Path slack       : 33618p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3235
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -28015

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1871
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5603
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout         LogicCell40_SEQ_MODE_1000    796              3732  33328  FALL      23
I__4470/I                                     Odrv4                          0              3732  33617  FALL       1
I__4470/O                                     Odrv4                        548              4279  33617  FALL       1
I__4482/I                                     Span4Mux_v                     0              4279  33617  FALL       1
I__4482/O                                     Span4Mux_v                   548              4827  33617  FALL       1
I__4496/I                                     LocalMux                       0              4827  33617  FALL       1
I__4496/O                                     LocalMux                     455              5282  33617  FALL       1
I__4504/I                                     InMux                          0              5282  33617  FALL       1
I__4504/O                                     InMux                        320              5603  33617  FALL       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/in0  LogicCell40_SEQ_MODE_1000      0              5603  33617  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                     Odrv12                         0                 0  FALL       1
I__4385/O                                     Odrv12                       796               796  FALL       1
I__4390/I                                     Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                     Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                     Sp12to4                        0              1437  FALL       1
I__4397/O                                     Sp12to4                      662              2098  FALL       1
I__4406/I                                     Span4Mux_s3_h                  0              2098  FALL       1
I__4406/O                                     Span4Mux_s3_h                341              2440  FALL       1
I__4416/I                                     LocalMux                       0              2440  FALL       1
I__4416/O                                     LocalMux                     455              2894  FALL       1
I__4424/I                                     ClkMux                         0              2894  FALL       1
I__4424/O                                     ClkMux                       341              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                            0              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                            0              3235  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000      0              3235  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i4_LC_28_22_2/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in3
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Hold Constraint  : -31250p
Path slack       : 33834p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3442
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27808

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1323
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6026
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4415/I                                Span4Mux_v                     0              2450  RISE       1
I__4415/O                                Span4Mux_v                   517              2967  RISE       1
I__4423/I                                LocalMux                       0              2967  RISE       1
I__4423/O                                LocalMux                     486              3453  RISE       1
I__4427/I                                ClkMux                         0              3453  RISE       1
I__4427/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i4_LC_28_22_2/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i4_LC_28_22_2/lcout       LogicCell40_SEQ_MODE_1000    796              4703  33834  FALL      21
I__4521/I                                   Odrv4                          0              4703  33834  FALL       1
I__4521/O                                   Odrv4                        548              5251  33834  FALL       1
I__4530/I                                   LocalMux                       0              5251  33834  FALL       1
I__4530/O                                   LocalMux                     455              5706  33834  FALL       1
I__4542/I                                   InMux                          0              5706  33834  FALL       1
I__4542/O                                   InMux                        320              6026  33834  FALL       1
eeprom.i2c.write_enable_127_LC_29_20_6/in3  LogicCell40_SEQ_MODE_1001      0              6026  33834  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.sda_out_128_LC_29_19_1/lcout
Path End         : eeprom.i2c.data_out_i0_i3_LC_27_20_5/in3
Capture Clock    : eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk
Hold Constraint  : -31250p
Path slack       : 34134p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          2243
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -29007

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2357
+ Clock To Q                                                      796
+ Data Path Delay                                                1974
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5127
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.sda_out_128_LC_29_19_1/lcout   LogicCell40_SEQ_MODE_1000    796              3153  32470  FALL       3
I__4327/I                                 LocalMux                       0              3153  32470  FALL       1
I__4327/O                                 LocalMux                     455              3608  32470  FALL       1
I__4329/I                                 InMux                          0              3608  32470  FALL       1
I__4329/O                                 InMux                        320              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in3      LogicCell40_SEQ_MODE_0000      0              3928  32470  FALL       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout    LogicCell40_SEQ_MODE_0000    424              4352  32470  FALL      12
I__4301/I                                 LocalMux                       0              4352  34134  FALL       1
I__4301/O                                 LocalMux                     455              4807  34134  FALL       1
I__4308/I                                 InMux                          0              4807  34134  FALL       1
I__4308/O                                 InMux                        320              5127  34134  FALL       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/in3  LogicCell40_SEQ_MODE_1000      0              5127  34134  FALL       1

Capture Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                 Odrv12                         0                 0  RISE       1
I__4385/O                                 Odrv12                       724               724  RISE       1
I__4390/I                                 Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                 Span12Mux_s9_h               579              1302  RISE       1
I__4396/I                                 LocalMux                       0              1302  RISE       1
I__4396/O                                 LocalMux                     486              1788  RISE       1
I__4404/I                                 ClkMux                         0              1788  RISE       1
I__4404/O                                 ClkMux                       455              2243  RISE       1
eeprom.i2c.data_out_i0_i3_LC_27_20_5/clk  LogicCell40_SEQ_MODE_1000      0              2243  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i1_LC_28_21_3/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/in0
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Hold Constraint  : -31250p
Path slack       : 34176p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3442
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27808

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                1665
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6368
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4420/I                                LocalMux                       0              2967  RISE       1
I__4420/O                                LocalMux                     486              3453  RISE       1
I__4425/I                                ClkMux                         0              3453  RISE       1
I__4425/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i1_LC_28_21_3/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i1_LC_28_21_3/lcout       LogicCell40_SEQ_MODE_1000    796              4703  34175  FALL      23
I__4569/I                                   Odrv4                          0              4703  34175  FALL       1
I__4569/O                                   Odrv4                        548              5251  34175  FALL       1
I__4580/I                                   Span4Mux_s3_h                  0              5251  34175  FALL       1
I__4580/O                                   Span4Mux_s3_h                341              5592  34175  FALL       1
I__4597/I                                   LocalMux                       0              5592  34175  FALL       1
I__4597/O                                   LocalMux                     455              6047  34175  FALL       1
I__4609/I                                   InMux                          0              6047  34175  FALL       1
I__4609/O                                   InMux                        320              6368  34175  FALL       1
eeprom.i2c.write_enable_127_LC_29_20_6/in0  LogicCell40_SEQ_MODE_1001      0              6368  34175  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/in1
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Hold Constraint  : -31250p
Path slack       : 34413p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          2357
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -28893

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                1788
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5520
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout  LogicCell40_SEQ_MODE_1000    796              3732  33328  FALL      23
I__4471/I                              Odrv4                          0              3732  34413  FALL       1
I__4471/O                              Odrv4                        548              4279  34413  FALL       1
I__4483/I                              Span4Mux_h                     0              4279  34413  FALL       1
I__4483/O                              Span4Mux_h                   465              4745  34413  FALL       1
I__4497/I                              LocalMux                       0              4745  34413  FALL       1
I__4497/O                              LocalMux                     455              5199  34413  FALL       1
I__4505/I                              InMux                          0              5199  34413  FALL       1
I__4505/O                              InMux                        320              5520  34413  FALL       1
eeprom.i2c.sda_out_128_LC_29_19_1/in1  LogicCell40_SEQ_MODE_1000      0              5520  34413  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/ce
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Hold Constraint  : -31250p
Path slack       : 34558p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3442
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -27808

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3018
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    6750
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout      LogicCell40_SEQ_MODE_1000    796              3732  33328  FALL      23
I__4469/I                                  LocalMux                       0              3732  34558  FALL       1
I__4469/O                                  LocalMux                     455              4186  34558  FALL       1
I__4480/I                                  InMux                          0              4186  34558  FALL       1
I__4480/O                                  InMux                        320              4507  34558  FALL       1
eeprom.i2c.i3954_4_lut_LC_28_20_7/in3      LogicCell40_SEQ_MODE_0000      0              4507  34558  FALL       1
eeprom.i2c.i3954_4_lut_LC_28_20_7/lcout    LogicCell40_SEQ_MODE_0000    424              4931  34558  FALL       1
I__4370/I                                  Odrv4                          0              4931  34558  FALL       1
I__4370/O                                  Odrv4                        548              5479  34558  FALL       1
I__4371/I                                  LocalMux                       0              5479  34558  FALL       1
I__4371/O                                  LocalMux                     455              5933  34558  FALL       1
I__4372/I                                  CEMux                          0              5933  34558  FALL       1
I__4372/O                                  CEMux                        817              6750  34558  FALL       1
eeprom.i2c.write_enable_127_LC_29_20_6/ce  LogicCell40_SEQ_MODE_1001      0              6750  34558  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.saved_addr__i2_LC_27_19_7/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/in3
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Hold Constraint  : -31250p
Path slack       : 34837p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          2357
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -28893

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        1974
+ Clock To Q                                                      796
+ Data Path Delay                                                3174
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5944
 
Launch Clock Path
pin name                                  model name                 delay  cumulative delay  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout   LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                 Odrv4                          0                 0  RISE       1
I__4384/O                                 Odrv4                        517               517  RISE       1
I__4389/I                                 Span4Mux_v                     0               517  RISE       1
I__4389/O                                 Span4Mux_v                   517              1034  RISE       1
I__4392/I                                 LocalMux                       0              1034  RISE       1
I__4392/O                                 LocalMux                     486              1520  RISE       1
I__4398/I                                 ClkMux                         0              1520  RISE       1
I__4398/O                                 ClkMux                       455              1974  RISE       1
eeprom.i2c.saved_addr__i2_LC_27_19_7/clk  LogicCell40_SEQ_MODE_1000      0              1974  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.saved_addr__i2_LC_27_19_7/lcout  LogicCell40_SEQ_MODE_1000    796              2770  34837  FALL       2
I__3892/I                                   LocalMux                       0              2770  34837  FALL       1
I__3892/O                                   LocalMux                     455              3225  34837  FALL       1
I__3894/I                                   InMux                          0              3225  34837  FALL       1
I__3894/O                                   InMux                        320              3546  34837  FALL       1
eeprom.i2c.i42_4_lut_LC_27_20_3/in3         LogicCell40_SEQ_MODE_0000      0              3546  34837  FALL       1
eeprom.i2c.i42_4_lut_LC_27_20_3/lcout       LogicCell40_SEQ_MODE_0000    424              3969  34837  FALL       1
I__4151/I                                   LocalMux                       0              3969  34837  FALL       1
I__4151/O                                   LocalMux                     455              4424  34837  FALL       1
I__4152/I                                   InMux                          0              4424  34837  FALL       1
I__4152/O                                   InMux                        320              4745  34837  FALL       1
eeprom.i2c.i41_4_lut_LC_28_19_4/in3         LogicCell40_SEQ_MODE_0000      0              4745  34837  FALL       1
eeprom.i2c.i41_4_lut_LC_28_19_4/lcout       LogicCell40_SEQ_MODE_0000    424              5168  34837  FALL       1
I__4200/I                                   LocalMux                       0              5168  34837  FALL       1
I__4200/O                                   LocalMux                     455              5623  34837  FALL       1
I__4201/I                                   InMux                          0              5623  34837  FALL       1
I__4201/O                                   InMux                        320              5944  34837  FALL       1
eeprom.i2c.sda_out_128_LC_29_19_1/in3       LogicCell40_SEQ_MODE_1000      0              5944  34837  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i3_LC_27_21_5/lcout
Path End         : eeprom.i2c.write_enable_127_LC_29_20_6/sr
Capture Clock    : eeprom.i2c.write_enable_127_LC_29_20_6/clk
Hold Constraint  : -31250p
Path slack       : 35655p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          3442
- Setup Time                                                        -291
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -28099

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2936
+ Clock To Q                                                      796
+ Data Path Delay                                                3824
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    7556
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4384/I                                Odrv4                          0                 0  RISE       1
I__4384/O                                Odrv4                        517               517  RISE       1
I__4389/I                                Span4Mux_v                     0               517  RISE       1
I__4389/O                                Span4Mux_v                   517              1034  RISE       1
I__4394/I                                Span4Mux_h                     0              1034  RISE       1
I__4394/O                                Span4Mux_h                   444              1478  RISE       1
I__4401/I                                Span4Mux_v                     0              1478  RISE       1
I__4401/O                                Span4Mux_v                   517              1995  RISE       1
I__4409/I                                LocalMux                       0              1995  RISE       1
I__4409/O                                LocalMux                     486              2481  RISE       1
I__4417/I                                ClkMux                         0              2481  RISE       1
I__4417/O                                ClkMux                       455              2936  RISE       1
eeprom.i2c.state__i3_LC_27_21_5/clk      LogicCell40_SEQ_MODE_1000      0              2936  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i3_LC_27_21_5/lcout       LogicCell40_SEQ_MODE_1000    796              3732  33328  FALL      23
I__4469/I                                   LocalMux                       0              3732  34558  FALL       1
I__4469/O                                   LocalMux                     455              4186  34558  FALL       1
I__4479/I                                   InMux                          0              4186  35655  FALL       1
I__4479/O                                   InMux                        320              4507  35655  FALL       1
eeprom.i2c.i56_3_lut_LC_28_20_2/in0         LogicCell40_SEQ_MODE_0000      0              4507  35655  FALL       1
eeprom.i2c.i56_3_lut_LC_28_20_2/ltout       LogicCell40_SEQ_MODE_0000    538              5044  35655  RISE       1
I__4199/I                                   CascadeMux                     0              5044  35655  RISE       1
I__4199/O                                   CascadeMux                     0              5044  35655  RISE       1
eeprom.i2c.i1_3_lut_4_lut_LC_28_20_3/in2    LogicCell40_SEQ_MODE_0000      0              5044  35655  RISE       1
eeprom.i2c.i1_3_lut_4_lut_LC_28_20_3/lcout  LogicCell40_SEQ_MODE_0000    517              5561  35655  FALL       1
I__4366/I                                   Odrv4                          0              5561  35655  FALL       1
I__4366/O                                   Odrv4                        548              6109  35655  FALL       1
I__4367/I                                   Span4Mux_h                     0              6109  35655  FALL       1
I__4367/O                                   Span4Mux_h                   465              6574  35655  FALL       1
I__4368/I                                   LocalMux                       0              6574  35655  FALL       1
I__4368/O                                   LocalMux                     455              7029  35655  FALL       1
I__4369/I                                   SRMux                          0              7029  35655  FALL       1
I__4369/O                                   SRMux                        527              7556  35655  FALL       1
eeprom.i2c.write_enable_127_LC_29_20_6/sr   LogicCell40_SEQ_MODE_1001      0              7556  35655  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.state__i2_LC_29_21_6/lcout
Path End         : eeprom.i2c.sda_out_128_LC_29_19_1/ce
Capture Clock    : eeprom.i2c.sda_out_128_LC_29_19_1/clk
Hold Constraint  : -31250p
Path slack       : 37566p

Capture Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)   -31250
+ Capture Clock Source Latency                                         0
+ Capture Clock Path Delay                                          2357
- Setup Time                                                           0
---------------------------------------------------------------   ------ 
End-of-path required time (ps)                                    -28893

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:R#1)      0
+ Launch Clock Source Latency                                       0
+ Launch Clock Path Delay                                        3907
+ Clock To Q                                                      796
+ Data Path Delay                                                3970
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    8673
 
Launch Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      29
I__4385/I                                Odrv12                         0                 0  RISE       1
I__4385/O                                Odrv12                       724               724  RISE       1
I__4390/I                                Span12Mux_s9_h                 0               724  RISE       1
I__4390/O                                Span12Mux_s9_h               579              1302  RISE       1
I__4397/I                                Sp12to4                        0              1302  RISE       1
I__4397/O                                Sp12to4                      631              1933  RISE       1
I__4405/I                                Span4Mux_v                     0              1933  RISE       1
I__4405/O                                Span4Mux_v                   517              2450  RISE       1
I__4413/I                                Span4Mux_v                     0              2450  RISE       1
I__4413/O                                Span4Mux_v                   517              2967  RISE       1
I__4421/I                                LocalMux                       0              2967  RISE       1
I__4421/O                                LocalMux                     486              3453  RISE       1
I__4426/I                                ClkMux                         0              3453  RISE       1
I__4426/O                                ClkMux                       455              3907  RISE       1
eeprom.i2c.state__i2_LC_29_21_6/clk      LogicCell40_SEQ_MODE_1000      0              3907  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.state__i2_LC_29_21_6/lcout       LogicCell40_SEQ_MODE_1000    796              4703  33286  FALL      20
I__4430/I                                   LocalMux                       0              4703  37566  FALL       1
I__4430/O                                   LocalMux                     455              5158  37566  FALL       1
I__4444/I                                   InMux                          0              5158  37566  FALL       1
I__4444/O                                   InMux                        320              5479  37566  FALL       1
eeprom.i2c.i1_4_lut_4_lut_LC_30_20_3/in3    LogicCell40_SEQ_MODE_0000      0              5479  37566  FALL       1
eeprom.i2c.i1_4_lut_4_lut_LC_30_20_3/ltout  LogicCell40_SEQ_MODE_0000    393              5871  37566  RISE       1
I__4520/I                                   CascadeMux                     0              5871  37566  RISE       1
I__4520/O                                   CascadeMux                     0              5871  37566  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/in2       LogicCell40_SEQ_MODE_0000      0              5871  37566  RISE       1
eeprom.i2c.i3948_4_lut_LC_30_20_4/lcout     LogicCell40_SEQ_MODE_0000    517              6388  37566  FALL       1
I__4512/I                                   Odrv4                          0              6388  37566  FALL       1
I__4512/O                                   Odrv4                        548              6936  37566  FALL       1
I__4513/I                                   Span4Mux_h                     0              6936  37566  FALL       1
I__4513/O                                   Span4Mux_h                   465              7401  37566  FALL       1
I__4514/I                                   LocalMux                       0              7401  37566  FALL       1
I__4514/O                                   LocalMux                     455              7856  37566  FALL       1
I__4515/I                                   CEMux                          0              7856  37566  FALL       1
I__4515/O                                   CEMux                        817              8673  37566  FALL       1
eeprom.i2c.sda_out_128_LC_29_19_1/ce        LogicCell40_SEQ_MODE_1000      0              8673  37566  FALL       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout  LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4384/I                                Odrv4                          0                 0  FALL       1
I__4384/O                                Odrv4                        548               548  FALL       1
I__4389/I                                Span4Mux_v                     0               548  FALL       1
I__4389/O                                Span4Mux_v                   548              1096  FALL       1
I__4394/I                                Span4Mux_h                     0              1096  FALL       1
I__4394/O                                Span4Mux_h                   465              1561  FALL       1
I__4400/I                                LocalMux                       0              1561  FALL       1
I__4400/O                                LocalMux                     455              2016  FALL       1
I__4408/I                                ClkMux                         0              2016  FALL       1
I__4408/O                                ClkMux                       341              2357  FALL       1
INVeeprom.i2c.sda_out_128C/I             INV                            0              2357  FALL       1
INVeeprom.i2c.sda_out_128C/O             INV                            0              2357  RISE       1
eeprom.i2c.sda_out_128_LC_29_19_1/clk    LogicCell40_SEQ_MODE_1000      0              2357  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/lcout
Path End         : SCL:out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3235
+ Clock To Q                                                       796
+ Data Path Delay                                                 8649
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    12680
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout       LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                     Odrv12                         0                 0  FALL       1
I__4385/O                                     Odrv12                       796               796  FALL       1
I__4390/I                                     Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                     Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                     Sp12to4                        0              1437  FALL       1
I__4397/O                                     Sp12to4                      662              2098  FALL       1
I__4406/I                                     Span4Mux_s3_h                  0              2098  FALL       1
I__4406/O                                     Span4Mux_s3_h                341              2440  FALL       1
I__4416/I                                     LocalMux                       0              2440  FALL       1
I__4416/O                                     LocalMux                     455              2894  FALL       1
I__4424/I                                     ClkMux                         0              2894  FALL       1
I__4424/O                                     ClkMux                       341              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/I           INV                            0              3235  FALL       1
INVeeprom.i2c.i2c_scl_enable_120C/O           INV                            0              3235  RISE       1
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/clk  LogicCell40_SEQ_MODE_1000      0              3235  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.i2c_scl_enable_120_LC_30_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4031   +INF  RISE       2
I__4376/I                                       LocalMux                       0              4031   +INF  RISE       1
I__4376/O                                       LocalMux                     486              4517   +INF  RISE       1
I__4378/I                                       InMux                          0              4517   +INF  RISE       1
I__4378/O                                       InMux                        382              4900   +INF  RISE       1
eeprom.i2c.i2719_2_lut_LC_31_21_5/in3           LogicCell40_SEQ_MODE_0000      0              4900   +INF  RISE       1
eeprom.i2c.i2719_2_lut_LC_31_21_5/lcout         LogicCell40_SEQ_MODE_0000    424              5324   +INF  FALL       1
I__4373/I                                       Odrv12                         0              5324   +INF  FALL       1
I__4373/O                                       Odrv12                       796              6119   +INF  FALL       1
I__4374/I                                       LocalMux                       0              6119   +INF  FALL       1
I__4374/O                                       LocalMux                     455              6574   +INF  FALL       1
I__4375/I                                       IoInMux                        0              6574   +INF  FALL       1
I__4375/O                                       IoInMux                      320              6895   +INF  FALL       1
scl_output_preio/DOUT0                          PRE_IO_PIN_TYPE_101001         0              6895   +INF  FALL       1
scl_output_preio/PADOUT                         PRE_IO_PIN_TYPE_101001      3297             10192   +INF  FALL       1
scl_output_iopad/DIN                            IO_PAD                         0             10192   +INF  FALL       1
scl_output_iopad/PACKAGEPIN:out                 IO_PAD                      2488             12680   +INF  FALL       1
SCL:out                                         TinyFPGA_B                     0             12680   +INF  FALL       1


++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : eeprom.i2c.write_enable_127_LC_29_20_6/lcout
Path End         : SDA:out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TinyFPGA_B|\eeprom/i2c/i2c_clk:F#1)       0
+ Launch Clock Source Latency                                        0
+ Launch Clock Path Delay                                         3442
+ Clock To Q                                                       796
+ Data Path Delay                                                10913
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    15151
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
eeprom.i2c.i2c_clk_118_LC_23_19_1/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      29
I__4385/I                                   Odrv12                         0                 0  FALL       1
I__4385/O                                   Odrv12                       796               796  FALL       1
I__4390/I                                   Span12Mux_s9_h                 0               796  FALL       1
I__4390/O                                   Span12Mux_s9_h               641              1437  FALL       1
I__4397/I                                   Sp12to4                        0              1437  FALL       1
I__4397/O                                   Sp12to4                      662              2098  FALL       1
I__4405/I                                   Span4Mux_v                     0              2098  FALL       1
I__4405/O                                   Span4Mux_v                   548              2646  FALL       1
I__4414/I                                   LocalMux                       0              2646  FALL       1
I__4414/O                                   LocalMux                     455              3101  FALL       1
I__4422/I                                   ClkMux                         0              3101  FALL       1
I__4422/O                                   ClkMux                       341              3442  FALL       1
INVeeprom.i2c.write_enable_127C/I           INV                            0              3442  FALL       1
INVeeprom.i2c.write_enable_127C/O           INV                            0              3442  RISE       1
eeprom.i2c.write_enable_127_LC_29_20_6/clk  LogicCell40_SEQ_MODE_1001      0              3442  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
eeprom.i2c.write_enable_127_LC_29_20_6/lcout  LogicCell40_SEQ_MODE_1001    796              4238   +INF  RISE       4
I__4335/I                                     LocalMux                       0              4238   +INF  RISE       1
I__4335/O                                     LocalMux                     486              4724   +INF  RISE       1
I__4339/I                                     InMux                          0              4724   +INF  RISE       1
I__4339/O                                     InMux                        382              5106   +INF  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/in1          LogicCell40_SEQ_MODE_0000      0              5106   +INF  RISE       1
eeprom.i2c.i372_2_lut_LC_28_20_1/lcout        LogicCell40_SEQ_MODE_0000    558              5665   +INF  FALL      12
I__4305/I                                     Odrv12                         0              5665   +INF  FALL       1
I__4305/O                                     Odrv12                       796              6461   +INF  FALL       1
I__4316/I                                     Span12Mux_v                    0              6461   +INF  FALL       1
I__4316/O                                     Span12Mux_v                  796              7257   +INF  FALL       1
I__4321/I                                     Sp12to4                        0              7257   +INF  FALL       1
I__4321/O                                     Sp12to4                      662              7918   +INF  FALL       1
I__4322/I                                     Span4Mux_h                     0              7918   +INF  FALL       1
I__4322/O                                     Span4Mux_h                   465              8383   +INF  FALL       1
I__4323/I                                     Span4Mux_s0_h                  0              8383   +INF  FALL       1
I__4323/O                                     Span4Mux_s0_h                207              8590   +INF  FALL       1
I__4324/I                                     LocalMux                       0              8590   +INF  FALL       1
I__4324/O                                     LocalMux                     455              9045   +INF  FALL       1
I__4325/I                                     IoInMux                        0              9045   +INF  FALL       1
I__4325/O                                     IoInMux                      320              9365   +INF  FALL       1
sda_output_preio/DOUT0                        PRE_IO_PIN_TYPE_101001         0              9365   +INF  FALL       1
sda_output_preio/PADOUT                       PRE_IO_PIN_TYPE_101001      3297             12663   +INF  FALL       1
sda_output_iopad/DIN                          IO_PAD                         0             12663   +INF  FALL       1
sda_output_iopad/PACKAGEPIN:out               IO_PAD                      2488             15151   +INF  FALL       1
SDA:out                                       TinyFPGA_B                     0             15151   +INF  FALL       1


++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_290__i25_LC_17_18_1/lcout
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                     11440
-----------------------------------   ----- 
End-of-path arrival time (ps)         17904
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                    TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                     IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__686/I                               Odrv4                          0              1420  RISE       1
I__686/O                               Odrv4                        517              1936  RISE       1
I__687/I                               IoSpan4Mux                     0              1936  RISE       1
I__687/O                               IoSpan4Mux                   424              2360  RISE       1
I__688/I                               IoSpan4Mux                     0              2360  RISE       1
I__688/O                               IoSpan4Mux                   424              2784  RISE       1
I__689/I                               IoSpan4Mux                     0              2784  RISE       1
I__689/O                               IoSpan4Mux                   424              3208  RISE       1
I__690/I                               LocalMux                       0              3208  RISE       1
I__690/O                               LocalMux                     486              3694  RISE       1
I__691/I                               IoInMux                        0              3694  RISE       1
I__691/O                               IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              4986  RISE      64
I__3869/I                              gio2CtrlBuf                    0              4986  RISE       1
I__3869/O                              gio2CtrlBuf                    0              4986  RISE       1
I__3870/I                              GlobalMux                      0              4986  RISE       1
I__3870/O                              GlobalMux                    227              5213  RISE       1
I__3873/I                              ClkMux                         0              5213  RISE       1
I__3873/O                              ClkMux                       455              5668  RISE       1
blink_counter_290__i25_LC_17_18_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_290__i25_LC_17_18_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       2
I__754/I                                 LocalMux                       0              6464   +INF  RISE       1
I__754/O                                 LocalMux                     486              6950   +INF  RISE       1
I__756/I                                 InMux                          0              6950   +INF  RISE       1
I__756/O                                 InMux                        382              7332   +INF  RISE       1
i3807_3_lut_LC_16_17_1/in0               LogicCell40_SEQ_MODE_0000      0              7332   +INF  RISE       1
i3807_3_lut_LC_16_17_1/lcout             LogicCell40_SEQ_MODE_0000    569              7901   +INF  FALL       1
I__697/I                                 Odrv12                         0              7901   +INF  FALL       1
I__697/O                                 Odrv12                       796              8697   +INF  FALL       1
I__698/I                                 Span12Mux_v                    0              8697   +INF  FALL       1
I__698/O                                 Span12Mux_v                  796              9493   +INF  FALL       1
I__699/I                                 Span12Mux_s10_h                0              9493   +INF  FALL       1
I__699/O                                 Span12Mux_s10_h              693             10185   +INF  FALL       1
I__700/I                                 Sp12to4                        0             10185   +INF  FALL       1
I__700/O                                 Sp12to4                      662             10847   +INF  FALL       1
I__701/I                                 Span4Mux_s3_v                  0             10847   +INF  FALL       1
I__701/O                                 Span4Mux_s3_v                496             11343   +INF  FALL       1
I__702/I                                 LocalMux                       0             11343   +INF  FALL       1
I__702/O                                 LocalMux                     455             11798   +INF  FALL       1
I__703/I                                 IoInMux                        0             11798   +INF  FALL       1
I__703/O                                 IoInMux                      320             12118   +INF  FALL       1
LED_pad_preio/DOUT0                      PRE_IO_PIN_TYPE_011001         0             12118   +INF  FALL       1
LED_pad_preio/PADOUT                     PRE_IO_PIN_TYPE_011001      3297             15416   +INF  FALL       1
LED_pad_iopad/DIN                        IO_PAD                         0             15416   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out             IO_PAD                      2488             17904   +INF  FALL       1
LED                                      TinyFPGA_B                     0             17904   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

