
---------- Begin Simulation Statistics ----------
final_tick                               1322378452000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703340                       # Number of bytes of host memory used
host_op_rate                                    58778                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24512.87                       # Real time elapsed on the host
host_tick_rate                               53946283                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436618859                       # Number of instructions simulated
sim_ops                                    1440822607                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.322378                       # Number of seconds simulated
sim_ticks                                1322378452000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.204184                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185544829                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212770559                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19910680                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276263347                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21059529                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22494942                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1435413                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352152829                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188151                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100254                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10933932                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547660                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31661286                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309726                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       60239430                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564952                       # Number of instructions committed
system.cpu0.commit.committedOps            1318668528                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2402389731                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548899                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.252888                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1721769016     71.67%     71.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    420329557     17.50%     89.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    102910584      4.28%     93.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87178326      3.63%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25073328      1.04%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5145070      0.21%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6584073      0.27%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1738491      0.07%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31661286      1.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2402389731                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143505                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273936660                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171897                       # Number of loads committed
system.cpu0.commit.membars                    4203738                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203744      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073846     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272143     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185887     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318668528                       # Class of committed instruction
system.cpu0.commit.refs                     558458058                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564952                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318668528                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.001172                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.001172                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            500817385                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9030879                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180764024                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1412667504                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               926830753                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                972508025                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10944637                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13308404                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6212608                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352152829                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                240121446                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1480131747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5187999                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1439927012                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39842812                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133661                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         917259782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206604358                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.546530                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2417313408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.596543                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1394887441     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               760497383     31.46%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146859249      6.08%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92154053      3.81%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13854424      0.57%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4753194      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95579      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100851      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2111234      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2417313408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      217359092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11049274                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               334889533                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.517847                       # Inst execution rate
system.cpu0.iew.exec_refs                   589151574                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154984871                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              387049953                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            435474118                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106506                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9478860                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155577591                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1378832038                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434166703                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8105082                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1364356983                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1894930                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17507253                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10944637                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21871195                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       237686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24463908                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46090                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10836                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4438075                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30302221                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2291419                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10836                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       764828                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10284446                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                618616074                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1350963568                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830121                       # average fanout of values written-back
system.cpu0.iew.wb_producers                513526327                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.512763                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1351096401                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1675650194                       # number of integer regfile reads
system.cpu0.int_regfile_writes              871012643                       # number of integer regfile writes
system.cpu0.ipc                              0.499707                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.499707                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205623      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            761769900     55.50%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848444      0.86%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100405      0.15%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439525515     32.02%     88.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          153012129     11.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1372462066                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3053125                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002225                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 574468     18.82%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2012933     65.93%     84.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               465721     15.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1371309516                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5165526100                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1350963518                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1439005014                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1372521623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1372462066                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310415                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       60163425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           235538                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           689                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27814788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2417313408                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.567763                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.829768                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1425073486     58.95%     58.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          718876291     29.74%     88.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          196057969      8.11%     96.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59370160      2.46%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11485055      0.48%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3073973      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1942680      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1077160      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             356634      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2417313408                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.520923                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20481815                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1502361                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           435474118                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155577591                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2634672500                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10084406                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              427763369                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845208292                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14404908                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               940305561                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23431353                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                52350                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1717073096                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1399977949                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          913169320                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                963862069                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35779997                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10944637                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74131066                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                67960961                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1717073052                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        306706                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5892                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32614376                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5892                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3749612327                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2772772734                       # The number of ROB writes
system.cpu0.timesIdled                       33232364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.862136                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21131242                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24327334                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2803049                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31394243                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1083121                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1108613                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25492                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36058708                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48054                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099994                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1994916                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117006                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3867674                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300654                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16834718                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120053907                       # Number of instructions committed
system.cpu1.commit.committedOps             122154079                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    509729213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239645                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.987254                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    460616353     90.36%     90.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24322779      4.77%     95.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8377173      1.64%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6808347      1.34%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2024970      0.40%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1008282      0.20%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2356214      0.46%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       347421      0.07%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3867674      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    509729213                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797645                       # Number of function calls committed.
system.cpu1.commit.int_insts                116591438                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174144                       # Number of loads committed
system.cpu1.commit.membars                    4200112                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200112      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76660016     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274138     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019669      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122154079                       # Class of committed instruction
system.cpu1.commit.refs                      41293819                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120053907                       # Number of Instructions Simulated
system.cpu1.committedOps                    122154079                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.281541                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.281541                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            416535000                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               858946                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19931303                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146167610                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23152098                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66271611                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1996693                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2142303                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5194238                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36058708                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21902659                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    486333851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               249958                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152585069                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5609652                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070151                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24010962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22214363                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.296849                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         513149640                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.721108                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               413586146     80.60%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63896045     12.45%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20356346      3.97%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11772890      2.29%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2995012      0.58%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  481381      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   61538      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     276      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           513149640                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         866033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2076782                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30653383                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.259830                       # Inst execution rate
system.cpu1.iew.exec_refs                    45328785                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11532559                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              336208295                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34521107                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100724                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2342945                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11866530                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138940816                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33796226                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2129762                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133556771                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1831615                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12647688                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1996693                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16845334                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       112716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          963762                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29558                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2428                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18652                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4346963                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       746855                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2428                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       553362                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1523420                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77000067                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132111032                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842803                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64895879                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.257018                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132188734                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169496693                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88933346                       # number of integer regfile writes
system.cpu1.ipc                              0.233561                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233561                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200212      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85513126     63.02%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36497952     26.90%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9475096      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135686533                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2818763                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020774                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 549565     19.50%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1857287     65.89%     85.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               411909     14.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134305070                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         787563244                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132111020                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155729382                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132639734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135686533                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301082                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16786736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           221801                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           428                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6980703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    513149640                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264419                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.749461                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          430704821     83.93%     83.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51421634     10.02%     93.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19610596      3.82%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5265142      1.03%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3752856      0.73%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             957105      0.19%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             807903      0.16%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             432750      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             196833      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      513149640                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.263974                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13639175                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1296025                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34521107                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11866530                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       514015673                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2130725159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              372060492                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81681716                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14374938                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26650741                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8482840                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                89946                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182385770                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143503331                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96625630                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66857129                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22749389                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1996693                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45560048                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14943914                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182385758                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24537                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               645                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29772078                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           645                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   644850115                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281408240                       # The number of ROB writes
system.cpu1.timesIdled                          20389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21250271                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             19542231                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43631718                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             830556                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3970771                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21695950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      43307982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       191291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       110037                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71955795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6373762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143912393                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6483799                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18539631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3821321                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17790575                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3154369                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3154366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18539631                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1465                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     65001973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               65001973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1632980352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1632980352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21696080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21696080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21696080                       # Request fanout histogram
system.membus.respLayer1.occupancy       111150966250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62843916260                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       630275875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   939460016.995354                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       363000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2479891500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1317336245000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5042207000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201330409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201330409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201330409                       # number of overall hits
system.cpu0.icache.overall_hits::total      201330409                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38791036                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38791036                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38791036                       # number of overall misses
system.cpu0.icache.overall_misses::total     38791036                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 523390261997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 523390261997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 523390261997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 523390261997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    240121445                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    240121445                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    240121445                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    240121445                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161548                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161548                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161548                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161548                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13492.556940                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13492.556940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13492.556940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13492.556940                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3538                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.966667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36900371                       # number of writebacks
system.cpu0.icache.writebacks::total         36900371                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1890632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1890632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1890632                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1890632                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36900404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36900404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36900404                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36900404                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 467178078499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 467178078499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 467178078499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 467178078499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153674                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153674                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153674                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153674                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12660.513920                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12660.513920                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12660.513920                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12660.513920                       # average overall mshr miss latency
system.cpu0.icache.replacements              36900371                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201330409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201330409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38791036                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38791036                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 523390261997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 523390261997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    240121445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    240121445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161548                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161548                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13492.556940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13492.556940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1890632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1890632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36900404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36900404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 467178078499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 467178078499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12660.513920                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12660.513920                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238230582                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36900371                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.456048                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        517143293                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       517143293                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    504498936                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       504498936                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    504498936                       # number of overall hits
system.cpu0.dcache.overall_hits::total      504498936                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51259626                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51259626                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51259626                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51259626                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1942157823426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1942157823426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1942157823426                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1942157823426                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555758562                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555758562                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555758562                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555758562                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092234                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37888.645996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37888.645996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37888.645996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37888.645996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15349782                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       844716                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           281811                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6896                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.468356                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   122.493619                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32421472                       # number of writebacks
system.cpu0.dcache.writebacks::total         32421472                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19749379                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19749379                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19749379                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19749379                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31510247                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31510247                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31510247                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31510247                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 670715514243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 670715514243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 670715514243                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 670715514243                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056698                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056698                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056698                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056698                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21285.631758                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21285.631758                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21285.631758                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21285.631758                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32421472                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    370197520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      370197520                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34379005                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34379005                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1051600809000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1051600809000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404576525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404576525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.084975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30588.459701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30588.459701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7506519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7506519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26872486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26872486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 461491753000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 461491753000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17173.392629                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17173.392629                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134301416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134301416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16880621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16880621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 890557014426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 890557014426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.111658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.111658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52756.176116                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52756.176116                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12242860                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12242860                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4637761                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4637761                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 209223761243                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 209223761243                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030677                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030677                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45113.096868                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45113.096868                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     83349000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     83349000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.455403                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.455403                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46641.857862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46641.857862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1770                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004332                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004332                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 85647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       923500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       923500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5400.584795                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5400.584795                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       752500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       752500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044186                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044186                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4400.584795                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4400.584795                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188239                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188239                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912015                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912015                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92251256000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92251256000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100254                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100254                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434240                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434240                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101151.029314                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101151.029314                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912015                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912015                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91339241000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91339241000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434240                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434240                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100151.029314                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100151.029314                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999423                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538115462                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32422027                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.597218                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999423                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148155279                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148155279                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36670064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29171874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              491666                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66357652                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36670064                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29171874                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24048                       # number of overall hits
system.l2.overall_hits::.cpu1.data             491666                       # number of overall hits
system.l2.overall_hits::total                66357652                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            230340                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3248148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2097860                       # number of demand (read+write) misses
system.l2.demand_misses::total                5581986                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           230340                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3248148                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5638                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2097860                       # number of overall misses
system.l2.overall_misses::total               5581986                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  19191135491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 363117264164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    551488496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 253051502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     635911390151                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  19191135491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 363117264164                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    551488496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 253051502000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    635911390151                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36900404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32420022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29686                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2589526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71939638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36900404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32420022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29686                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2589526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71939638                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.189921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.189921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83316.555922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111792.093268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97816.334871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120623.636468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113922.068266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83316.555922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111792.093268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97816.334871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120623.636468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113922.068266                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2860748                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     77532                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.897642                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15761842                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3821321                       # number of writebacks
system.l2.writebacks::total                   3821321                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         330824                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         174809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              505771                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        330824                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        174809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             505771                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       230243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2917324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1923051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5076215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       230243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2917324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1923051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16763398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21839613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16883385491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 307706236003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    493539496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 217462722316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 542545883306                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16883385491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 307706236003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    493539496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 217462722316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1710470756313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2253016639619                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.188540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.742627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.188540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.742627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73328.550666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105475.509749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88179.291763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113082.139952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106880.004749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73328.550666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105475.509749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88179.291763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113082.139952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102036.040444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103161.930553                       # average overall mshr miss latency
system.l2.replacements                       27917933                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7583117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7583117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7583117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7583117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64169783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64169783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64169783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64169783                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16763398                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16763398                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1710470756313                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1710470756313                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102036.040444                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102036.040444                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       121500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       121500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.893617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.835821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2892.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2169.642857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       852500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       269000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1121500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.893617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.835821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20297.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20026.785714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11062.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       180500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3541146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           182174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3723320                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2006850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1402513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3409363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 219088859680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160440886884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  379529746564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5547996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1584687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7132683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.361725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.477992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109170.520806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114395.293936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111319.840851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       174888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        85213                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           260101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1831962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1317300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3149262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 185798842102                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 138888404307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 324687246409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.330202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.441526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101420.685638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105434.148870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103099.471054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36670064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36694112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       230340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           235978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  19191135491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    551488496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19742623987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36900404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36930090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.189921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83316.555922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97816.334871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83662.985477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           138                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       230243                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       235840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16883385491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    493539496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17376924987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.188540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73328.550666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88179.291763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73680.991295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25630728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       309492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25940220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1241298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       695347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1936645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 144028404484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92610615116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 236639019600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26872026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1004839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27876865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.691998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116030.481386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 133186.186344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122190.189529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       155936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        89596                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       245532                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1085362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       605751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1691113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 121907393901                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  78574318009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 200481711910                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.602834                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112319.570706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 129713.889055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118550.157151                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          198                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          134                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               332                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          991                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          854                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1845                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14088382                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     13081876                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27170258                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          988                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.864372                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.847497                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14216.328961                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15318.355972                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14726.427100                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          198                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          183                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          381                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          793                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          671                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1464                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16167431                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     13758926                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29926357                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.679150                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.672485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20387.680958                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20505.105812                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20441.500683                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   159804729                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27918645                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.723943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.313921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.709310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.802432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.114958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.035507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.137538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.328680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1177477085                       # Number of tag accesses
system.l2.tags.data_accesses               1177477085                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      14735488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     187009920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        358208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123222336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1063089856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1388415808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     14735488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       358208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15093696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244564544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244564544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         230242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2922030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1925349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16610779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21693997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3821321                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3821321                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11143170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        141419364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           270882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93182353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    803922549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1049938318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11143170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       270882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11414052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184942929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184942929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184942929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11143170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       141419364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          270882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93182353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    803922549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234881247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3730704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    230242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2821561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1905693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16605875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006130501500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229551                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229551                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32807363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21693997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3821321                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21693997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3821321                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 125029                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90617                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1236748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1249017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1246456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1245692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1994071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1693845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1374103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1264302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1256648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1248710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1291482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1236118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1370421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1238444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1302654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1320257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           245938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234542                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1110031479087                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               107844840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1514449629087                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51464.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70214.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17648078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1734468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21693997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3821321                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2575154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2372746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1762471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1400921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1051609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1026408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  999910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  958145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  877940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  800628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1167872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3208105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1216719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 587982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 518307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 456893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 366196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 193683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 197111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 205650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 212454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 225423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 225228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 227808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 223114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  23922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  26314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  27173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  27548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  25154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  27045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5917101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.643667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.123578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.166237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2345117     39.63%     39.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1850417     31.27%     70.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       266530      4.50%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191718      3.24%     78.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       283798      4.80%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       170654      2.88%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       135029      2.28%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61312      1.04%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       612526     10.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5917101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      93.961521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.161216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    704.663808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229546    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203888     88.82%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3302      1.44%     90.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15488      6.75%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4877      2.12%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1374      0.60%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              409      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              143      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               38      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229551                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1380413952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8001856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238763584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1388415808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244564544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1043.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1049.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1322378389000                       # Total gap between requests
system.mem_ctrls.avgGap                      51826.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     14735488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    180579904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       358208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    121964352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1062776000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238763584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11143170.079422922805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136556901.488288938999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 270881.606894181343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92231049.149007156491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 803685207.054477930069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180556166.533784389496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       230242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2922030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1925349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16610779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3821321                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7394976005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 187063004099                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    257793402                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137320136004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1182413719577                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32086606864090                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32118.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64018.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46059.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71322.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71183.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8396731.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20702230080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11003488650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         73290200760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9772727400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104387384400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     323520586890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     235354936800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       778031554980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.357708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 608073111357                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44157100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 670148240643                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21545885340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11451909645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         80712230760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9701427420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104387384400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     440279384040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     137031739200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       805109960805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.834755                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 350977141631                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44157100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 927244210369                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12831751283.132530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62993931716.914833                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        74000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 506126120500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   257343095500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1065035356500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21863501                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21863501                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21863501                       # number of overall hits
system.cpu1.icache.overall_hits::total       21863501                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39158                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39158                       # number of overall misses
system.cpu1.icache.overall_misses::total        39158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1074067000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1074067000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1074067000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1074067000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21902659                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21902659                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21902659                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21902659                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001788                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001788                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001788                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001788                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27429.056642                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27429.056642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27429.056642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27429.056642                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29654                       # number of writebacks
system.cpu1.icache.writebacks::total            29654                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9472                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9472                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9472                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9472                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29686                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29686                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    862684500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    862684500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    862684500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    862684500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001355                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001355                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001355                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001355                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29060.314626                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29060.314626                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29060.314626                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29060.314626                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29654                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21863501                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21863501                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1074067000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1074067000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21902659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21902659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001788                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001788                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27429.056642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27429.056642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9472                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9472                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29686                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29686                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    862684500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    862684500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001355                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001355                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29060.314626                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29060.314626                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991854                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19998778                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29654                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           674.404060                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335402500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991854                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999745                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43835004                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43835004                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32718529                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32718529                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32718529                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32718529                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8667952                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8667952                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8667952                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8667952                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 914856583292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 914856583292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 914856583292                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 914856583292                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41386481                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41386481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41386481                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41386481                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209439                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209439                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209439                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209439                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105544.721901                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105544.721901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105544.721901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105544.721901                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8466060                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       814800                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           120787                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6923                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.090821                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   117.694641                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2590253                       # number of writebacks
system.cpu1.dcache.writebacks::total          2590253                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6850434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6850434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6850434                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6850434                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1817518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1817518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1817518                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1817518                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 186764897586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 186764897586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 186764897586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 186764897586                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043916                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043916                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043916                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043916                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102758.210695                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102758.210695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102758.210695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102758.210695                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2590253                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27543562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27543562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4823686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4823686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 490110860500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 490110860500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32367248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32367248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101605.050681                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101605.050681                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3818590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3818590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1005096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1005096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  98197142000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98197142000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97699.266538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97699.266538                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5174967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5174967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3844266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3844266                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 424745722792                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 424745722792                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110488.119915                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110488.119915                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3031844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3031844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       812422                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       812422                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  88567755586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  88567755586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109016.934039                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109016.934039                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          119                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          119                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4252000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4252000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.231068                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.231068                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35731.092437                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35731.092437                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3318000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3318000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097087                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097087                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        66360                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66360                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       468500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       468500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243304                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243304                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4298.165138                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4298.165138                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       361500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       361500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.241071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.241071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3347.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3347.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326312                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773682                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773682                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77859322500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77859322500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099994                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099994                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368421                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368421                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100634.785997                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100634.785997                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773682                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773682                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77085640500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77085640500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368421                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368421                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99634.785997                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99634.785997                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.500108                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36631179                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2591094                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.137341                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335414000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.500108                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.953128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89565999                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89565999                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1322378452000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64807705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11404438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64358633                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24096612                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29143854                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7133388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7133388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36930090                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27877616                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2177                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110701178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97265189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        89026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7772149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215827542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4723249536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4149855616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3797760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    331505856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9208408768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        57063794                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244657792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        129019998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              122343384     94.83%     94.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6566545      5.09%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 110057      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          129019998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143910874762                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48639464731                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55352018167                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3886888350                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44546964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1458013846500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 448492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708252                       # Number of bytes of host memory used
host_op_rate                                   449783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3532.43                       # Real time elapsed on the host
host_tick_rate                               38397180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584267831                       # Number of instructions simulated
sim_ops                                    1588827985                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.135635                       # Number of seconds simulated
sim_ticks                                135635394500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.760763                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               41689948                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41789925                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7157465                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         42898039                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21528                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36077                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14549                       # Number of indirect misses.
system.cpu0.branchPred.lookups               43037401                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8772                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41544                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3655997                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21491203                       # Number of branches committed
system.cpu0.commit.bw_lim_events               258228                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         397293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24752890                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74197374                       # Number of instructions committed
system.cpu0.commit.committedOps              74373151                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    257856295                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.288429                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.747667                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    215488055     83.57%     83.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19361370      7.51%     91.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15758862      6.11%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6732813      2.61%     99.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       116999      0.05%     99.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        89650      0.03%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        38678      0.01%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11640      0.00%     99.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       258228      0.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    257856295                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27633148                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46683                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70496563                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11800577                       # Number of loads committed
system.cpu0.commit.membars                     282671                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       282866      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40980788     55.10%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2526      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66942      0.09%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        103000      0.14%     60.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        35651      0.05%     60.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443380      4.63%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1551724      2.09%     67.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3921543      5.27%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290397     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285828     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74373151                       # Class of committed instruction
system.cpu0.commit.refs                      26049492                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74197374                       # Number of Instructions Simulated
system.cpu0.committedOps                     74373151                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.628138                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.628138                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168274985                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3502821                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32906015                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             113728920                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34871389                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53341906                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3659078                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3720966                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3413275                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   43037401                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 23690804                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    227329291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013956                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          203                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     132324663                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 391                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2799                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14321828                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159872                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          29067035                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          41711476                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.491551                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         263560633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.505209                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883716                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               186246431     70.67%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31338160     11.89%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38196839     14.49%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6902223      2.62%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  373246      0.14%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19544      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  323273      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  102902      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   58015      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           263560633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26616096                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17073911                       # number of floating regfile writes
system.cpu0.idleCycles                        5637705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3681664                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27298623                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328383                       # Inst execution rate
system.cpu0.iew.exec_refs                    29575118                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14308992                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21175308                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15396083                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            168368                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6089407                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14476441                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           99098418                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15266126                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4302452                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             88400024                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                155395                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             68581781                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3659078                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             68767375                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       223467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5028                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1386                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3595506                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       227537                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1386                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        86583                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3595081                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53873248                       # num instructions consuming a value
system.cpu0.iew.wb_count                     87528932                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.707645                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38123131                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.325147                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      87542755                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               108777433                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28726372                       # number of integer regfile writes
system.cpu0.ipc                              0.275623                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.275623                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           285037      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50652589     54.64%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2831      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  627      0.00%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71328      0.08%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620972      3.91%     58.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             173628      0.19%     59.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          35665      0.04%     59.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3443615      3.71%     62.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472827      4.82%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2854258      3.08%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3934248      4.24%     75.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12813583     13.82%     88.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10341267     11.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92702475                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35323116                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           71338101                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     31030727                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          48458082                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     508534                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005486                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31990      6.29%      6.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      6.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     62      0.01%      6.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      6.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  268      0.05%      6.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1808      0.36%      6.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                14554      2.86%      9.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              316890     62.31%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93793     18.44%     90.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32455      6.38%     96.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13475      2.65%     99.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3234      0.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57602856                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         379238460                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56498205                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         75367058                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98564343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92702475                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             534075                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24725351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1102443                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        136782                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11265644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    263560633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.351731                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706573                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          199677997     75.76%     75.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           40522415     15.37%     91.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18824270      7.14%     98.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3955499      1.50%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             380487      0.14%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              98501      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70956      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19230      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11278      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      263560633                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.344365                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4049868                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3491479                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15396083                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14476441                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11915566                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7056923                       # number of misc regfile writes
system.cpu0.numCycles                       269198338                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2072452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95313103                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38488231                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5366995                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40030797                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18783631                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               161318                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            169995031                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             112246754                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           64366135                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51293845                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35687973                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3659078                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55204690                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25877971                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         46197903                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       123797128                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18059120                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            125631                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21453296                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        126155                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   356706480                       # The number of ROB reads
system.cpu0.rob.rob_writes                  203957120                       # The number of ROB writes
system.cpu0.timesIdled                          67237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1794                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.632252                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               40903503                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            41054480                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7081491                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         42028465                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             16964                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24665                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7701                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42352770                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3770                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41630                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3621748                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21372439                       # Number of branches committed
system.cpu1.commit.bw_lim_events               264620                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         406509                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24863424                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73451598                       # Number of instructions committed
system.cpu1.commit.committedOps              73632227                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    256005352                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.287620                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.746267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214077381     83.62%     83.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     19073666      7.45%     91.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15658895      6.12%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6742396      2.63%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        95395      0.04%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54377      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27196      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11426      0.00%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       264620      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    256005352                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27642956                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29887                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69747136                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11726022                       # Number of loads committed
system.cpu1.commit.membars                     290149                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       290149      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40642018     55.20%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            452      0.00%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         68857      0.09%     55.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        105848      0.14%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36959      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444607      4.68%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1475569      2.00%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3580891      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10292083     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10286896     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73632227                       # Class of committed instruction
system.cpu1.commit.refs                      25635439                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73451598                       # Number of Instructions Simulated
system.cpu1.committedOps                     73632227                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.593520                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.593520                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            168185089                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3460585                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32513034                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             113171720                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                33686538                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52747959                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3624039                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3538188                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3434911                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42352770                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23156622                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    226791592                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2824240                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     131637263                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          813                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               14167730                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.160458                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27802128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          40920467                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.498721                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         261678536                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.504765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.879366                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               184809453     70.62%     70.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31388889     12.00%     82.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37504983     14.33%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7094641      2.71%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  558260      0.21%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   16528      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  113403      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  131751      0.05%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60628      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           261678536                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26611311                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                17059453                       # number of floating regfile writes
system.cpu1.idleCycles                        2271224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3827509                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27376458                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.332857                       # Inst execution rate
system.cpu1.iew.exec_refs                    29165032                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13965723                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21233633                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15308464                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            152271                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5905703                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14142694                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98467203                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15199309                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4295060                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87857438                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                156377                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             68197526                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3624039                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             68385091                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       217924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1295                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          862                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3582442                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       233277                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           862                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272890                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3554619                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53658183                       # num instructions consuming a value
system.cpu1.iew.wb_count                     86961951                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.709534                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38072319                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.329464                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      86974115                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107606688                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28423562                       # number of integer regfile writes
system.cpu1.ipc                              0.278279                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.278279                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           291694      0.32%      0.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50498362     54.80%     55.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 471      0.00%     55.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73487      0.08%     55.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620656      3.93%     59.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             177908      0.19%     59.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36975      0.04%     59.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444831      3.74%     63.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4459186      4.84%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2823672      3.06%     71.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3588161      3.89%     74.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12794309     13.88%     88.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10342594     11.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92152498                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               35291511                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           71279901                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     31017261                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          48422396                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     469912                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005099                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  32184      6.85%      6.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    3      0.00%      6.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  261      0.06%      6.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1399      0.30%      7.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                13459      2.86%     10.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              309789     65.92%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     75.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 94714     20.16%     96.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1449      0.31%     96.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13507      2.87%     99.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3147      0.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              57039205                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         376274240                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55944690                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74880625                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97959535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92152498                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             507668                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24834976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1100697                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        101159                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11256652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    261678536                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.352159                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.708977                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198396482     75.82%     75.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           40048075     15.30%     91.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18497087      7.07%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4156504      1.59%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             398061      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              87653      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              63828      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19508      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11338      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      261678536                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349129                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4151050                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3511810                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15308464                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14142694                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11922736                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7063977                       # number of misc regfile writes
system.cpu1.numCycles                       263949760                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7234277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               95167529                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38191565                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4772071                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38977690                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18766916                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               162221                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            168545140                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             111444105                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           63853589                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50581270                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              34939797                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3624039                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             54488919                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25662024                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         45982912                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       122562228                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18839089                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            110219                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21316471                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        110979                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   354224655                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202665232                       # The number of ROB writes
system.cpu1.timesIdled                          27735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8611550                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4459293                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13870916                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  5                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                926800                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6606461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13179057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        74072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        31782                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3516014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2691687                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7031479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2723469                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6101500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2424052                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4148985                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5794                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3482                       # Transaction distribution
system.membus.trans_dist::ReadExReq            494961                       # Transaction distribution
system.membus.trans_dist::ReadExResp           494931                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6101501                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           198                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19775406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19775406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    577311040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               577311040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7737                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6605936                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6605936    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6605936                       # Request fanout histogram
system.membus.respLayer1.occupancy        33734919118                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23667589819                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   135635394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   135635394500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                874                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          437                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2371726.544622                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7084727.148326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          437    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     98050500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            437                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   134598950000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1036444500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     23617144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        23617144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     23617144                       # number of overall hits
system.cpu0.icache.overall_hits::total       23617144                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73660                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73660                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73660                       # number of overall misses
system.cpu0.icache.overall_misses::total        73660                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4716223998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4716223998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4716223998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4716223998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     23690804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     23690804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     23690804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     23690804                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003109                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003109                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003109                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003109                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64026.934537                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64026.934537                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64026.934537                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64026.934537                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4725                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              112                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.187500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67497                       # number of writebacks
system.cpu0.icache.writebacks::total            67497                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6161                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6161                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6161                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6161                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67499                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67499                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67499                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67499                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4312404498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4312404498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4312404498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4312404498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002849                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002849                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002849                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002849                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63888.420540                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63888.420540                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63888.420540                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63888.420540                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67497                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     23617144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       23617144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73660                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73660                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4716223998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4716223998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     23690804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     23690804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64026.934537                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64026.934537                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6161                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6161                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67499                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67499                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4312404498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4312404498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63888.420540                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63888.420540                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999995                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           23684873                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67531                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           350.725933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999995                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         47449107                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        47449107                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17038580                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17038580                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17038580                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17038580                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11584058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11584058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11584058                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11584058                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 790646800657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 790646800657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 790646800657                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 790646800657                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28622638                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28622638                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28622638                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28622638                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.404717                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.404717                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.404717                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.404717                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68253.007768                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68253.007768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68253.007768                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68253.007768                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23537712                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1044                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           312195                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.394263                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1724680                       # number of writebacks
system.cpu0.dcache.writebacks::total          1724680                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9882117                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9882117                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9882117                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9882117                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1701941                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1701941                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1701941                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1701941                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 134397391334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 134397391334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 134397391334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 134397391334                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059461                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059461                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059461                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059461                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78967.127141                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78967.127141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78967.127141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78967.127141                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1724680                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11478608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11478608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3007748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3007748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 217910469500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 217910469500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14486356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14486356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.207626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.207626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72449.709716                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72449.709716                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2239139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2239139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       768609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       768609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  64593516000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  64593516000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.053057                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.053057                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84039.499928                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84039.499928                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5559972                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5559972                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8576310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8576310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 572736331157                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 572736331157                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14136282                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14136282                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.606688                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.606688                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66781.206738                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66781.206738                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7642978                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7642978                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933332                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933332                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  69803875334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  69803875334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74789.973272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74789.973272                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          951                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          951                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37416000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37416000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39343.848580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39343.848580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          539                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          539                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          412                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          412                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7934000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7934000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005709                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005709                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19257.281553                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19257.281553                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69185                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69185                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1858                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1858                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13286500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13286500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026153                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026153                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7150.968784                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7150.968784                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1856                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1856                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11444500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11444500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026125                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026125                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6166.217672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6166.217672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       358500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       358500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       344500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       344500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        10079                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          10079                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31465                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31465                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2838083334                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2838083334                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41544                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41544                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.757390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.757390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90198.103734                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90198.103734                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31458                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31458                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2806618334                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2806618334                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.757221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.757221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89217.951999                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89217.951999                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954270                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18926211                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1730748                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.935278                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954270                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998571                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998571                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         59345506                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        59345506                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              606057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              591156                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1233881                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24159                       # number of overall hits
system.l2.overall_hits::.cpu0.data             606057                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12509                       # number of overall hits
system.l2.overall_hits::.cpu1.data             591156                       # number of overall hits
system.l2.overall_hits::total                 1233881                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1116423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1090810                       # number of demand (read+write) misses
system.l2.demand_misses::total                2268592                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43339                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1116423                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18020                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1090810                       # number of overall misses
system.l2.overall_misses::total               2268592                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3941856998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127669631424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1681635999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 125818970892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259112095313                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3941856998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127669631424                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1681635999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 125818970892                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259112095313                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1722480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1681966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3502473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1722480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1681966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3502473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.642078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.648149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.590258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.648533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.647711                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.642078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.648149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.590258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.648533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.647711                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90954.036734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114355.966712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93320.532686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115344.533779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114217.142313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90954.036734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114355.966712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93320.532686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115344.533779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114217.142313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              42954                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       603                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      71.233831                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3882853                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2424048                       # number of writebacks
system.l2.writebacks::total                   2424048                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            736                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         352444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         335825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              689446                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           736                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        352444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        335825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             689446                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        42603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       763979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       754985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1579146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        42603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       763979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       754985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5047104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6626250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3469402500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88362994459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1474669502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  87713547949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181020614410                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3469402500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88362994459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1474669502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  87713547949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 508206828696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 689227443106                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.631174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.443534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.575813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.448871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.450866                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.631174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.443534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.575813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.448871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.891878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81435.638335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115661.548889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83888.133682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116179.192897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114631.968425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81435.638335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115661.548889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83888.133682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116179.192897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100692.759392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104014.705619                       # average overall mshr miss latency
system.l2.replacements                        9253483                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2452437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2452437                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2452441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2452441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       992066                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           992066                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       992068                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       992068                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5047104                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5047104                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 508206828696                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 508206828696                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100692.759392                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100692.759392                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  491                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           562                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           644                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1206                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       744500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1425000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2169500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          765                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          932                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.734641                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.690987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.710666                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1324.733096                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2212.732919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1798.922056                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          560                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          638                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11338500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13074500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     24413000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.684549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.705952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20247.321429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20492.946708                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20378.130217                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          184                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          175                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              359                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       738000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       386000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1124000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.789700                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.720165                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.754202                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4010.869565                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2205.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3130.919220                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          182                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3739500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3427000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7166500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.781116                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.711934                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.745798                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20546.703297                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19809.248555                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20187.323944                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           363279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           350196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                713475                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         596038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         571341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1167379                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  66955277927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64946666893                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  131901944820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       921537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.621315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.619987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112333.908118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113674.087617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112989.821489                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       348296                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       331875                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           680171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       247742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       239466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         487208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33129428958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32295886450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65425315408                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.259855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.259036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133725.524772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 134866.270995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 134286.209192                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3941856998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1681635999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5623492997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.642078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.590258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.625940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90954.036734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93320.532686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91649.032693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          736                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          441                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        42603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3469402500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1474669502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4944072002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.631174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.575813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.613933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81435.638335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83888.133682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82152.005616                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       242778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       240960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            483738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       520385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       519469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1039854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  60714353497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60872303999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121586657496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       763163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       760429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.681879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.683126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.682502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116671.989963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117181.783704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116926.662297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3950                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8098                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       516237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       515519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1031756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  55233565501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55417661499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 110651227000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.676444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.677932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.677187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106992.651633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107498.775989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107245.537705                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          447                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               464                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          332                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             368                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10986495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1769491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12755986                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          779                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           53                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           832                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.426187                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.679245                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.442308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33091.852410                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 49152.527778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34663.005435                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          193                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3418992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       428243                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3847235                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.222080                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.377358                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.231971                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19762.959538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21412.150000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19933.860104                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999725                       # Cycle average of tags in use
system.l2.tags.total_refs                    11276147                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9254181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.218492                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.976731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.163613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.147190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.105074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.155334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    50.451783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.140261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.033550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.788309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  64854077                       # Number of tag accesses
system.l2.tags.data_accesses                 64854077                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2727232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      49170240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1125120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48559104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    320589888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          422171584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2727232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1125120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3852352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155139328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155139328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          42613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         768285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         758736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5009217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6596431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2424052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2424052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20107082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        362517764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8295180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        358012038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2363615258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3112547323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20107082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8295180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28402262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1143796784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1143796784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1143796784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20107082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       362517764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8295180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       358012038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2363615258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4256344106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2419517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     42606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    760839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    753255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5007596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005480998750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       146903                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       146903                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10509283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2292557                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6596432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2424054                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6596432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2424054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14556                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4537                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            400027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            428592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            436299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            433769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            443048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            425974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           397733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           402450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           400148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           395393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           394852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           403580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 341173579732                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32909380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            464583754732                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51835.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70585.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        82                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5539962                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2127481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6596432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2424054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  629681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  673756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  640786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  622484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  592057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  566527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  526869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  473079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  407984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  339745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 299134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 289695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 175085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 110236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  80691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  62104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  49559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 116929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 153116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 132976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 132286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 132344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 132457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 133418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  33605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  30964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  28882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  28626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  28022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  29103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  30089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  30619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  31544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  31726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  32014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  31945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  31427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  32339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  31055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  30299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  27751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  24347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    139                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1333938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    431.866980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.642386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   430.030167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       352518     26.43%     26.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       454046     34.04%     60.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37029      2.78%     63.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15195      1.14%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11008      0.83%     65.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8748      0.66%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7840      0.59%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7329      0.55%     67.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       440225     33.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1333938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       146903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.803748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.692086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    817.538468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       146887     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-49151            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-53247            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-57343            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-61439            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-65535            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::77824-81919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        146903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       146903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.470167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.431923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.194080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           122241     83.21%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3005      2.05%     85.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9729      6.62%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5967      4.06%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3292      2.24%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1396      0.95%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              689      0.47%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              365      0.25%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              129      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               67      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        146903                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              421240064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  931584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154849088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               422171648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155139456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3105.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1141.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3112.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1143.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  135635442500                       # Total gap between requests
system.mem_ctrls.avgGap                      15036.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2726784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     48693696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1125120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48208320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    320486144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154849088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20103779.032397031784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 359004345.285404086113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8295179.913381679915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 355425810.333010077477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2362850384.159865856171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1141656929.379152536392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        42613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       768285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       758736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5009218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2424054                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1699744986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56493795119                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    741332409                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56226926445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 349421955773                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3592746071823                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39887.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73532.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42169.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74106.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69755.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1482122.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4528766340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2407081215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22877181180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6253920180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10706414160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58467867420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2847892800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       108089123295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        796.909418                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6239011444                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4528940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 124867443056                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4995636660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2655213495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24117413460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6375958560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10706414160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58433637780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2876717760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110160991875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        812.184698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6307978677                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4528940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124798475823                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1118                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          560                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6537132.142857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11185038.383081                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          560    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     51412500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            560                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   131974600500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3660794000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23123521                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23123521                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23123521                       # number of overall hits
system.cpu1.icache.overall_hits::total       23123521                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33101                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33101                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33101                       # number of overall misses
system.cpu1.icache.overall_misses::total        33101                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2047106999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2047106999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2047106999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2047106999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23156622                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23156622                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23156622                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23156622                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001429                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001429                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001429                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001429                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61844.264494                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61844.264494                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61844.264494                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61844.264494                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1076                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.606061                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30529                       # number of writebacks
system.cpu1.icache.writebacks::total            30529                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2572                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2572                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30529                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30529                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30529                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30529                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1867713000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1867713000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1867713000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1867713000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001318                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001318                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001318                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001318                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61178.322251                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61178.322251                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61178.322251                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61178.322251                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30529                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23123521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23123521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2047106999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2047106999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23156622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23156622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61844.264494                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61844.264494                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30529                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30529                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1867713000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1867713000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61178.322251                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61178.322251                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25048459                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30561                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           819.621707                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46343773                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46343773                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16895653                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16895653                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16895653                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16895653                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11293157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11293157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11293157                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11293157                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 775567983939                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 775567983939                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 775567983939                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 775567983939                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     28188810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28188810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     28188810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28188810                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.400626                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.400626                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.400626                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.400626                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68675.923299                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68675.923299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68675.923299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68675.923299                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23183711                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           92                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           298532                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.659048                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1681385                       # number of writebacks
system.cpu1.dcache.writebacks::total          1681385                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9634702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9634702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9634702                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9634702                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1658455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1658455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1658455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1658455                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 132165790816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 132165790816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 132165790816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 132165790816                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.058834                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.058834                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.058834                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.058834                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79692.117553                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79692.117553                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79692.117553                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79692.117553                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1681385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11416447                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11416447                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2977845                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2977845                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 216561047500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 216561047500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14394292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14394292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.206877                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.206877                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72724.083188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72724.083188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2213024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2213024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       764821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       764821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64710535000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64710535000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.053134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.053134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84608.731978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84608.731978                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5479206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5479206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8315312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8315312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 559006936439                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 559006936439                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.602798                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.602798                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67226.213092                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67226.213092                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7421678                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7421678                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67455255816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67455255816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75484.209213                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75484.209213                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        73705                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        73705                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          697                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          697                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26673500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26673500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        74402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        74402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38269.010043                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38269.010043                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007916                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007916                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 38095.925297                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38095.925297                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        71445                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        71445                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1780                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1780                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12769000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12769000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        73225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        73225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.024309                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024309                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7173.595506                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7173.595506                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1779                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1779                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11009000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11009000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.024295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6188.308038                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6188.308038                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       368000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       368000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       349000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       349000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9262                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9262                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32368                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32368                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2945118329                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2945118329                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.777516                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.777516                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90988.579121                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90988.579121                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        32366                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        32366                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2912750329                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2912750329                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.777468                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.777468                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89994.139807                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89994.139807                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.860093                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18750017                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1688374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.105369                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.860093                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995628                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995628                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         58444479                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        58444479                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 135635394500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1051650                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6829435                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8943396                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6278                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3602                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9880                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           33                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           33                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1534449                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          832                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       202494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5184629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5057828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10536538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8639680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220618240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3907712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    215254464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448420096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18218370                       # Total snoops (count)
system.tol2bus.snoopTraffic                 156021248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21724109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341418                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18915940     87.07%     87.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2776379     12.78%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31785      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21724109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7020098960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2602015548                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101554885                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2539110170                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46021043                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
