
arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08004f34  08004f34  00014f34  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004f58  08004f58  00014f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004f60  08004f60  00014f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004f64  08004f64  00014f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000ac  20000000  08004f68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000200ac  2**0
                  CONTENTS
  8 .bss          00000968  200000ac  200000ac  000200ac  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000a14  20000a14  000200ac  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 11 .debug_info   00027a5b  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005851  00000000  00000000  00047b37  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000110d5  00000000  00000000  0004d388  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001528  00000000  00000000  0005e460  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b30  00000000  00000000  0005f988  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c755  00000000  00000000  000614b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00007b02  00000000  00000000  0006dc0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0007570f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000401c  00000000  00000000  0007578c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000ac 	.word	0x200000ac
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004f1c 	.word	0x08004f1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b0 	.word	0x200000b0
 80001c4:	08004f1c 	.word	0x08004f1c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004da:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <HAL_InitTick+0x3c>)
 80004dc:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_InitTick+0x40>)
{
 80004de:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e0:	7818      	ldrb	r0, [r3, #0]
 80004e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e6:	fbb3 f3f0 	udiv	r3, r3, r0
 80004ea:	6810      	ldr	r0, [r2, #0]
 80004ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f0:	f000 f8aa 	bl	8000648 <HAL_SYSTICK_Config>
 80004f4:	4604      	mov	r4, r0
 80004f6:	b958      	cbnz	r0, 8000510 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004f8:	2d0f      	cmp	r5, #15
 80004fa:	d809      	bhi.n	8000510 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004fc:	4602      	mov	r2, r0
 80004fe:	4629      	mov	r1, r5
 8000500:	f04f 30ff 	mov.w	r0, #4294967295
 8000504:	f000 f85e 	bl	80005c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <HAL_InitTick+0x44>)
 800050a:	4620      	mov	r0, r4
 800050c:	601d      	str	r5, [r3, #0]
 800050e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000510:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000512:	bd38      	pop	{r3, r4, r5, pc}
 8000514:	20000044 	.word	0x20000044
 8000518:	20000000 	.word	0x20000000
 800051c:	20000004 	.word	0x20000004

08000520 <HAL_Init>:
{
 8000520:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000522:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <HAL_Init+0x30>)
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800052a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000532:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800053a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053c:	2003      	movs	r0, #3
 800053e:	f000 f82f 	bl	80005a0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000542:	2000      	movs	r0, #0
 8000544:	f7ff ffc8 	bl	80004d8 <HAL_InitTick>
  HAL_MspInit();
 8000548:	f003 ff6e 	bl	8004428 <HAL_MspInit>
}
 800054c:	2000      	movs	r0, #0
 800054e:	bd08      	pop	{r3, pc}
 8000550:	40023c00 	.word	0x40023c00

08000554 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000554:	4a03      	ldr	r2, [pc, #12]	; (8000564 <HAL_IncTick+0x10>)
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <HAL_IncTick+0x14>)
 8000558:	6811      	ldr	r1, [r2, #0]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	440b      	add	r3, r1
 800055e:	6013      	str	r3, [r2, #0]
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	200000dc 	.word	0x200000dc
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800056c:	4b01      	ldr	r3, [pc, #4]	; (8000574 <HAL_GetTick+0x8>)
 800056e:	6818      	ldr	r0, [r3, #0]
}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	200000dc 	.word	0x200000dc

08000578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000578:	b538      	push	{r3, r4, r5, lr}
 800057a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800057c:	f7ff fff6 	bl	800056c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000580:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000582:	bf1c      	itt	ne
 8000584:	4b05      	ldrne	r3, [pc, #20]	; (800059c <HAL_Delay+0x24>)
 8000586:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000588:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800058a:	bf18      	it	ne
 800058c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800058e:	f7ff ffed 	bl	800056c <HAL_GetTick>
 8000592:	1b40      	subs	r0, r0, r5
 8000594:	4284      	cmp	r4, r0
 8000596:	d8fa      	bhi.n	800058e <HAL_Delay+0x16>
  {
  }
}
 8000598:	bd38      	pop	{r3, r4, r5, pc}
 800059a:	bf00      	nop
 800059c:	20000000 	.word	0x20000000

080005a0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005a0:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005a2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005a8:	041b      	lsls	r3, r3, #16
 80005aa:	0c1b      	lsrs	r3, r3, #16
 80005ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005b0:	0200      	lsls	r0, r0, #8
 80005b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005b6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005ba:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005bc:	60d3      	str	r3, [r2, #12]
 80005be:	4770      	bx	lr
 80005c0:	e000ed00 	.word	0xe000ed00

080005c4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005c4:	4b17      	ldr	r3, [pc, #92]	; (8000624 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005c6:	b530      	push	{r4, r5, lr}
 80005c8:	68dc      	ldr	r4, [r3, #12]
 80005ca:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ce:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005d2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005d4:	2b04      	cmp	r3, #4
 80005d6:	bf28      	it	cs
 80005d8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005da:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005dc:	f04f 0501 	mov.w	r5, #1
 80005e0:	fa05 f303 	lsl.w	r3, r5, r3
 80005e4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005e8:	bf8c      	ite	hi
 80005ea:	3c03      	subhi	r4, #3
 80005ec:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005ee:	4019      	ands	r1, r3
 80005f0:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005f2:	fa05 f404 	lsl.w	r4, r5, r4
 80005f6:	3c01      	subs	r4, #1
 80005f8:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80005fa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005fc:	ea42 0201 	orr.w	r2, r2, r1
 8000600:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000604:	bfad      	iteet	ge
 8000606:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060a:	f000 000f 	andlt.w	r0, r0, #15
 800060e:	4b06      	ldrlt	r3, [pc, #24]	; (8000628 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000610:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000614:	bfb5      	itete	lt
 8000616:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000618:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop
 8000624:	e000ed00 	.word	0xe000ed00
 8000628:	e000ed14 	.word	0xe000ed14

0800062c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800062c:	2800      	cmp	r0, #0
 800062e:	db08      	blt.n	8000642 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000630:	0942      	lsrs	r2, r0, #5
 8000632:	2301      	movs	r3, #1
 8000634:	f000 001f 	and.w	r0, r0, #31
 8000638:	fa03 f000 	lsl.w	r0, r3, r0
 800063c:	4b01      	ldr	r3, [pc, #4]	; (8000644 <HAL_NVIC_EnableIRQ+0x18>)
 800063e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000642:	4770      	bx	lr
 8000644:	e000e100 	.word	0xe000e100

08000648 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000648:	3801      	subs	r0, #1
 800064a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800064e:	d20a      	bcs.n	8000666 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000652:	4a07      	ldr	r2, [pc, #28]	; (8000670 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000654:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000656:	21f0      	movs	r1, #240	; 0xf0
 8000658:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800065c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800065e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000660:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000666:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000e010 	.word	0xe000e010
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000674:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000678:	2b02      	cmp	r3, #2
 800067a:	d003      	beq.n	8000684 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000680:	2001      	movs	r0, #1
 8000682:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000684:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000686:	2305      	movs	r3, #5
 8000688:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800068c:	6813      	ldr	r3, [r2, #0]
 800068e:	f023 0301 	bic.w	r3, r3, #1
 8000692:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000694:	2000      	movs	r0, #0
}
 8000696:	4770      	bx	lr

08000698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800069c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800069e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000850 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006a4:	4a68      	ldr	r2, [pc, #416]	; (8000848 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006a6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000854 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006aa:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80006ac:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80006ae:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006b0:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 80006b2:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006b4:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 80006b6:	42ac      	cmp	r4, r5
 80006b8:	f040 80b0 	bne.w	800081c <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006bc:	684c      	ldr	r4, [r1, #4]
 80006be:	f024 0c10 	bic.w	ip, r4, #16
 80006c2:	f10c 36ff 	add.w	r6, ip, #4294967295
 80006c6:	2e01      	cmp	r6, #1
 80006c8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80006cc:	d812      	bhi.n	80006f4 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 80006ce:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006d0:	2603      	movs	r6, #3
 80006d2:	fa06 f60e 	lsl.w	r6, r6, lr
 80006d6:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006da:	68ce      	ldr	r6, [r1, #12]
 80006dc:	fa06 f60e 	lsl.w	r6, r6, lr
 80006e0:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80006e2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80006e4:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006e6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006ea:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006ee:	409e      	lsls	r6, r3
 80006f0:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 80006f2:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006f4:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 80006f6:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006f8:	fa06 f60e 	lsl.w	r6, r6, lr
 80006fc:	43f6      	mvns	r6, r6
 80006fe:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000702:	688f      	ldr	r7, [r1, #8]
 8000704:	fa07 f70e 	lsl.w	r7, r7, lr
 8000708:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800070c:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000710:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000712:	d116      	bne.n	8000742 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8000714:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000718:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800071c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000720:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000724:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000728:	f04f 0c0f 	mov.w	ip, #15
 800072c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000730:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000734:	690f      	ldr	r7, [r1, #16]
 8000736:	fa07 f70b 	lsl.w	r7, r7, fp
 800073a:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 800073e:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000742:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000744:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000746:	f004 0703 	and.w	r7, r4, #3
 800074a:	fa07 fe0e 	lsl.w	lr, r7, lr
 800074e:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8000752:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000754:	00e6      	lsls	r6, r4, #3
 8000756:	d561      	bpl.n	800081c <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000758:	f04f 0b00 	mov.w	fp, #0
 800075c:	f8cd b00c 	str.w	fp, [sp, #12]
 8000760:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000764:	4e39      	ldr	r6, [pc, #228]	; (800084c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000766:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800076a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800076e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000772:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000776:	9703      	str	r7, [sp, #12]
 8000778:	9f03      	ldr	r7, [sp, #12]
 800077a:	f023 0703 	bic.w	r7, r3, #3
 800077e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000782:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000786:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800078a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800078e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000792:	f04f 0e0f 	mov.w	lr, #15
 8000796:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800079a:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800079c:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007a0:	d043      	beq.n	800082a <HAL_GPIO_Init+0x192>
 80007a2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80007a6:	42b0      	cmp	r0, r6
 80007a8:	d041      	beq.n	800082e <HAL_GPIO_Init+0x196>
 80007aa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80007ae:	42b0      	cmp	r0, r6
 80007b0:	d03f      	beq.n	8000832 <HAL_GPIO_Init+0x19a>
 80007b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80007b6:	42b0      	cmp	r0, r6
 80007b8:	d03d      	beq.n	8000836 <HAL_GPIO_Init+0x19e>
 80007ba:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80007be:	42b0      	cmp	r0, r6
 80007c0:	d03b      	beq.n	800083a <HAL_GPIO_Init+0x1a2>
 80007c2:	4548      	cmp	r0, r9
 80007c4:	d03b      	beq.n	800083e <HAL_GPIO_Init+0x1a6>
 80007c6:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80007ca:	42b0      	cmp	r0, r6
 80007cc:	d039      	beq.n	8000842 <HAL_GPIO_Init+0x1aa>
 80007ce:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80007d2:	42b0      	cmp	r0, r6
 80007d4:	bf14      	ite	ne
 80007d6:	2608      	movne	r6, #8
 80007d8:	2607      	moveq	r6, #7
 80007da:	fa06 f60c 	lsl.w	r6, r6, ip
 80007de:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007e2:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 80007e4:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80007e6:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007e8:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80007ec:	bf0c      	ite	eq
 80007ee:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 80007f0:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 80007f2:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 80007f4:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007f6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80007fa:	bf0c      	ite	eq
 80007fc:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 80007fe:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000800:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000802:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000804:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000808:	bf0c      	ite	eq
 800080a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800080c:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 800080e:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000810:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000812:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000814:	bf54      	ite	pl
 8000816:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000818:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 800081a:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800081c:	3301      	adds	r3, #1
 800081e:	2b10      	cmp	r3, #16
 8000820:	f47f af45 	bne.w	80006ae <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000824:	b005      	add	sp, #20
 8000826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800082a:	465e      	mov	r6, fp
 800082c:	e7d5      	b.n	80007da <HAL_GPIO_Init+0x142>
 800082e:	2601      	movs	r6, #1
 8000830:	e7d3      	b.n	80007da <HAL_GPIO_Init+0x142>
 8000832:	2602      	movs	r6, #2
 8000834:	e7d1      	b.n	80007da <HAL_GPIO_Init+0x142>
 8000836:	2603      	movs	r6, #3
 8000838:	e7cf      	b.n	80007da <HAL_GPIO_Init+0x142>
 800083a:	2604      	movs	r6, #4
 800083c:	e7cd      	b.n	80007da <HAL_GPIO_Init+0x142>
 800083e:	2605      	movs	r6, #5
 8000840:	e7cb      	b.n	80007da <HAL_GPIO_Init+0x142>
 8000842:	2606      	movs	r6, #6
 8000844:	e7c9      	b.n	80007da <HAL_GPIO_Init+0x142>
 8000846:	bf00      	nop
 8000848:	40013c00 	.word	0x40013c00
 800084c:	40020000 	.word	0x40020000
 8000850:	40023800 	.word	0x40023800
 8000854:	40021400 	.word	0x40021400

08000858 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000858:	b10a      	cbz	r2, 800085e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800085a:	6181      	str	r1, [r0, #24]
 800085c:	4770      	bx	lr
 800085e:	0409      	lsls	r1, r1, #16
 8000860:	e7fb      	b.n	800085a <HAL_GPIO_WritePin+0x2>
	...

08000864 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000864:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000866:	4b04      	ldr	r3, [pc, #16]	; (8000878 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000868:	6959      	ldr	r1, [r3, #20]
 800086a:	4201      	tst	r1, r0
 800086c:	d002      	beq.n	8000874 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800086e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000870:	f003 fb5a 	bl	8003f28 <HAL_GPIO_EXTI_Callback>
 8000874:	bd08      	pop	{r3, pc}
 8000876:	bf00      	nop
 8000878:	40013c00 	.word	0x40013c00

0800087c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800087c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000880:	4604      	mov	r4, r0
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000882:	f890 02b8 	ldrb.w	r0, [r0, #696]	; 0x2b8
{
 8000886:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 800088a:	f89d e034 	ldrb.w	lr, [sp, #52]	; 0x34
 800088e:	f8bd c038 	ldrh.w	ip, [sp, #56]	; 0x38
  __HAL_LOCK(hhcd);
 8000892:	2801      	cmp	r0, #1
 8000894:	d028      	beq.n	80008e8 <HAL_HCD_HC_Init+0x6c>
  hhcd->hc[ch_num].do_ping = 0U;
 8000896:	2028      	movs	r0, #40	; 0x28
 8000898:	fb00 4001 	mla	r0, r0, r1, r4
  __HAL_LOCK(hhcd);
 800089c:	2501      	movs	r5, #1
  hhcd->hc[ch_num].do_ping = 0U;
 800089e:	2600      	movs	r6, #0
  hhcd->hc[ch_num].ep_type = ep_type;
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;

  if ((epnum & 0x80U) == 0x80U)
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80008a0:	f012 0f80 	tst.w	r2, #128	; 0x80
  __HAL_LOCK(hhcd);
 80008a4:	f884 52b8 	strb.w	r5, [r4, #696]	; 0x2b8
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80008a8:	f002 097f 	and.w	r9, r2, #127	; 0x7f
    hhcd->hc[ch_num].ep_is_in = 1U;
 80008ac:	bf08      	it	eq
 80008ae:	4635      	moveq	r5, r6
  hhcd->hc[ch_num].do_ping = 0U;
 80008b0:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d
  hhcd->hc[ch_num].dev_addr = dev_address;
 80008b4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hhcd->hc[ch_num].ch_num = ch_num;
 80008b8:	f880 1039 	strb.w	r1, [r0, #57]	; 0x39
  hhcd->hc[ch_num].ep_type = ep_type;
 80008bc:	f880 e03f 	strb.w	lr, [r0, #63]	; 0x3f
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80008c0:	f880 903a 	strb.w	r9, [r0, #58]	; 0x3a
    hhcd->hc[ch_num].ep_is_in = 1U;
 80008c4:	f880 503b 	strb.w	r5, [r0, #59]	; 0x3b
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
  }

  hhcd->hc[ch_num].speed = speed;
 80008c8:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  hhcd->hc[ch_num].max_packet = mps;
 80008cc:	f8a0 c040 	strh.w	ip, [r0, #64]	; 0x40

  status =  USB_HC_Init(hhcd->Instance,
 80008d0:	f8cd c008 	str.w	ip, [sp, #8]
 80008d4:	e88d 4080 	stmia.w	sp, {r7, lr}
 80008d8:	6820      	ldr	r0, [r4, #0]
 80008da:	f002 f96f 	bl	8002bbc <USB_HC_Init>
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80008de:	f884 62b8 	strb.w	r6, [r4, #696]	; 0x2b8

  return status;
}
 80008e2:	b004      	add	sp, #16
 80008e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hhcd);
 80008e8:	2002      	movs	r0, #2
 80008ea:	e7fa      	b.n	80008e2 <HAL_HCD_HC_Init+0x66>

080008ec <HAL_HCD_HC_Halt>:
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
  HAL_StatusTypeDef status = HAL_OK;

  __HAL_LOCK(hhcd);
 80008ec:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 80008f0:	2b01      	cmp	r3, #1
{
 80008f2:	b510      	push	{r4, lr}
 80008f4:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 80008f6:	d009      	beq.n	800090c <HAL_HCD_HC_Halt+0x20>
 80008f8:	2301      	movs	r3, #1
 80008fa:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80008fe:	6800      	ldr	r0, [r0, #0]
 8000900:	f002 f9e6 	bl	8002cd0 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000904:	2000      	movs	r0, #0
 8000906:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8

  return status;
 800090a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 800090c:	2002      	movs	r0, #2
}
 800090e:	bd10      	pop	{r4, pc}

08000910 <HAL_HCD_Init>:
{
 8000910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hhcd == NULL)
 8000914:	4607      	mov	r7, r0
{
 8000916:	b08a      	sub	sp, #40	; 0x28
  if (hhcd == NULL)
 8000918:	2800      	cmp	r0, #0
 800091a:	d041      	beq.n	80009a0 <HAL_HCD_Init+0x90>
  if (hhcd->State == HAL_HCD_STATE_RESET)
 800091c:	f890 32b9 	ldrb.w	r3, [r0, #697]	; 0x2b9
  USBx = hhcd->Instance;
 8000920:	6804      	ldr	r4, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000922:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000926:	b91b      	cbnz	r3, 8000930 <HAL_HCD_Init+0x20>
    hhcd->Lock = HAL_UNLOCKED;
 8000928:	f880 22b8 	strb.w	r2, [r0, #696]	; 0x2b8
    HAL_HCD_MspInit(hhcd);
 800092c:	f004 f8a0 	bl	8004a70 <HAL_HCD_MspInit>
  hhcd->State = HAL_HCD_STATE_BUSY;
 8000930:	2303      	movs	r3, #3
 8000932:	f887 32b9 	strb.w	r3, [r7, #697]	; 0x2b9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000936:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  __HAL_HCD_DISABLE(hhcd);
 8000938:	463c      	mov	r4, r7
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800093a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_HCD_DISABLE(hhcd);
 800093e:	f854 0b10 	ldr.w	r0, [r4], #16
    hhcd->Init.dma_enable = 0U;
 8000942:	bf08      	it	eq
 8000944:	613b      	streq	r3, [r7, #16]
  __HAL_HCD_DISABLE(hhcd);
 8000946:	f001 fff5 	bl	8002934 <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800094a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800094c:	466d      	mov	r5, sp
 800094e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000950:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000952:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000954:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000958:	e885 0003 	stmia.w	r5, {r0, r1}
 800095c:	f107 0804 	add.w	r8, r7, #4
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000960:	463e      	mov	r6, r7
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000962:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000966:	6838      	ldr	r0, [r7, #0]
 8000968:	f001 ff9e 	bl	80028a8 <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800096c:	f856 0b10 	ldr.w	r0, [r6], #16
 8000970:	2101      	movs	r1, #1
 8000972:	f001 ffe5 	bl	8002940 <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000976:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000978:	466d      	mov	r5, sp
 800097a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800097e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000980:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000984:	e885 0003 	stmia.w	r5, {r0, r1}
 8000988:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 800098c:	6838      	ldr	r0, [r7, #0]
 800098e:	f002 f895 	bl	8002abc <USB_HostInit>
  hhcd->State = HAL_HCD_STATE_READY;
 8000992:	2301      	movs	r3, #1
 8000994:	f887 32b9 	strb.w	r3, [r7, #697]	; 0x2b9
  return HAL_OK;
 8000998:	2000      	movs	r0, #0
}
 800099a:	b00a      	add	sp, #40	; 0x28
 800099c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80009a0:	2001      	movs	r0, #1
 80009a2:	e7fa      	b.n	800099a <HAL_HCD_Init+0x8a>

080009a4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80009a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80009a6:	2428      	movs	r4, #40	; 0x28
 80009a8:	fb04 0401 	mla	r4, r4, r1, r0
{
 80009ac:	f89d 7014 	ldrb.w	r7, [sp, #20]
 80009b0:	9e06      	ldr	r6, [sp, #24]
 80009b2:	f8bd 501c 	ldrh.w	r5, [sp, #28]
  hhcd->hc[ch_num].ep_is_in = direction;
 80009b6:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
  hhcd->hc[ch_num].ep_type  = ep_type;
 80009ba:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f

  if (token == 0U)
 80009be:	b96f      	cbnz	r7, 80009dc <HAL_HCD_HC_SubmitRequest+0x38>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80009c0:	2703      	movs	r7, #3
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80009c2:	2b02      	cmp	r3, #2
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80009c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
  switch (ep_type)
 80009c8:	d02b      	beq.n	8000a22 <HAL_HCD_HC_SubmitRequest+0x7e>
 80009ca:	42bb      	cmp	r3, r7
 80009cc:	d029      	beq.n	8000a22 <HAL_HCD_HC_SubmitRequest+0x7e>
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d131      	bne.n	8000a36 <HAL_HCD_HC_SubmitRequest+0x92>
        }
      }
      break;

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80009d2:	2328      	movs	r3, #40	; 0x28
 80009d4:	fb03 0301 	mla	r3, r3, r1, r0
 80009d8:	2200      	movs	r2, #0
 80009da:	e02a      	b.n	8000a32 <HAL_HCD_HC_SubmitRequest+0x8e>
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80009dc:	f04f 0e02 	mov.w	lr, #2
 80009e0:	f884 e042 	strb.w	lr, [r4, #66]	; 0x42
  switch (ep_type)
 80009e4:	2b03      	cmp	r3, #3
 80009e6:	d826      	bhi.n	8000a36 <HAL_HCD_HC_SubmitRequest+0x92>
 80009e8:	a401      	add	r4, pc, #4	; (adr r4, 80009f0 <HAL_HCD_HC_SubmitRequest+0x4c>)
 80009ea:	f854 f023 	ldr.w	pc, [r4, r3, lsl #2]
 80009ee:	bf00      	nop
 80009f0:	08000a01 	.word	0x08000a01
 80009f4:	080009d3 	.word	0x080009d3
 80009f8:	08000a23 	.word	0x08000a23
 80009fc:	08000a23 	.word	0x08000a23
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000a00:	2f01      	cmp	r7, #1
 8000a02:	d118      	bne.n	8000a36 <HAL_HCD_HC_SubmitRequest+0x92>
 8000a04:	b9ba      	cbnz	r2, 8000a36 <HAL_HCD_HC_SubmitRequest+0x92>
        if (length == 0U)
 8000a06:	b925      	cbnz	r5, 8000a12 <HAL_HCD_HC_SubmitRequest+0x6e>
          hhcd->hc[ch_num].toggle_out = 1U;
 8000a08:	2328      	movs	r3, #40	; 0x28
 8000a0a:	fb03 0301 	mla	r3, r3, r1, r0
 8000a0e:	f883 7051 	strb.w	r7, [r3, #81]	; 0x51
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000a12:	2328      	movs	r3, #40	; 0x28
 8000a14:	fb03 0301 	mla	r3, r3, r1, r0
 8000a18:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000a1c:	b14a      	cbz	r2, 8000a32 <HAL_HCD_HC_SubmitRequest+0x8e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000a1e:	2202      	movs	r2, #2
 8000a20:	e007      	b.n	8000a32 <HAL_HCD_HC_SubmitRequest+0x8e>
 8000a22:	2328      	movs	r3, #40	; 0x28
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000a24:	fb03 0301 	mla	r3, r3, r1, r0
      if (direction == 0U)
 8000a28:	b9d2      	cbnz	r2, 8000a60 <HAL_HCD_HC_SubmitRequest+0xbc>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000a2a:	f893 4051 	ldrb.w	r4, [r3, #81]	; 0x51
 8000a2e:	2c00      	cmp	r4, #0
 8000a30:	d1f5      	bne.n	8000a1e <HAL_HCD_HC_SubmitRequest+0x7a>
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    default:
      break;
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8000a36:	2428      	movs	r4, #40	; 0x28
 8000a38:	fb04 0301 	mla	r3, r4, r1, r0
  hhcd->hc[ch_num].xfer_len  = length;
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8000a3c:	2200      	movs	r2, #0
  hhcd->hc[ch_num].xfer_count = 0U;
  hhcd->hc[ch_num].ch_num = ch_num;
 8000a3e:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
  hhcd->hc[ch_num].state = HC_IDLE;

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8000a42:	4619      	mov	r1, r3
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8000a44:	645e      	str	r6, [r3, #68]	; 0x44
  hhcd->hc[ch_num].xfer_len  = length;
 8000a46:	649d      	str	r5, [r3, #72]	; 0x48
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8000a48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  hhcd->hc[ch_num].xfer_count = 0U;
 8000a4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hhcd->hc[ch_num].state = HC_IDLE;
 8000a4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8000a52:	3138      	adds	r1, #56	; 0x38
 8000a54:	7c02      	ldrb	r2, [r0, #16]
 8000a56:	6800      	ldr	r0, [r0, #0]
}
 8000a58:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8000a5c:	f002 b99c 	b.w	8002d98 <USB_HC_StartXfer>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000a60:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8000a64:	e7da      	b.n	8000a1c <HAL_HCD_HC_SubmitRequest+0x78>
 8000a66:	bf00      	nop

08000a68 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8000a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000a6c:	6806      	ldr	r6, [r0, #0]
{
 8000a6e:	b087      	sub	sp, #28
 8000a70:	4604      	mov	r4, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8000a72:	4630      	mov	r0, r6
 8000a74:	f001 ffc4 	bl	8002a00 <USB_GetMode>
 8000a78:	2801      	cmp	r0, #1
 8000a7a:	f040 80b4 	bne.w	8000be6 <HAL_HCD_IRQHandler+0x17e>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8000a7e:	6820      	ldr	r0, [r4, #0]
 8000a80:	f001 ffba 	bl	80029f8 <USB_ReadInterrupts>
 8000a84:	2800      	cmp	r0, #0
 8000a86:	f000 80ae 	beq.w	8000be6 <HAL_HCD_IRQHandler+0x17e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8000a8a:	6820      	ldr	r0, [r4, #0]
 8000a8c:	f001 ffb4 	bl	80029f8 <USB_ReadInterrupts>
 8000a90:	0287      	lsls	r7, r0, #10
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8000a92:	bf48      	it	mi
 8000a94:	6823      	ldrmi	r3, [r4, #0]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8000a96:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8000a98:	bf44      	itt	mi
 8000a9a:	f44f 1200 	movmi.w	r2, #2097152	; 0x200000
 8000a9e:	615a      	strmi	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8000aa0:	f001 ffaa 	bl	80029f8 <USB_ReadInterrupts>
 8000aa4:	02c5      	lsls	r5, r0, #11
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8000aa6:	bf48      	it	mi
 8000aa8:	6823      	ldrmi	r3, [r4, #0]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8000aaa:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8000aac:	bf44      	itt	mi
 8000aae:	f44f 1280 	movmi.w	r2, #1048576	; 0x100000
 8000ab2:	615a      	strmi	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8000ab4:	f001 ffa0 	bl	80029f8 <USB_ReadInterrupts>
 8000ab8:	0140      	lsls	r0, r0, #5
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8000aba:	bf48      	it	mi
 8000abc:	6823      	ldrmi	r3, [r4, #0]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8000abe:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8000ac0:	bf44      	itt	mi
 8000ac2:	f04f 6280 	movmi.w	r2, #67108864	; 0x4000000
 8000ac6:	615a      	strmi	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8000ac8:	f001 ff96 	bl	80029f8 <USB_ReadInterrupts>
 8000acc:	0781      	lsls	r1, r0, #30
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8000ace:	bf48      	it	mi
 8000ad0:	6823      	ldrmi	r3, [r4, #0]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8000ad2:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8000ad4:	bf44      	itt	mi
 8000ad6:	2202      	movmi	r2, #2
 8000ad8:	615a      	strmi	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8000ada:	f001 ff8d 	bl	80029f8 <USB_ReadInterrupts>
 8000ade:	0082      	lsls	r2, r0, #2
 8000ae0:	d510      	bpl.n	8000b04 <HAL_HCD_IRQHandler+0x9c>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8000ae2:	f8d6 3440 	ldr.w	r3, [r6, #1088]	; 0x440
 8000ae6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8000aea:	f8c6 3440 	str.w	r3, [r6, #1088]	; 0x440

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8000aee:	4620      	mov	r0, r4
 8000af0:	f004 f80e 	bl	8004b10 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8000af4:	2101      	movs	r1, #1
 8000af6:	6820      	ldr	r0, [r4, #0]
 8000af8:	f001 ff86 	bl	8002a08 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8000afc:	6823      	ldr	r3, [r4, #0]
 8000afe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000b02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8000b04:	6820      	ldr	r0, [r4, #0]
 8000b06:	f001 ff77 	bl	80029f8 <USB_ReadInterrupts>
 8000b0a:	01c3      	lsls	r3, r0, #7
 8000b0c:	d542      	bpl.n	8000b94 <HAL_HCD_IRQHandler+0x12c>
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000b0e:	6825      	ldr	r5, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8000b10:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8000b14:	9304      	str	r3, [sp, #16]
  hprt0_dup = USBx_HPRT0;
 8000b16:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8000b1a:	9305      	str	r3, [sp, #20]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8000b1c:	9b05      	ldr	r3, [sp, #20]
 8000b1e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8000b22:	9305      	str	r3, [sp, #20]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8000b24:	9b04      	ldr	r3, [sp, #16]
 8000b26:	079f      	lsls	r7, r3, #30
 8000b28:	d50d      	bpl.n	8000b46 <HAL_HCD_IRQHandler+0xde>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8000b2a:	9b04      	ldr	r3, [sp, #16]
 8000b2c:	07d8      	lsls	r0, r3, #31
 8000b2e:	d506      	bpl.n	8000b3e <HAL_HCD_IRQHandler+0xd6>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8000b30:	69ab      	ldr	r3, [r5, #24]
 8000b32:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000b36:	61ab      	str	r3, [r5, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8000b38:	4620      	mov	r0, r4
 8000b3a:	f003 ffe5 	bl	8004b08 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8000b3e:	9b05      	ldr	r3, [sp, #20]
 8000b40:	f043 0302 	orr.w	r3, r3, #2
 8000b44:	9305      	str	r3, [sp, #20]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8000b46:	9b04      	ldr	r3, [sp, #16]
 8000b48:	0719      	lsls	r1, r3, #28
 8000b4a:	d519      	bpl.n	8000b80 <HAL_HCD_IRQHandler+0x118>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8000b4c:	9b05      	ldr	r3, [sp, #20]
 8000b4e:	f043 0308 	orr.w	r3, r3, #8
 8000b52:	9305      	str	r3, [sp, #20]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8000b54:	9b04      	ldr	r3, [sp, #16]
 8000b56:	075a      	lsls	r2, r3, #29
 8000b58:	d550      	bpl.n	8000bfc <HAL_HCD_IRQHandler+0x194>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8000b5a:	69a1      	ldr	r1, [r4, #24]
 8000b5c:	2902      	cmp	r1, #2
 8000b5e:	d145      	bne.n	8000bec <HAL_HCD_IRQHandler+0x184>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8000b60:	9b04      	ldr	r3, [sp, #16]
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8000b62:	6820      	ldr	r0, [r4, #0]
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8000b64:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8000b68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8000b6c:	bf18      	it	ne
 8000b6e:	2101      	movne	r1, #1
 8000b70:	f001 ff4a 	bl	8002a08 <USB_InitFSLSPClkSel>
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8000b74:	4620      	mov	r0, r4
 8000b76:	f003 ffd0 	bl	8004b1a <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8000b7a:	4620      	mov	r0, r4
 8000b7c:	f003 ffc4 	bl	8004b08 <HAL_HCD_Connect_Callback>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8000b80:	9b04      	ldr	r3, [sp, #16]
 8000b82:	069b      	lsls	r3, r3, #26
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8000b84:	bf42      	ittt	mi
 8000b86:	9b05      	ldrmi	r3, [sp, #20]
 8000b88:	f043 0320 	orrmi.w	r3, r3, #32
 8000b8c:	9305      	strmi	r3, [sp, #20]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8000b8e:	9b05      	ldr	r3, [sp, #20]
 8000b90:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8000b94:	6820      	ldr	r0, [r4, #0]
 8000b96:	f001 ff2f 	bl	80029f8 <USB_ReadInterrupts>
 8000b9a:	0707      	lsls	r7, r0, #28
 8000b9c:	d505      	bpl.n	8000baa <HAL_HCD_IRQHandler+0x142>
      HAL_HCD_SOF_Callback(hhcd);
 8000b9e:	4620      	mov	r0, r4
 8000ba0:	f003 ffae 	bl	8004b00 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8000ba4:	6823      	ldr	r3, [r4, #0]
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8000baa:	6820      	ldr	r0, [r4, #0]
 8000bac:	f001 ff24 	bl	80029f8 <USB_ReadInterrupts>
 8000bb0:	0185      	lsls	r5, r0, #6
 8000bb2:	d512      	bpl.n	8000bda <HAL_HCD_IRQHandler+0x172>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8000bb4:	6820      	ldr	r0, [r4, #0]
 8000bb6:	f002 f886 	bl	8002cc6 <USB_HC_ReadInterrupt>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000bba:	f04f 0a00 	mov.w	sl, #0
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8000bbe:	9001      	str	r0, [sp, #4]
 8000bc0:	f506 68a0 	add.w	r8, r6, #1280	; 0x500
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8000bc4:	2728      	movs	r7, #40	; 0x28
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8000bc6:	f04f 0902 	mov.w	r9, #2
        hhcd->hc[ch_num].ErrCnt = 0U;
 8000bca:	46d3      	mov	fp, sl
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000bcc:	68a3      	ldr	r3, [r4, #8]
 8000bce:	459a      	cmp	sl, r3
 8000bd0:	d323      	bcc.n	8000c1a <HAL_HCD_IRQHandler+0x1b2>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8000bd2:	6823      	ldr	r3, [r4, #0]
 8000bd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000bd8:	615a      	str	r2, [r3, #20]
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8000bda:	6820      	ldr	r0, [r4, #0]
 8000bdc:	f001 ff0c 	bl	80029f8 <USB_ReadInterrupts>
 8000be0:	06c3      	lsls	r3, r0, #27
 8000be2:	f100 8220 	bmi.w	8001026 <HAL_HCD_IRQHandler+0x5be>
}
 8000be6:	b007      	add	sp, #28
 8000be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8000bec:	68e3      	ldr	r3, [r4, #12]
 8000bee:	2b01      	cmp	r3, #1
          USBx_HOST->HFIR = 60000U;
 8000bf0:	bf04      	itt	eq
 8000bf2:	f64e 2260 	movweq	r2, #60000	; 0xea60
 8000bf6:	f8c5 2404 	streq.w	r2, [r5, #1028]	; 0x404
 8000bfa:	e7bb      	b.n	8000b74 <HAL_HCD_IRQHandler+0x10c>
      HAL_HCD_PortDisabled_Callback(hhcd);
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	f003 ff90 	bl	8004b22 <HAL_HCD_PortDisabled_Callback>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8000c02:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8000c06:	6822      	ldr	r2, [r4, #0]
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8000c08:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8000c0c:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8000c10:	6993      	ldr	r3, [r2, #24]
 8000c12:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c16:	6193      	str	r3, [r2, #24]
 8000c18:	e7b2      	b.n	8000b80 <HAL_HCD_IRQHandler+0x118>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8000c1a:	9a01      	ldr	r2, [sp, #4]
 8000c1c:	f00a 030f 	and.w	r3, sl, #15
 8000c20:	fa22 f303 	lsr.w	r3, r2, r3
 8000c24:	07d8      	lsls	r0, r3, #31
 8000c26:	f140 808a 	bpl.w	8000d3e <HAL_HCD_IRQHandler+0x2d6>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8000c2a:	f8d8 3000 	ldr.w	r3, [r8]
 8000c2e:	6820      	ldr	r0, [r4, #0]
 8000c30:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8000c34:	fa5f f58a 	uxtb.w	r5, sl
 8000c38:	f000 8104 	beq.w	8000e44 <HAL_HCD_IRQHandler+0x3dc>
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8000c3c:	016a      	lsls	r2, r5, #5
 8000c3e:	f500 63a0 	add.w	r3, r0, #1280	; 0x500
 8000c42:	18d6      	adds	r6, r2, r3
 8000c44:	68b1      	ldr	r1, [r6, #8]
 8000c46:	0749      	lsls	r1, r1, #29
 8000c48:	d513      	bpl.n	8000c72 <HAL_HCD_IRQHandler+0x20a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8000c4a:	2104      	movs	r1, #4
 8000c4c:	60b1      	str	r1, [r6, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000c4e:	68f1      	ldr	r1, [r6, #12]
 8000c50:	f041 0102 	orr.w	r1, r1, #2
 8000c54:	60f1      	str	r1, [r6, #12]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8000c56:	68b1      	ldr	r1, [r6, #8]
 8000c58:	0589      	lsls	r1, r1, #22
 8000c5a:	d542      	bpl.n	8000ce2 <HAL_HCD_IRQHandler+0x27a>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000c5c:	68f3      	ldr	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000c5e:	6820      	ldr	r0, [r4, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000c66:	4629      	mov	r1, r5
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000c68:	f002 f832 	bl	8002cd0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8000c6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c70:	e0c7      	b.n	8000e02 <HAL_HCD_IRQHandler+0x39a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8000c72:	68b1      	ldr	r1, [r6, #8]
 8000c74:	0689      	lsls	r1, r1, #26
 8000c76:	d502      	bpl.n	8000c7e <HAL_HCD_IRQHandler+0x216>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8000c78:	2120      	movs	r1, #32
 8000c7a:	60b1      	str	r1, [r6, #8]
 8000c7c:	e7eb      	b.n	8000c56 <HAL_HCD_IRQHandler+0x1ee>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8000c7e:	68b1      	ldr	r1, [r6, #8]
 8000c80:	0709      	lsls	r1, r1, #28
 8000c82:	d515      	bpl.n	8000cb0 <HAL_HCD_IRQHandler+0x248>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000c84:	68f1      	ldr	r1, [r6, #12]
 8000c86:	9303      	str	r3, [sp, #12]
 8000c88:	f041 0102 	orr.w	r1, r1, #2
 8000c8c:	60f1      	str	r1, [r6, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8000c8e:	fb07 4105 	mla	r1, r7, r5, r4
 8000c92:	f04f 0e05 	mov.w	lr, #5
 8000c96:	f881 e05d 	strb.w	lr, [r1, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8000c9a:	2110      	movs	r1, #16
 8000c9c:	60b1      	str	r1, [r6, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8000c9e:	2108      	movs	r1, #8
 8000ca0:	60b1      	str	r1, [r6, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000ca2:	4629      	mov	r1, r5
 8000ca4:	9202      	str	r2, [sp, #8]
 8000ca6:	f002 f813 	bl	8002cd0 <USB_HC_Halt>
 8000caa:	9a02      	ldr	r2, [sp, #8]
 8000cac:	9b03      	ldr	r3, [sp, #12]
 8000cae:	e7d2      	b.n	8000c56 <HAL_HCD_IRQHandler+0x1ee>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8000cb0:	68b1      	ldr	r1, [r6, #8]
 8000cb2:	0549      	lsls	r1, r1, #21
 8000cb4:	d5cf      	bpl.n	8000c56 <HAL_HCD_IRQHandler+0x1ee>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000cb6:	68f1      	ldr	r1, [r6, #12]
 8000cb8:	9303      	str	r3, [sp, #12]
 8000cba:	f041 0102 	orr.w	r1, r1, #2
 8000cbe:	60f1      	str	r1, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000cc0:	4629      	mov	r1, r5
 8000cc2:	9202      	str	r2, [sp, #8]
 8000cc4:	f002 f804 	bl	8002cd0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8000cc8:	2110      	movs	r1, #16
 8000cca:	60b1      	str	r1, [r6, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8000ccc:	fb07 4105 	mla	r1, r7, r5, r4
 8000cd0:	2008      	movs	r0, #8
 8000cd2:	f881 005d 	strb.w	r0, [r1, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8000cd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cda:	60b1      	str	r1, [r6, #8]
 8000cdc:	9b03      	ldr	r3, [sp, #12]
 8000cde:	9a02      	ldr	r2, [sp, #8]
 8000ce0:	e7b9      	b.n	8000c56 <HAL_HCD_IRQHandler+0x1ee>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8000ce2:	68b1      	ldr	r1, [r6, #8]
 8000ce4:	07c8      	lsls	r0, r1, #31
 8000ce6:	d53d      	bpl.n	8000d64 <HAL_HCD_IRQHandler+0x2fc>
    if (hhcd->Init.dma_enable != 0U)
 8000ce8:	6921      	ldr	r1, [r4, #16]
 8000cea:	b149      	cbz	r1, 8000d00 <HAL_HCD_IRQHandler+0x298>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8000cec:	fb07 4e05 	mla	lr, r7, r5, r4
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8000cf0:	6930      	ldr	r0, [r6, #16]
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8000cf2:	f8de 1048 	ldr.w	r1, [lr, #72]	; 0x48
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8000cf6:	f3c0 0012 	ubfx	r0, r0, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8000cfa:	1a09      	subs	r1, r1, r0
 8000cfc:	f8ce 104c 	str.w	r1, [lr, #76]	; 0x4c
    hhcd->hc[ch_num].state = HC_XFRC;
 8000d00:	fb07 4e05 	mla	lr, r7, r5, r4
 8000d04:	2001      	movs	r0, #1
 8000d06:	f88e 005d 	strb.w	r0, [lr, #93]	; 0x5d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000d0a:	f8ce b058 	str.w	fp, [lr, #88]	; 0x58
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8000d0e:	60b0      	str	r0, [r6, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8000d10:	f89e 103f 	ldrb.w	r1, [lr, #63]	; 0x3f
 8000d14:	f011 0ffd 	tst.w	r1, #253	; 0xfd
 8000d18:	d116      	bne.n	8000d48 <HAL_HCD_IRQHandler+0x2e0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000d1a:	68f3      	ldr	r3, [r6, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000d1c:	6820      	ldr	r0, [r4, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000d1e:	f043 0302 	orr.w	r3, r3, #2
 8000d22:	60f3      	str	r3, [r6, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000d24:	4629      	mov	r1, r5
 8000d26:	f001 ffd3 	bl	8002cd0 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8000d2a:	2310      	movs	r3, #16
 8000d2c:	60b3      	str	r3, [r6, #8]
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8000d2e:	fb07 4505 	mla	r5, r7, r5, r4
 8000d32:	f895 3050 	ldrb.w	r3, [r5, #80]	; 0x50
 8000d36:	f083 0301 	eor.w	r3, r3, #1
 8000d3a:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8000d3e:	f10a 0a01 	add.w	sl, sl, #1
 8000d42:	f108 0820 	add.w	r8, r8, #32
 8000d46:	e741      	b.n	8000bcc <HAL_HCD_IRQHandler+0x164>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8000d48:	2903      	cmp	r1, #3
 8000d4a:	d1f0      	bne.n	8000d2e <HAL_HCD_IRQHandler+0x2c6>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8000d4c:	58d1      	ldr	r1, [r2, r3]
 8000d4e:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8000d52:	50d1      	str	r1, [r2, r3]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8000d54:	f88e 005c 	strb.w	r0, [lr, #92]	; 0x5c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8000d58:	4602      	mov	r2, r0
 8000d5a:	4629      	mov	r1, r5
 8000d5c:	4620      	mov	r0, r4
 8000d5e:	f003 fedb 	bl	8004b18 <HAL_HCD_HC_NotifyURBChange_Callback>
 8000d62:	e7e4      	b.n	8000d2e <HAL_HCD_IRQHandler+0x2c6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8000d64:	68b1      	ldr	r1, [r6, #8]
 8000d66:	0789      	lsls	r1, r1, #30
 8000d68:	d536      	bpl.n	8000dd8 <HAL_HCD_IRQHandler+0x370>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8000d6a:	68f1      	ldr	r1, [r6, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8000d6c:	fb07 4005 	mla	r0, r7, r5, r4
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8000d70:	f021 0102 	bic.w	r1, r1, #2
 8000d74:	60f1      	str	r1, [r6, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8000d76:	f890 105d 	ldrb.w	r1, [r0, #93]	; 0x5d
 8000d7a:	2901      	cmp	r1, #1
 8000d7c:	d10c      	bne.n	8000d98 <HAL_HCD_IRQHandler+0x330>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8000d7e:	f880 105c 	strb.w	r1, [r0, #92]	; 0x5c
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8000d82:	fb07 4305 	mla	r3, r7, r5, r4
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8000d86:	f8c6 9008 	str.w	r9, [r6, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8000d8a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8000d8e:	4629      	mov	r1, r5
 8000d90:	4620      	mov	r0, r4
 8000d92:	f003 fec1 	bl	8004b18 <HAL_HCD_HC_NotifyURBChange_Callback>
 8000d96:	e7d2      	b.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8000d98:	2905      	cmp	r1, #5
 8000d9a:	d0f0      	beq.n	8000d7e <HAL_HCD_IRQHandler+0x316>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8000d9c:	2906      	cmp	r1, #6
 8000d9e:	d001      	beq.n	8000da4 <HAL_HCD_IRQHandler+0x33c>
 8000da0:	2908      	cmp	r1, #8
 8000da2:	d114      	bne.n	8000dce <HAL_HCD_IRQHandler+0x366>
      hhcd->hc[ch_num].ErrCnt++;
 8000da4:	fb07 4105 	mla	r1, r7, r5, r4
 8000da8:	6d88      	ldr	r0, [r1, #88]	; 0x58
 8000daa:	3001      	adds	r0, #1
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8000dac:	2803      	cmp	r0, #3
      hhcd->hc[ch_num].ErrCnt++;
 8000dae:	6588      	str	r0, [r1, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8000db0:	bf83      	ittte	hi
 8000db2:	2004      	movhi	r0, #4
        hhcd->hc[ch_num].ErrCnt = 0U;
 8000db4:	f8c1 b058 	strhi.w	fp, [r1, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8000db8:	f881 005c 	strbhi.w	r0, [r1, #92]	; 0x5c
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8000dbc:	f881 905c 	strbls.w	r9, [r1, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8000dc0:	58d1      	ldr	r1, [r2, r3]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8000dc2:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8000dc6:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8000dca:	50d1      	str	r1, [r2, r3]
 8000dcc:	e7d9      	b.n	8000d82 <HAL_HCD_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8000dce:	2903      	cmp	r1, #3
 8000dd0:	d1d7      	bne.n	8000d82 <HAL_HCD_IRQHandler+0x31a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8000dd2:	f880 905c 	strb.w	r9, [r0, #92]	; 0x5c
 8000dd6:	e7f3      	b.n	8000dc0 <HAL_HCD_IRQHandler+0x358>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8000dd8:	68b1      	ldr	r1, [r6, #8]
 8000dda:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 8000dde:	d012      	beq.n	8000e06 <HAL_HCD_IRQHandler+0x39e>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000de0:	68f3      	ldr	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000de2:	6820      	ldr	r0, [r4, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	60f3      	str	r3, [r6, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8000dea:	fb07 4305 	mla	r3, r7, r5, r4
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000dee:	4629      	mov	r1, r5
    hhcd->hc[ch_num].ErrCnt++;
 8000df0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000df2:	3201      	adds	r2, #1
 8000df4:	659a      	str	r2, [r3, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_XACTERR;
 8000df6:	2206      	movs	r2, #6
 8000df8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000dfc:	f001 ff68 	bl	8002cd0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8000e00:	2380      	movs	r3, #128	; 0x80
 8000e02:	60b3      	str	r3, [r6, #8]
 8000e04:	e79b      	b.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8000e06:	68b3      	ldr	r3, [r6, #8]
 8000e08:	06da      	lsls	r2, r3, #27
 8000e0a:	d598      	bpl.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8000e0c:	fb07 4205 	mla	r2, r7, r5, r4
 8000e10:	f892 303f 	ldrb.w	r3, [r2, #63]	; 0x3f
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d10a      	bne.n	8000e2e <HAL_HCD_IRQHandler+0x3c6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8000e18:	6591      	str	r1, [r2, #88]	; 0x58
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000e1a:	68f3      	ldr	r3, [r6, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e1c:	6820      	ldr	r0, [r4, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000e1e:	f043 0302 	orr.w	r3, r3, #2
 8000e22:	60f3      	str	r3, [r6, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e24:	4629      	mov	r1, r5
 8000e26:	f001 ff53 	bl	8002cd0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8000e2a:	2310      	movs	r3, #16
 8000e2c:	e7e9      	b.n	8000e02 <HAL_HCD_IRQHandler+0x39a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8000e2e:	f013 03fd 	ands.w	r3, r3, #253	; 0xfd
 8000e32:	d1fa      	bne.n	8000e2a <HAL_HCD_IRQHandler+0x3c2>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8000e34:	6593      	str	r3, [r2, #88]	; 0x58
      if (hhcd->Init.dma_enable == 0U)
 8000e36:	6923      	ldr	r3, [r4, #16]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d1f6      	bne.n	8000e2a <HAL_HCD_IRQHandler+0x3c2>
        hhcd->hc[ch_num].state = HC_NAK;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	f882 305d 	strb.w	r3, [r2, #93]	; 0x5d
 8000e42:	e7ea      	b.n	8000e1a <HAL_HCD_IRQHandler+0x3b2>
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8000e44:	0169      	lsls	r1, r5, #5
 8000e46:	f500 62a0 	add.w	r2, r0, #1280	; 0x500
 8000e4a:	188e      	adds	r6, r1, r2
 8000e4c:	68b3      	ldr	r3, [r6, #8]
 8000e4e:	f013 0e04 	ands.w	lr, r3, #4
 8000e52:	d006      	beq.n	8000e62 <HAL_HCD_IRQHandler+0x3fa>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8000e54:	2304      	movs	r3, #4
 8000e56:	60b3      	str	r3, [r6, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000e58:	68f3      	ldr	r3, [r6, #12]
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	60f3      	str	r3, [r6, #12]
 8000e60:	e76d      	b.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8000e62:	68b3      	ldr	r3, [r6, #8]
 8000e64:	f013 0320 	ands.w	r3, r3, #32
 8000e68:	d014      	beq.n	8000e94 <HAL_HCD_IRQHandler+0x42c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8000e6a:	2320      	movs	r3, #32
 8000e6c:	60b3      	str	r3, [r6, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8000e6e:	fb07 4305 	mla	r3, r7, r5, r4
 8000e72:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 8000e76:	2a01      	cmp	r2, #1
 8000e78:	f47f af61 	bne.w	8000d3e <HAL_HCD_IRQHandler+0x2d6>
      hhcd->hc[ch_num].do_ping = 0U;
 8000e7c:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8000e80:	f883 905c 	strb.w	r9, [r3, #92]	; 0x5c
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000e84:	68f3      	ldr	r3, [r6, #12]
 8000e86:	f043 0302 	orr.w	r3, r3, #2
 8000e8a:	60f3      	str	r3, [r6, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000e8c:	4629      	mov	r1, r5
 8000e8e:	f001 ff1f 	bl	8002cd0 <USB_HC_Halt>
 8000e92:	e754      	b.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8000e94:	f8d6 e008 	ldr.w	lr, [r6, #8]
 8000e98:	f01e 0f40 	tst.w	lr, #64	; 0x40
 8000e9c:	d011      	beq.n	8000ec2 <HAL_HCD_IRQHandler+0x45a>
    hhcd->hc[ch_num].state = HC_NYET;
 8000e9e:	fb07 4205 	mla	r2, r7, r5, r4
 8000ea2:	2104      	movs	r1, #4
 8000ea4:	f882 105d 	strb.w	r1, [r2, #93]	; 0x5d
    hhcd->hc[ch_num].do_ping = 1U;
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000eae:	6593      	str	r3, [r2, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000eb0:	68f3      	ldr	r3, [r6, #12]
 8000eb2:	f043 0302 	orr.w	r3, r3, #2
 8000eb6:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000eb8:	4629      	mov	r1, r5
 8000eba:	f001 ff09 	bl	8002cd0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8000ebe:	2340      	movs	r3, #64	; 0x40
 8000ec0:	e79f      	b.n	8000e02 <HAL_HCD_IRQHandler+0x39a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8000ec2:	68b3      	ldr	r3, [r6, #8]
 8000ec4:	f413 7e00 	ands.w	lr, r3, #512	; 0x200
 8000ec8:	d005      	beq.n	8000ed6 <HAL_HCD_IRQHandler+0x46e>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000eca:	68f3      	ldr	r3, [r6, #12]
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000ed2:	4629      	mov	r1, r5
 8000ed4:	e6c8      	b.n	8000c68 <HAL_HCD_IRQHandler+0x200>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8000ed6:	68b3      	ldr	r3, [r6, #8]
 8000ed8:	07db      	lsls	r3, r3, #31
 8000eda:	d511      	bpl.n	8000f00 <HAL_HCD_IRQHandler+0x498>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000edc:	68f2      	ldr	r2, [r6, #12]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000ede:	fb07 4305 	mla	r3, r7, r5, r4
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000ee2:	f042 0202 	orr.w	r2, r2, #2
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000ee6:	f8c3 e058 	str.w	lr, [r3, #88]	; 0x58
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000eea:	4629      	mov	r1, r5
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000eec:	60f2      	str	r2, [r6, #12]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000eee:	9302      	str	r3, [sp, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000ef0:	f001 feee 	bl	8002cd0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XFRC;
 8000ef4:	9b02      	ldr	r3, [sp, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	60b2      	str	r2, [r6, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8000efa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8000efe:	e71e      	b.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8000f00:	68b3      	ldr	r3, [r6, #8]
 8000f02:	071b      	lsls	r3, r3, #28
 8000f04:	d50e      	bpl.n	8000f24 <HAL_HCD_IRQHandler+0x4bc>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8000f06:	2308      	movs	r3, #8
 8000f08:	60b3      	str	r3, [r6, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000f0a:	68f3      	ldr	r3, [r6, #12]
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000f12:	4629      	mov	r1, r5
 8000f14:	f001 fedc 	bl	8002cd0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8000f18:	fb07 4505 	mla	r5, r7, r5, r4
 8000f1c:	2305      	movs	r3, #5
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8000f1e:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
 8000f22:	e70c      	b.n	8000d3e <HAL_HCD_IRQHandler+0x2d6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8000f24:	68b3      	ldr	r3, [r6, #8]
 8000f26:	06db      	lsls	r3, r3, #27
 8000f28:	d515      	bpl.n	8000f56 <HAL_HCD_IRQHandler+0x4ee>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000f2a:	fb07 4305 	mla	r3, r7, r5, r4
    hhcd->hc[ch_num].state = HC_NAK;
 8000f2e:	2203      	movs	r2, #3
 8000f30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    if (hhcd->hc[ch_num].do_ping == 0U)
 8000f34:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8000f38:	f8c3 b058 	str.w	fp, [r3, #88]	; 0x58
    if (hhcd->hc[ch_num].do_ping == 0U)
 8000f3c:	b92a      	cbnz	r2, 8000f4a <HAL_HCD_IRQHandler+0x4e2>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8000f3e:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 8000f42:	b912      	cbnz	r2, 8000f4a <HAL_HCD_IRQHandler+0x4e2>
        hhcd->hc[ch_num].do_ping = 1U;
 8000f44:	2201      	movs	r2, #1
 8000f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000f4a:	68f3      	ldr	r3, [r6, #12]
 8000f4c:	f043 0302 	orr.w	r3, r3, #2
 8000f50:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000f52:	4629      	mov	r1, r5
 8000f54:	e767      	b.n	8000e26 <HAL_HCD_IRQHandler+0x3be>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8000f56:	68b3      	ldr	r3, [r6, #8]
 8000f58:	061b      	lsls	r3, r3, #24
 8000f5a:	d50c      	bpl.n	8000f76 <HAL_HCD_IRQHandler+0x50e>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000f5c:	68f3      	ldr	r3, [r6, #12]
 8000f5e:	f043 0302 	orr.w	r3, r3, #2
 8000f62:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000f64:	4629      	mov	r1, r5
    hhcd->hc[ch_num].state = HC_XACTERR;
 8000f66:	fb07 4505 	mla	r5, r7, r5, r4
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000f6a:	f001 feb1 	bl	8002cd0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8000f6e:	2306      	movs	r3, #6
 8000f70:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
 8000f74:	e744      	b.n	8000e00 <HAL_HCD_IRQHandler+0x398>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8000f76:	68b3      	ldr	r3, [r6, #8]
 8000f78:	055b      	lsls	r3, r3, #21
 8000f7a:	d50f      	bpl.n	8000f9c <HAL_HCD_IRQHandler+0x534>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8000f7c:	68f3      	ldr	r3, [r6, #12]
 8000f7e:	f043 0302 	orr.w	r3, r3, #2
 8000f82:	60f3      	str	r3, [r6, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000f84:	4629      	mov	r1, r5
 8000f86:	f001 fea3 	bl	8002cd0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8000f8a:	2310      	movs	r3, #16
 8000f8c:	60b3      	str	r3, [r6, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8000f8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f92:	60b3      	str	r3, [r6, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8000f94:	fb07 4505 	mla	r5, r7, r5, r4
 8000f98:	2308      	movs	r3, #8
 8000f9a:	e7c0      	b.n	8000f1e <HAL_HCD_IRQHandler+0x4b6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8000f9c:	68b3      	ldr	r3, [r6, #8]
 8000f9e:	0798      	lsls	r0, r3, #30
 8000fa0:	f57f aecd 	bpl.w	8000d3e <HAL_HCD_IRQHandler+0x2d6>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8000fa4:	68f3      	ldr	r3, [r6, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8000fa6:	fb07 4005 	mla	r0, r7, r5, r4
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8000faa:	f023 0302 	bic.w	r3, r3, #2
 8000fae:	60f3      	str	r3, [r6, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8000fb0:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d10e      	bne.n	8000fd6 <HAL_HCD_IRQHandler+0x56e>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8000fb8:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8000fbc:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8000fc0:	3b02      	subs	r3, #2
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	f63f aedd 	bhi.w	8000d82 <HAL_HCD_IRQHandler+0x31a>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8000fc8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000fcc:	f083 0301 	eor.w	r3, r3, #1
 8000fd0:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
 8000fd4:	e6d5      	b.n	8000d82 <HAL_HCD_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d102      	bne.n	8000fe0 <HAL_HCD_IRQHandler+0x578>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8000fda:	f880 905c 	strb.w	r9, [r0, #92]	; 0x5c
 8000fde:	e6d0      	b.n	8000d82 <HAL_HCD_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	d0fa      	beq.n	8000fda <HAL_HCD_IRQHandler+0x572>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d102      	bne.n	8000fee <HAL_HCD_IRQHandler+0x586>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8000fe8:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
 8000fec:	e6c9      	b.n	8000d82 <HAL_HCD_IRQHandler+0x31a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8000fee:	2b06      	cmp	r3, #6
 8000ff0:	d002      	beq.n	8000ff8 <HAL_HCD_IRQHandler+0x590>
 8000ff2:	2b08      	cmp	r3, #8
 8000ff4:	f47f aec5 	bne.w	8000d82 <HAL_HCD_IRQHandler+0x31a>
      hhcd->hc[ch_num].ErrCnt++;
 8000ff8:	fb07 4005 	mla	r0, r7, r5, r4
 8000ffc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000ffe:	3301      	adds	r3, #1
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8001000:	2b03      	cmp	r3, #3
      hhcd->hc[ch_num].ErrCnt++;
 8001002:	6583      	str	r3, [r0, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001004:	bf84      	itt	hi
 8001006:	2304      	movhi	r3, #4
 8001008:	f880 305c 	strbhi.w	r3, [r0, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800100c:	588b      	ldr	r3, [r1, r2]
        hhcd->hc[ch_num].ErrCnt = 0U;
 800100e:	bf88      	it	hi
 8001010:	f8c0 b058 	strhi.w	fp, [r0, #88]	; 0x58
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001014:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001018:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800101c:	bf98      	it	ls
 800101e:	f880 905c 	strbls.w	r9, [r0, #92]	; 0x5c
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001022:	508b      	str	r3, [r1, r2]
 8001024:	e6ad      	b.n	8000d82 <HAL_HCD_IRQHandler+0x31a>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001026:	6826      	ldr	r6, [r4, #0]
 8001028:	69b3      	ldr	r3, [r6, #24]
 800102a:	f023 0310 	bic.w	r3, r3, #16
 800102e:	61b3      	str	r3, [r6, #24]
  temp = hhcd->Instance->GRXSTSP;
 8001030:	6a35      	ldr	r5, [r6, #32]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8001032:	f3c5 4243 	ubfx	r2, r5, #17, #4
  switch (pktsts)
 8001036:	2a02      	cmp	r2, #2
 8001038:	d129      	bne.n	800108e <HAL_HCD_IRQHandler+0x626>
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800103a:	f3c5 180a 	ubfx	r8, r5, #4, #11
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800103e:	f1b8 0f00 	cmp.w	r8, #0
 8001042:	d024      	beq.n	800108e <HAL_HCD_IRQHandler+0x626>
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8001044:	f005 050f 	and.w	r5, r5, #15
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8001048:	2728      	movs	r7, #40	; 0x28
 800104a:	fb07 4705 	mla	r7, r7, r5, r4
 800104e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001050:	b1e9      	cbz	r1, 800108e <HAL_HCD_IRQHandler+0x626>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8001052:	4642      	mov	r2, r8
 8001054:	4630      	mov	r0, r6
 8001056:	f001 fcc1 	bl	80029dc <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 800105a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800105c:	4443      	add	r3, r8
 800105e:	647b      	str	r3, [r7, #68]	; 0x44
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8001060:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001062:	4443      	add	r3, r8
 8001064:	64fb      	str	r3, [r7, #76]	; 0x4c
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8001066:	f506 66a0 	add.w	r6, r6, #1280	; 0x500
 800106a:	016b      	lsls	r3, r5, #5
 800106c:	199a      	adds	r2, r3, r6
 800106e:	6911      	ldr	r1, [r2, #16]
 8001070:	4a0a      	ldr	r2, [pc, #40]	; (800109c <HAL_HCD_IRQHandler+0x634>)
 8001072:	400a      	ands	r2, r1
 8001074:	b15a      	cbz	r2, 800108e <HAL_HCD_IRQHandler+0x626>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001076:	599a      	ldr	r2, [r3, r6]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001078:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800107c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001080:	519a      	str	r2, [r3, r6]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8001082:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001086:	f083 0301 	eor.w	r3, r3, #1
 800108a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800108e:	6822      	ldr	r2, [r4, #0]
 8001090:	6993      	ldr	r3, [r2, #24]
 8001092:	f043 0310 	orr.w	r3, r3, #16
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	e5a5      	b.n	8000be6 <HAL_HCD_IRQHandler+0x17e>
 800109a:	bf00      	nop
 800109c:	1ff80000 	.word	0x1ff80000

080010a0 <HAL_HCD_Start>:
{
 80010a0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hhcd);
 80010a2:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 80010a6:	2b01      	cmp	r3, #1
{
 80010a8:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 80010aa:	d00d      	beq.n	80010c8 <HAL_HCD_Start+0x28>
 80010ac:	2501      	movs	r5, #1
 80010ae:	f880 52b8 	strb.w	r5, [r0, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80010b2:	6800      	ldr	r0, [r0, #0]
 80010b4:	f001 fc38 	bl	8002928 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80010b8:	4629      	mov	r1, r5
 80010ba:	6820      	ldr	r0, [r4, #0]
 80010bc:	f001 fcde 	bl	8002a7c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 80010c6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hhcd);
 80010c8:	2002      	movs	r0, #2
}
 80010ca:	bd38      	pop	{r3, r4, r5, pc}

080010cc <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 80010cc:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 80010d0:	2b01      	cmp	r3, #1
{
 80010d2:	b510      	push	{r4, lr}
 80010d4:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 80010d6:	d009      	beq.n	80010ec <HAL_HCD_Stop+0x20>
 80010d8:	2301      	movs	r3, #1
 80010da:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80010de:	6800      	ldr	r0, [r0, #0]
 80010e0:	f001 ff0c 	bl	8002efc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 80010ea:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 80010ec:	2002      	movs	r0, #2
}
 80010ee:	bd10      	pop	{r4, pc}

080010f0 <HAL_HCD_ResetPort>:
  return (USB_ResetPort(hhcd->Instance));
 80010f0:	6800      	ldr	r0, [r0, #0]
 80010f2:	f001 bca5 	b.w	8002a40 <USB_ResetPort>

080010f6 <HAL_HCD_HC_GetURBState>:
  return hhcd->hc[chnum].urb_state;
 80010f6:	2328      	movs	r3, #40	; 0x28
 80010f8:	fb03 0101 	mla	r1, r3, r1, r0
}
 80010fc:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
 8001100:	4770      	bx	lr

08001102 <HAL_HCD_HC_GetXferCount>:
  return hhcd->hc[chnum].xfer_count;
 8001102:	2328      	movs	r3, #40	; 0x28
 8001104:	fb03 0101 	mla	r1, r3, r1, r0
}
 8001108:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
 800110a:	4770      	bx	lr

0800110c <HAL_HCD_GetCurrentFrame>:
  return (USB_GetCurrentFrame(hhcd->Instance));
 800110c:	6800      	ldr	r0, [r0, #0]
 800110e:	f001 bd50 	b.w	8002bb2 <USB_GetCurrentFrame>

08001112 <HAL_HCD_GetCurrentSpeed>:
  return (USB_GetHostSpeed(hhcd->Instance));
 8001112:	6800      	ldr	r0, [r0, #0]
 8001114:	f001 bd42 	b.w	8002b9c <USB_GetHostSpeed>

08001118 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001118:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800111a:	4604      	mov	r4, r0
 800111c:	b908      	cbnz	r0, 8001122 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 800111e:	2001      	movs	r0, #1
 8001120:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001122:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001126:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800112a:	b91b      	cbnz	r3, 8001134 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800112c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001130:	f002 fe44 	bl	8003dbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001134:	2324      	movs	r3, #36	; 0x24
 8001136:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800113a:	6823      	ldr	r3, [r4, #0]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	f022 0201 	bic.w	r2, r2, #1
 8001142:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800114a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001152:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001154:	f000 fd34 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001158:	6865      	ldr	r5, [r4, #4]
 800115a:	4b41      	ldr	r3, [pc, #260]	; (8001260 <HAL_I2C_Init+0x148>)
 800115c:	429d      	cmp	r5, r3
 800115e:	d84d      	bhi.n	80011fc <HAL_I2C_Init+0xe4>
 8001160:	4b40      	ldr	r3, [pc, #256]	; (8001264 <HAL_I2C_Init+0x14c>)
 8001162:	4298      	cmp	r0, r3
 8001164:	d9db      	bls.n	800111e <HAL_I2C_Init+0x6>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001166:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001168:	493f      	ldr	r1, [pc, #252]	; (8001268 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800116a:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800116c:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001170:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001174:	430b      	orrs	r3, r1
 8001176:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001178:	6a13      	ldr	r3, [r2, #32]
 800117a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800117e:	3101      	adds	r1, #1
 8001180:	4319      	orrs	r1, r3
 8001182:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001184:	69d1      	ldr	r1, [r2, #28]
 8001186:	4b36      	ldr	r3, [pc, #216]	; (8001260 <HAL_I2C_Init+0x148>)
 8001188:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800118c:	429d      	cmp	r5, r3
 800118e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001192:	f100 30ff 	add.w	r0, r0, #4294967295
 8001196:	d848      	bhi.n	800122a <HAL_I2C_Init+0x112>
 8001198:	006d      	lsls	r5, r5, #1
 800119a:	fbb0 f0f5 	udiv	r0, r0, r5
 800119e:	3001      	adds	r0, #1
 80011a0:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80011a4:	2b04      	cmp	r3, #4
 80011a6:	bf38      	it	cc
 80011a8:	2304      	movcc	r3, #4
 80011aa:	430b      	orrs	r3, r1
 80011ac:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80011ae:	6811      	ldr	r1, [r2, #0]
 80011b0:	6a20      	ldr	r0, [r4, #32]
 80011b2:	69e3      	ldr	r3, [r4, #28]
 80011b4:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80011b8:	4303      	orrs	r3, r0
 80011ba:	430b      	orrs	r3, r1
 80011bc:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80011be:	6891      	ldr	r1, [r2, #8]
 80011c0:	68e0      	ldr	r0, [r4, #12]
 80011c2:	6923      	ldr	r3, [r4, #16]
 80011c4:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80011c8:	4303      	orrs	r3, r0
 80011ca:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80011ce:	430b      	orrs	r3, r1
 80011d0:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80011d2:	68d1      	ldr	r1, [r2, #12]
 80011d4:	69a0      	ldr	r0, [r4, #24]
 80011d6:	6963      	ldr	r3, [r4, #20]
 80011d8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80011dc:	4303      	orrs	r3, r0
 80011de:	430b      	orrs	r3, r1
 80011e0:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011e2:	6813      	ldr	r3, [r2, #0]
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011ea:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80011ec:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011ee:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80011f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80011f4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011f6:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 80011fa:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <HAL_I2C_Init+0x154>)
 80011fe:	4298      	cmp	r0, r3
 8001200:	d98d      	bls.n	800111e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001202:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001204:	4e18      	ldr	r6, [pc, #96]	; (8001268 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001206:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001208:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800120c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001210:	4333      	orrs	r3, r6
 8001212:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001214:	6a13      	ldr	r3, [r2, #32]
 8001216:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800121a:	4371      	muls	r1, r6
 800121c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001220:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8001224:	fbb1 f1f6 	udiv	r1, r1, r6
 8001228:	e7a9      	b.n	800117e <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800122a:	68a3      	ldr	r3, [r4, #8]
 800122c:	b953      	cbnz	r3, 8001244 <HAL_I2C_Init+0x12c>
 800122e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001232:	fbb0 f0f3 	udiv	r0, r0, r3
 8001236:	1c43      	adds	r3, r0, #1
 8001238:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800123c:	b16b      	cbz	r3, 800125a <HAL_I2C_Init+0x142>
 800123e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001242:	e7b2      	b.n	80011aa <HAL_I2C_Init+0x92>
 8001244:	2319      	movs	r3, #25
 8001246:	436b      	muls	r3, r5
 8001248:	fbb0 f0f3 	udiv	r0, r0, r3
 800124c:	1c43      	adds	r3, r0, #1
 800124e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001252:	b113      	cbz	r3, 800125a <HAL_I2C_Init+0x142>
 8001254:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001258:	e7a7      	b.n	80011aa <HAL_I2C_Init+0x92>
 800125a:	2301      	movs	r3, #1
 800125c:	e7a5      	b.n	80011aa <HAL_I2C_Init+0x92>
 800125e:	bf00      	nop
 8001260:	000186a0 	.word	0x000186a0
 8001264:	001e847f 	.word	0x001e847f
 8001268:	000f4240 	.word	0x000f4240
 800126c:	003d08ff 	.word	0x003d08ff

08001270 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001272:	4604      	mov	r4, r0
 8001274:	2800      	cmp	r0, #0
 8001276:	d041      	beq.n	80012fc <HAL_I2S_Init+0x8c>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001278:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800127c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001280:	b92b      	cbnz	r3, 800128e <HAL_I2S_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001282:	4b42      	ldr	r3, [pc, #264]	; (800138c <HAL_I2S_Init+0x11c>)
    hi2s->Lock = HAL_UNLOCKED;
 8001284:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001288:	6343      	str	r3, [r0, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800128a:	f002 fded 	bl	8003e68 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800128e:	2102      	movs	r1, #2

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001290:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8001292:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001296:	69d3      	ldr	r3, [r2, #28]
 8001298:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800129c:	f023 030f 	bic.w	r3, r3, #15
 80012a0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80012a2:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 80012a4:	6211      	str	r1, [r2, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80012a6:	428b      	cmp	r3, r1
 80012a8:	d031      	beq.n	800130e <HAL_I2S_Init+0x9e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80012aa:	68e3      	ldr	r3, [r4, #12]
      packetlength = 16U;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80012ac:	2b00      	cmp	r3, #0
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80012ae:	68a3      	ldr	r3, [r4, #8]
      packetlength = 32U;
 80012b0:	bf0c      	ite	eq
 80012b2:	2510      	moveq	r5, #16
 80012b4:	2520      	movne	r5, #32
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80012b6:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80012b8:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 80012ba:	bf98      	it	ls
 80012bc:	006d      	lslls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80012be:	f000 fd37 	bl	8001d30 <HAL_RCCEx_GetPeriphCLKFreq>
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80012c2:	6923      	ldr	r3, [r4, #16]
 80012c4:	6961      	ldr	r1, [r4, #20]
 80012c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012ca:	d11b      	bne.n	8001304 <HAL_I2S_Init+0x94>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80012cc:	68e3      	ldr	r3, [r4, #12]
 80012ce:	220a      	movs	r2, #10
 80012d0:	b1b3      	cbz	r3, 8001300 <HAL_I2S_Init+0x90>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80012d2:	00ab      	lsls	r3, r5, #2
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80012d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80012d8:	4353      	muls	r3, r2
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80012da:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80012dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e0:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 80012e2:	fbb3 f3f2 	udiv	r3, r3, r2

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80012e6:	f003 0201 	and.w	r2, r3, #1

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80012ea:	0212      	lsls	r2, r2, #8
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80012ec:	085b      	lsrs	r3, r3, #1
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80012ee:	1e99      	subs	r1, r3, #2
 80012f0:	29fd      	cmp	r1, #253	; 0xfd
 80012f2:	d90e      	bls.n	8001312 <HAL_I2S_Init+0xa2>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80012f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012f6:	f043 0310 	orr.w	r3, r3, #16
 80012fa:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 80012fc:	2001      	movs	r0, #1

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 80012fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001300:	00eb      	lsls	r3, r5, #3
 8001302:	e7e7      	b.n	80012d4 <HAL_I2S_Init+0x64>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001304:	230a      	movs	r3, #10
 8001306:	fbb0 f0f5 	udiv	r0, r0, r5
 800130a:	4343      	muls	r3, r0
 800130c:	e7e5      	b.n	80012da <HAL_I2S_Init+0x6a>
    i2sodd = 0U;
 800130e:	2200      	movs	r2, #0
 8001310:	e7ed      	b.n	80012ee <HAL_I2S_Init+0x7e>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001312:	4313      	orrs	r3, r2
 8001314:	6922      	ldr	r2, [r4, #16]
 8001316:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001318:	6866      	ldr	r6, [r4, #4]
 800131a:	68e5      	ldr	r5, [r4, #12]
 800131c:	69a0      	ldr	r0, [r4, #24]
 800131e:	f8df e07c 	ldr.w	lr, [pc, #124]	; 800139c <HAL_I2S_Init+0x12c>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001322:	4313      	orrs	r3, r2
 8001324:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001326:	68a3      	ldr	r3, [r4, #8]
 8001328:	69cf      	ldr	r7, [r1, #28]
 800132a:	ea46 0203 	orr.w	r2, r6, r3
 800132e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001332:	432a      	orrs	r2, r5
 8001334:	4302      	orrs	r2, r0
 8001336:	ea07 070e 	and.w	r7, r7, lr
 800133a:	433a      	orrs	r2, r7
 800133c:	61ca      	str	r2, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800133e:	6a22      	ldr	r2, [r4, #32]
 8001340:	2a01      	cmp	r2, #1
 8001342:	d11d      	bne.n	8001380 <HAL_I2S_Init+0x110>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001344:	4a12      	ldr	r2, [pc, #72]	; (8001390 <HAL_I2S_Init+0x120>)
 8001346:	6362      	str	r2, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001348:	4f12      	ldr	r7, [pc, #72]	; (8001394 <HAL_I2S_Init+0x124>)
 800134a:	4a13      	ldr	r2, [pc, #76]	; (8001398 <HAL_I2S_Init+0x128>)
 800134c:	42b9      	cmp	r1, r7
 800134e:	bf18      	it	ne
 8001350:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 8001354:	432b      	orrs	r3, r5
 8001356:	69d1      	ldr	r1, [r2, #28]
 8001358:	ea01 010e 	and.w	r1, r1, lr
 800135c:	61d1      	str	r1, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800135e:	2102      	movs	r1, #2
 8001360:	6211      	str	r1, [r2, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001362:	69d7      	ldr	r7, [r2, #28]
 8001364:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001368:	4303      	orrs	r3, r0
      tmp = I2S_MODE_SLAVE_TX;
 800136a:	f436 7100 	bics.w	r1, r6, #512	; 0x200
 800136e:	ea43 0307 	orr.w	r3, r3, r7
 8001372:	bf0c      	ite	eq
 8001374:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8001378:	2100      	movne	r1, #0
 800137a:	b29b      	uxth	r3, r3
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800137c:	430b      	orrs	r3, r1
 800137e:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001380:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8001382:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001384:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001386:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 800138a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800138c:	080013a7 	.word	0x080013a7
 8001390:	080014a5 	.word	0x080014a5
 8001394:	40003800 	.word	0x40003800
 8001398:	40003400 	.word	0x40003400
 800139c:	fffff040 	.word	0xfffff040

080013a0 <HAL_I2S_TxCpltCallback>:
 80013a0:	4770      	bx	lr

080013a2 <HAL_I2S_RxCpltCallback>:
 80013a2:	4770      	bx	lr

080013a4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80013a4:	4770      	bx	lr

080013a6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80013a6:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80013a8:	6803      	ldr	r3, [r0, #0]
 80013aa:	689a      	ldr	r2, [r3, #8]
 80013ac:	9201      	str	r2, [sp, #4]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80013ae:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80013b2:	2a04      	cmp	r2, #4
{
 80013b4:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80013b6:	d136      	bne.n	8001426 <I2S_IRQHandler+0x80>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80013b8:	9a01      	ldr	r2, [sp, #4]
 80013ba:	07d1      	lsls	r1, r2, #31
 80013bc:	d517      	bpl.n	80013ee <I2S_IRQHandler+0x48>
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	0652      	lsls	r2, r2, #25
 80013c2:	d514      	bpl.n	80013ee <I2S_IRQHandler+0x48>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80013c4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80013c6:	68d9      	ldr	r1, [r3, #12]
 80013c8:	f822 1b02 	strh.w	r1, [r2], #2
  hi2s->pRxBuffPtr++;
 80013cc:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 80013ce:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 80013d0:	3a01      	subs	r2, #1
 80013d2:	b292      	uxth	r2, r2
 80013d4:	8642      	strh	r2, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 80013d6:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 80013d8:	b292      	uxth	r2, r2
 80013da:	b942      	cbnz	r2, 80013ee <I2S_IRQHandler+0x48>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80013e2:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 80013ea:	f7ff ffda 	bl	80013a2 <HAL_I2S_RxCpltCallback>
    {
      I2S_Receive_IT(hi2s);
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80013ee:	9b01      	ldr	r3, [sp, #4]
 80013f0:	0659      	lsls	r1, r3, #25
 80013f2:	d518      	bpl.n	8001426 <I2S_IRQHandler+0x80>
 80013f4:	6823      	ldr	r3, [r4, #0]
 80013f6:	685a      	ldr	r2, [r3, #4]
 80013f8:	0692      	lsls	r2, r2, #26
 80013fa:	d514      	bpl.n	8001426 <I2S_IRQHandler+0x80>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001402:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001404:	2200      	movs	r2, #0
 8001406:	9202      	str	r2, [sp, #8]
 8001408:	68da      	ldr	r2, [r3, #12]
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	9302      	str	r3, [sp, #8]
 8001410:	9b02      	ldr	r3, [sp, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001412:	2301      	movs	r3, #1
 8001414:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001418:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800141a:	f043 0302 	orr.w	r3, r3, #2
 800141e:	6463      	str	r3, [r4, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001420:	4620      	mov	r0, r4
 8001422:	f7ff ffbf 	bl	80013a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001426:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800142a:	2b03      	cmp	r3, #3
 800142c:	d136      	bne.n	800149c <I2S_IRQHandler+0xf6>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800142e:	9b01      	ldr	r3, [sp, #4]
 8001430:	079b      	lsls	r3, r3, #30
 8001432:	d519      	bpl.n	8001468 <I2S_IRQHandler+0xc2>
 8001434:	6822      	ldr	r2, [r4, #0]
 8001436:	6853      	ldr	r3, [r2, #4]
 8001438:	0618      	lsls	r0, r3, #24
 800143a:	d515      	bpl.n	8001468 <I2S_IRQHandler+0xc2>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800143c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800143e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001442:	60d1      	str	r1, [r2, #12]
  hi2s->pTxBuffPtr++;
 8001444:	6263      	str	r3, [r4, #36]	; 0x24
  hi2s->TxXferCount--;
 8001446:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001448:	3b01      	subs	r3, #1
 800144a:	b29b      	uxth	r3, r3
 800144c:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 800144e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001450:	b29b      	uxth	r3, r3
 8001452:	b94b      	cbnz	r3, 8001468 <I2S_IRQHandler+0xc2>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001454:	6853      	ldr	r3, [r2, #4]
 8001456:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800145a:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 800145c:	2301      	movs	r3, #1
 800145e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8001462:	4620      	mov	r0, r4
 8001464:	f7ff ff9c 	bl	80013a0 <HAL_I2S_TxCpltCallback>
    {
      I2S_Transmit_IT(hi2s);
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001468:	9b01      	ldr	r3, [sp, #4]
 800146a:	0719      	lsls	r1, r3, #28
 800146c:	d516      	bpl.n	800149c <I2S_IRQHandler+0xf6>
 800146e:	6823      	ldr	r3, [r4, #0]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	0692      	lsls	r2, r2, #26
 8001474:	d512      	bpl.n	800149c <I2S_IRQHandler+0xf6>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800147c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800147e:	2200      	movs	r2, #0
 8001480:	9203      	str	r2, [sp, #12]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	9303      	str	r3, [sp, #12]
 8001486:	9b03      	ldr	r3, [sp, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001488:	2301      	movs	r3, #1
 800148a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800148e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001490:	f043 0304 	orr.w	r3, r3, #4
 8001494:	6463      	str	r3, [r4, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001496:	4620      	mov	r0, r4
 8001498:	f7ff ff84 	bl	80013a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800149c:	b004      	add	sp, #16
 800149e:	bd10      	pop	{r4, pc}

080014a0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80014a0:	4770      	bx	lr
	...

080014a4 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 80014a4:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80014a6:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80014a8:	498b      	ldr	r1, [pc, #556]	; (80016d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80014aa:	6893      	ldr	r3, [r2, #8]
{
 80014ac:	b086      	sub	sp, #24
 80014ae:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80014b0:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80014b2:	4b8a      	ldr	r3, [pc, #552]	; (80016dc <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 80014b4:	428a      	cmp	r2, r1
 80014b6:	bf18      	it	ne
 80014b8:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 80014bc:	6899      	ldr	r1, [r3, #8]
 80014be:	9101      	str	r1, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80014c0:	6851      	ldr	r1, [r2, #4]
 80014c2:	9102      	str	r1, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80014c4:	6859      	ldr	r1, [r3, #4]
 80014c6:	9103      	str	r1, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80014c8:	6841      	ldr	r1, [r0, #4]
 80014ca:	f431 7100 	bics.w	r1, r1, #512	; 0x200
 80014ce:	f040 8090 	bne.w	80015f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x14e>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80014d2:	9b00      	ldr	r3, [sp, #0]
 80014d4:	0799      	lsls	r1, r3, #30
 80014d6:	d51a      	bpl.n	800150e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
 80014d8:	9b02      	ldr	r3, [sp, #8]
 80014da:	061b      	lsls	r3, r3, #24
 80014dc:	d517      	bpl.n	800150e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80014de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80014e0:	1c99      	adds	r1, r3, #2
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	6241      	str	r1, [r0, #36]	; 0x24
 80014e6:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 80014e8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80014ea:	3b01      	subs	r3, #1
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80014f0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	b95b      	cbnz	r3, 800150e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80014f6:	6853      	ldr	r3, [r2, #4]
 80014f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80014fc:	6053      	str	r3, [r2, #4]

    if (hi2s->RxXferCount == 0U)
 80014fe:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001500:	b29b      	uxth	r3, r3
 8001502:	b923      	cbnz	r3, 800150e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001504:	2301      	movs	r3, #1
 8001506:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800150a:	f7ff ffc9 	bl	80014a0 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800150e:	9b01      	ldr	r3, [sp, #4]
 8001510:	07d8      	lsls	r0, r3, #31
 8001512:	d522      	bpl.n	800155a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
 8001514:	9b03      	ldr	r3, [sp, #12]
 8001516:	0659      	lsls	r1, r3, #25
 8001518:	d51f      	bpl.n	800155a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800151a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800151c:	6820      	ldr	r0, [r4, #0]
 800151e:	496e      	ldr	r1, [pc, #440]	; (80016d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
 8001520:	1c93      	adds	r3, r2, #2
 8001522:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001524:	4b6d      	ldr	r3, [pc, #436]	; (80016dc <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 8001526:	4288      	cmp	r0, r1
 8001528:	bf18      	it	ne
 800152a:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 800152e:	68d9      	ldr	r1, [r3, #12]
 8001530:	8011      	strh	r1, [r2, #0]
  hi2s->RxXferCount--;
 8001532:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8001534:	3a01      	subs	r2, #1
 8001536:	b292      	uxth	r2, r2
 8001538:	8662      	strh	r2, [r4, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800153a:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 800153c:	b292      	uxth	r2, r2
 800153e:	b962      	cbnz	r2, 800155a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001546:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8001548:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800154a:	b29b      	uxth	r3, r3
 800154c:	b92b      	cbnz	r3, 800155a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800154e:	2301      	movs	r3, #1
 8001550:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff ffa3 	bl	80014a0 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800155a:	9b01      	ldr	r3, [sp, #4]
 800155c:	065a      	lsls	r2, r3, #25
 800155e:	d522      	bpl.n	80015a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
 8001560:	9b03      	ldr	r3, [sp, #12]
 8001562:	069b      	lsls	r3, r3, #26
 8001564:	d51f      	bpl.n	80015a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	495b      	ldr	r1, [pc, #364]	; (80016d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
 800156a:	4a5c      	ldr	r2, [pc, #368]	; (80016dc <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 800156c:	428b      	cmp	r3, r1
 800156e:	bf18      	it	ne
 8001570:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8001574:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001576:	6851      	ldr	r1, [r2, #4]
 8001578:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 800157c:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800157e:	685a      	ldr	r2, [r3, #4]
 8001580:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001584:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001586:	2200      	movs	r2, #0
 8001588:	9204      	str	r2, [sp, #16]
 800158a:	68da      	ldr	r2, [r3, #12]
 800158c:	9204      	str	r2, [sp, #16]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	9304      	str	r3, [sp, #16]
 8001592:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8001594:	2301      	movs	r3, #1
 8001596:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800159a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800159c:	f043 0302 	orr.w	r3, r3, #2
 80015a0:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80015a2:	f7ff feff 	bl	80013a4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80015a6:	9b00      	ldr	r3, [sp, #0]
 80015a8:	0718      	lsls	r0, r3, #28
 80015aa:	d520      	bpl.n	80015ee <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
 80015ac:	9b02      	ldr	r3, [sp, #8]
 80015ae:	0699      	lsls	r1, r3, #26
 80015b0:	d51d      	bpl.n	80015ee <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80015b2:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80015b4:	4948      	ldr	r1, [pc, #288]	; (80016d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80015bc:	605a      	str	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80015be:	4a47      	ldr	r2, [pc, #284]	; (80016dc <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 80015c0:	428b      	cmp	r3, r1
 80015c2:	bf18      	it	ne
 80015c4:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 80015c8:	6851      	ldr	r1, [r2, #4]
 80015ca:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 80015ce:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80015d0:	2200      	movs	r2, #0
 80015d2:	9205      	str	r2, [sp, #20]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	9305      	str	r3, [sp, #20]
 80015d8:	9b05      	ldr	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 80015da:	2301      	movs	r3, #1
 80015dc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80015e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80015e2:	f043 0304 	orr.w	r3, r3, #4
 80015e6:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80015e8:	4620      	mov	r0, r4
 80015ea:	f7ff fedb 	bl	80013a4 <HAL_I2S_ErrorCallback>
}
 80015ee:	b006      	add	sp, #24
 80015f0:	bd10      	pop	{r4, pc}
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80015f2:	9a01      	ldr	r2, [sp, #4]
 80015f4:	0792      	lsls	r2, r2, #30
 80015f6:	d51a      	bpl.n	800162e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
 80015f8:	9a03      	ldr	r2, [sp, #12]
 80015fa:	0611      	lsls	r1, r2, #24
 80015fc:	d517      	bpl.n	800162e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80015fe:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001600:	1c91      	adds	r1, r2, #2
 8001602:	8812      	ldrh	r2, [r2, #0]
 8001604:	6241      	str	r1, [r0, #36]	; 0x24
 8001606:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001608:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800160a:	3a01      	subs	r2, #1
 800160c:	b292      	uxth	r2, r2
 800160e:	8542      	strh	r2, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8001610:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001612:	b292      	uxth	r2, r2
 8001614:	b95a      	cbnz	r2, 800162e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001616:	685a      	ldr	r2, [r3, #4]
 8001618:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800161c:	605a      	str	r2, [r3, #4]
    if (hi2s->RxXferCount == 0U)
 800161e:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001620:	b29b      	uxth	r3, r3
 8001622:	b923      	cbnz	r3, 800162e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
      hi2s->State = HAL_I2S_STATE_READY;
 8001624:	2301      	movs	r3, #1
 8001626:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800162a:	f7ff ff39 	bl	80014a0 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800162e:	9b00      	ldr	r3, [sp, #0]
 8001630:	07da      	lsls	r2, r3, #31
 8001632:	d51c      	bpl.n	800166e <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 8001634:	9b02      	ldr	r3, [sp, #8]
 8001636:	065b      	lsls	r3, r3, #25
 8001638:	d519      	bpl.n	800166e <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800163a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800163c:	1c9a      	adds	r2, r3, #2
 800163e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8001640:	6822      	ldr	r2, [r4, #0]
 8001642:	68d1      	ldr	r1, [r2, #12]
 8001644:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8001646:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8001648:	3b01      	subs	r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	8663      	strh	r3, [r4, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 800164e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8001650:	b29b      	uxth	r3, r3
 8001652:	b963      	cbnz	r3, 800166e <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001654:	6853      	ldr	r3, [r2, #4]
 8001656:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800165a:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 800165c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800165e:	b29b      	uxth	r3, r3
 8001660:	b92b      	cbnz	r3, 800166e <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
      hi2s->State = HAL_I2S_STATE_READY;
 8001662:	2301      	movs	r3, #1
 8001664:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001668:	4620      	mov	r0, r4
 800166a:	f7ff ff19 	bl	80014a0 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800166e:	9b00      	ldr	r3, [sp, #0]
 8001670:	0658      	lsls	r0, r3, #25
 8001672:	d51b      	bpl.n	80016ac <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8001674:	9b02      	ldr	r3, [sp, #8]
 8001676:	0699      	lsls	r1, r3, #26
 8001678:	d518      	bpl.n	80016ac <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800167a:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800167c:	4916      	ldr	r1, [pc, #88]	; (80016d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800167e:	6853      	ldr	r3, [r2, #4]
 8001680:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001684:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 8001688:	428a      	cmp	r2, r1
 800168a:	bf18      	it	ne
 800168c:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8001690:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001698:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 800169a:	2301      	movs	r3, #1
 800169c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80016a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016a2:	f043 0302 	orr.w	r3, r3, #2
 80016a6:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80016a8:	f7ff fe7c 	bl	80013a4 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80016ac:	9b01      	ldr	r3, [sp, #4]
 80016ae:	071a      	lsls	r2, r3, #28
 80016b0:	d59d      	bpl.n	80015ee <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
 80016b2:	9b03      	ldr	r3, [sp, #12]
 80016b4:	069b      	lsls	r3, r3, #26
 80016b6:	d59a      	bpl.n	80015ee <HAL_I2SEx_FullDuplex_IRQHandler+0x14a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80016b8:	6822      	ldr	r2, [r4, #0]
 80016ba:	4907      	ldr	r1, [pc, #28]	; (80016d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x234>)
 80016bc:	4b07      	ldr	r3, [pc, #28]	; (80016dc <HAL_I2SEx_FullDuplex_IRQHandler+0x238>)
 80016be:	428a      	cmp	r2, r1
 80016c0:	bf18      	it	ne
 80016c2:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
 80016cc:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80016ce:	6853      	ldr	r3, [r2, #4]
 80016d0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80016d4:	6053      	str	r3, [r2, #4]
 80016d6:	e780      	b.n	80015da <HAL_I2SEx_FullDuplex_IRQHandler+0x136>
 80016d8:	40003800 	.word	0x40003800
 80016dc:	40003400 	.word	0x40003400

080016e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016e4:	4604      	mov	r4, r0
 80016e6:	b908      	cbnz	r0, 80016ec <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80016e8:	2001      	movs	r0, #1
 80016ea:	e03f      	b.n	800176c <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ec:	6803      	ldr	r3, [r0, #0]
 80016ee:	07dd      	lsls	r5, r3, #31
 80016f0:	d410      	bmi.n	8001714 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f2:	6823      	ldr	r3, [r4, #0]
 80016f4:	0798      	lsls	r0, r3, #30
 80016f6:	d45a      	bmi.n	80017ae <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f8:	6823      	ldr	r3, [r4, #0]
 80016fa:	071a      	lsls	r2, r3, #28
 80016fc:	f100 809c 	bmi.w	8001838 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001700:	6823      	ldr	r3, [r4, #0]
 8001702:	075b      	lsls	r3, r3, #29
 8001704:	f100 80ba 	bmi.w	800187c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001708:	69a0      	ldr	r0, [r4, #24]
 800170a:	2800      	cmp	r0, #0
 800170c:	f040 811b 	bne.w	8001946 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001710:	2000      	movs	r0, #0
 8001712:	e02b      	b.n	800176c <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001714:	4ba4      	ldr	r3, [pc, #656]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 8001716:	689a      	ldr	r2, [r3, #8]
 8001718:	f002 020c 	and.w	r2, r2, #12
 800171c:	2a04      	cmp	r2, #4
 800171e:	d007      	beq.n	8001730 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001720:	689a      	ldr	r2, [r3, #8]
 8001722:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001726:	2a08      	cmp	r2, #8
 8001728:	d10a      	bne.n	8001740 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	0259      	lsls	r1, r3, #9
 800172e:	d507      	bpl.n	8001740 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001730:	4b9d      	ldr	r3, [pc, #628]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	039a      	lsls	r2, r3, #14
 8001736:	d5dc      	bpl.n	80016f2 <HAL_RCC_OscConfig+0x12>
 8001738:	6863      	ldr	r3, [r4, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1d9      	bne.n	80016f2 <HAL_RCC_OscConfig+0x12>
 800173e:	e7d3      	b.n	80016e8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001740:	6863      	ldr	r3, [r4, #4]
 8001742:	4d99      	ldr	r5, [pc, #612]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 8001744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001748:	d113      	bne.n	8001772 <HAL_RCC_OscConfig+0x92>
 800174a:	682b      	ldr	r3, [r5, #0]
 800174c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001750:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001752:	f7fe ff0b 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001756:	4d94      	ldr	r5, [pc, #592]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001758:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175a:	682b      	ldr	r3, [r5, #0]
 800175c:	039b      	lsls	r3, r3, #14
 800175e:	d4c8      	bmi.n	80016f2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001760:	f7fe ff04 	bl	800056c <HAL_GetTick>
 8001764:	1b80      	subs	r0, r0, r6
 8001766:	2864      	cmp	r0, #100	; 0x64
 8001768:	d9f7      	bls.n	800175a <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800176a:	2003      	movs	r0, #3
}
 800176c:	b002      	add	sp, #8
 800176e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001772:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001776:	d104      	bne.n	8001782 <HAL_RCC_OscConfig+0xa2>
 8001778:	682b      	ldr	r3, [r5, #0]
 800177a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800177e:	602b      	str	r3, [r5, #0]
 8001780:	e7e3      	b.n	800174a <HAL_RCC_OscConfig+0x6a>
 8001782:	682a      	ldr	r2, [r5, #0]
 8001784:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001788:	602a      	str	r2, [r5, #0]
 800178a:	682a      	ldr	r2, [r5, #0]
 800178c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001790:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1dd      	bne.n	8001752 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8001796:	f7fe fee9 	bl	800056c <HAL_GetTick>
 800179a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179c:	682b      	ldr	r3, [r5, #0]
 800179e:	039f      	lsls	r7, r3, #14
 80017a0:	d5a7      	bpl.n	80016f2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017a2:	f7fe fee3 	bl	800056c <HAL_GetTick>
 80017a6:	1b80      	subs	r0, r0, r6
 80017a8:	2864      	cmp	r0, #100	; 0x64
 80017aa:	d9f7      	bls.n	800179c <HAL_RCC_OscConfig+0xbc>
 80017ac:	e7dd      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ae:	4b7e      	ldr	r3, [pc, #504]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	f012 0f0c 	tst.w	r2, #12
 80017b6:	d007      	beq.n	80017c8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017be:	2a08      	cmp	r2, #8
 80017c0:	d111      	bne.n	80017e6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	025e      	lsls	r6, r3, #9
 80017c6:	d40e      	bmi.n	80017e6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c8:	4b77      	ldr	r3, [pc, #476]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	0795      	lsls	r5, r2, #30
 80017ce:	d502      	bpl.n	80017d6 <HAL_RCC_OscConfig+0xf6>
 80017d0:	68e2      	ldr	r2, [r4, #12]
 80017d2:	2a01      	cmp	r2, #1
 80017d4:	d188      	bne.n	80016e8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	6921      	ldr	r1, [r4, #16]
 80017da:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80017de:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80017e2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017e4:	e788      	b.n	80016f8 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017e6:	68e2      	ldr	r2, [r4, #12]
 80017e8:	4b70      	ldr	r3, [pc, #448]	; (80019ac <HAL_RCC_OscConfig+0x2cc>)
 80017ea:	b1b2      	cbz	r2, 800181a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017f0:	f7fe febc 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f4:	4d6c      	ldr	r5, [pc, #432]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80017f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f8:	682b      	ldr	r3, [r5, #0]
 80017fa:	0798      	lsls	r0, r3, #30
 80017fc:	d507      	bpl.n	800180e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017fe:	682b      	ldr	r3, [r5, #0]
 8001800:	6922      	ldr	r2, [r4, #16]
 8001802:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001806:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800180a:	602b      	str	r3, [r5, #0]
 800180c:	e774      	b.n	80016f8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800180e:	f7fe fead 	bl	800056c <HAL_GetTick>
 8001812:	1b80      	subs	r0, r0, r6
 8001814:	2802      	cmp	r0, #2
 8001816:	d9ef      	bls.n	80017f8 <HAL_RCC_OscConfig+0x118>
 8001818:	e7a7      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 800181a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800181c:	f7fe fea6 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001820:	4d61      	ldr	r5, [pc, #388]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001822:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001824:	682b      	ldr	r3, [r5, #0]
 8001826:	0799      	lsls	r1, r3, #30
 8001828:	f57f af66 	bpl.w	80016f8 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800182c:	f7fe fe9e 	bl	800056c <HAL_GetTick>
 8001830:	1b80      	subs	r0, r0, r6
 8001832:	2802      	cmp	r0, #2
 8001834:	d9f6      	bls.n	8001824 <HAL_RCC_OscConfig+0x144>
 8001836:	e798      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001838:	6962      	ldr	r2, [r4, #20]
 800183a:	4b5d      	ldr	r3, [pc, #372]	; (80019b0 <HAL_RCC_OscConfig+0x2d0>)
 800183c:	b17a      	cbz	r2, 800185e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800183e:	2201      	movs	r2, #1
 8001840:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001842:	f7fe fe93 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001846:	4d58      	ldr	r5, [pc, #352]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001848:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800184a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800184c:	079f      	lsls	r7, r3, #30
 800184e:	f53f af57 	bmi.w	8001700 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001852:	f7fe fe8b 	bl	800056c <HAL_GetTick>
 8001856:	1b80      	subs	r0, r0, r6
 8001858:	2802      	cmp	r0, #2
 800185a:	d9f6      	bls.n	800184a <HAL_RCC_OscConfig+0x16a>
 800185c:	e785      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 800185e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001860:	f7fe fe84 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001864:	4d50      	ldr	r5, [pc, #320]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001866:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001868:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800186a:	0798      	lsls	r0, r3, #30
 800186c:	f57f af48 	bpl.w	8001700 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001870:	f7fe fe7c 	bl	800056c <HAL_GetTick>
 8001874:	1b80      	subs	r0, r0, r6
 8001876:	2802      	cmp	r0, #2
 8001878:	d9f6      	bls.n	8001868 <HAL_RCC_OscConfig+0x188>
 800187a:	e776      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800187c:	4b4a      	ldr	r3, [pc, #296]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 800187e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001880:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001884:	d128      	bne.n	80018d8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	9201      	str	r2, [sp, #4]
 8001888:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800188a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800188e:	641a      	str	r2, [r3, #64]	; 0x40
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800189a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189c:	4d45      	ldr	r5, [pc, #276]	; (80019b4 <HAL_RCC_OscConfig+0x2d4>)
 800189e:	682b      	ldr	r3, [r5, #0]
 80018a0:	05d9      	lsls	r1, r3, #23
 80018a2:	d51b      	bpl.n	80018dc <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a4:	68a3      	ldr	r3, [r4, #8]
 80018a6:	4d40      	ldr	r5, [pc, #256]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d127      	bne.n	80018fc <HAL_RCC_OscConfig+0x21c>
 80018ac:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80018b4:	f7fe fe5a 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b8:	4d3b      	ldr	r5, [pc, #236]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80018ba:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018bc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018c2:	079b      	lsls	r3, r3, #30
 80018c4:	d539      	bpl.n	800193a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80018c6:	2e00      	cmp	r6, #0
 80018c8:	f43f af1e 	beq.w	8001708 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80018cc:	4a36      	ldr	r2, [pc, #216]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 80018ce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80018d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018d4:	6413      	str	r3, [r2, #64]	; 0x40
 80018d6:	e717      	b.n	8001708 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80018d8:	2600      	movs	r6, #0
 80018da:	e7df      	b.n	800189c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018dc:	682b      	ldr	r3, [r5, #0]
 80018de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80018e4:	f7fe fe42 	bl	800056c <HAL_GetTick>
 80018e8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ea:	682b      	ldr	r3, [r5, #0]
 80018ec:	05da      	lsls	r2, r3, #23
 80018ee:	d4d9      	bmi.n	80018a4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018f0:	f7fe fe3c 	bl	800056c <HAL_GetTick>
 80018f4:	1bc0      	subs	r0, r0, r7
 80018f6:	2802      	cmp	r0, #2
 80018f8:	d9f7      	bls.n	80018ea <HAL_RCC_OscConfig+0x20a>
 80018fa:	e736      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018fc:	2b05      	cmp	r3, #5
 80018fe:	d104      	bne.n	800190a <HAL_RCC_OscConfig+0x22a>
 8001900:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	672b      	str	r3, [r5, #112]	; 0x70
 8001908:	e7d0      	b.n	80018ac <HAL_RCC_OscConfig+0x1cc>
 800190a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800190c:	f022 0201 	bic.w	r2, r2, #1
 8001910:	672a      	str	r2, [r5, #112]	; 0x70
 8001912:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001914:	f022 0204 	bic.w	r2, r2, #4
 8001918:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1ca      	bne.n	80018b4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 800191e:	f7fe fe25 	bl	800056c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001922:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001926:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001928:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800192a:	0798      	lsls	r0, r3, #30
 800192c:	d5cb      	bpl.n	80018c6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192e:	f7fe fe1d 	bl	800056c <HAL_GetTick>
 8001932:	1bc0      	subs	r0, r0, r7
 8001934:	4540      	cmp	r0, r8
 8001936:	d9f7      	bls.n	8001928 <HAL_RCC_OscConfig+0x248>
 8001938:	e717      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800193a:	f7fe fe17 	bl	800056c <HAL_GetTick>
 800193e:	1bc0      	subs	r0, r0, r7
 8001940:	4540      	cmp	r0, r8
 8001942:	d9bd      	bls.n	80018c0 <HAL_RCC_OscConfig+0x1e0>
 8001944:	e711      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001946:	4d18      	ldr	r5, [pc, #96]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
 8001948:	68ab      	ldr	r3, [r5, #8]
 800194a:	f003 030c 	and.w	r3, r3, #12
 800194e:	2b08      	cmp	r3, #8
 8001950:	d047      	beq.n	80019e2 <HAL_RCC_OscConfig+0x302>
 8001952:	4e19      	ldr	r6, [pc, #100]	; (80019b8 <HAL_RCC_OscConfig+0x2d8>)
 8001954:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001956:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001958:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800195a:	d135      	bne.n	80019c8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800195c:	f7fe fe06 	bl	800056c <HAL_GetTick>
 8001960:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001962:	682b      	ldr	r3, [r5, #0]
 8001964:	0199      	lsls	r1, r3, #6
 8001966:	d429      	bmi.n	80019bc <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001968:	6a22      	ldr	r2, [r4, #32]
 800196a:	69e3      	ldr	r3, [r4, #28]
 800196c:	4313      	orrs	r3, r2
 800196e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001970:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001974:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001976:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800197a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800197c:	4c0a      	ldr	r4, [pc, #40]	; (80019a8 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800197e:	0852      	lsrs	r2, r2, #1
 8001980:	3a01      	subs	r2, #1
 8001982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001986:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001988:	2301      	movs	r3, #1
 800198a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800198c:	f7fe fdee 	bl	800056c <HAL_GetTick>
 8001990:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001992:	6823      	ldr	r3, [r4, #0]
 8001994:	019a      	lsls	r2, r3, #6
 8001996:	f53f aebb 	bmi.w	8001710 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800199a:	f7fe fde7 	bl	800056c <HAL_GetTick>
 800199e:	1b40      	subs	r0, r0, r5
 80019a0:	2802      	cmp	r0, #2
 80019a2:	d9f6      	bls.n	8001992 <HAL_RCC_OscConfig+0x2b2>
 80019a4:	e6e1      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
 80019a6:	bf00      	nop
 80019a8:	40023800 	.word	0x40023800
 80019ac:	42470000 	.word	0x42470000
 80019b0:	42470e80 	.word	0x42470e80
 80019b4:	40007000 	.word	0x40007000
 80019b8:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019bc:	f7fe fdd6 	bl	800056c <HAL_GetTick>
 80019c0:	1bc0      	subs	r0, r0, r7
 80019c2:	2802      	cmp	r0, #2
 80019c4:	d9cd      	bls.n	8001962 <HAL_RCC_OscConfig+0x282>
 80019c6:	e6d0      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 80019c8:	f7fe fdd0 	bl	800056c <HAL_GetTick>
 80019cc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ce:	682b      	ldr	r3, [r5, #0]
 80019d0:	019b      	lsls	r3, r3, #6
 80019d2:	f57f ae9d 	bpl.w	8001710 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d6:	f7fe fdc9 	bl	800056c <HAL_GetTick>
 80019da:	1b00      	subs	r0, r0, r4
 80019dc:	2802      	cmp	r0, #2
 80019de:	d9f6      	bls.n	80019ce <HAL_RCC_OscConfig+0x2ee>
 80019e0:	e6c3      	b.n	800176a <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e2:	2801      	cmp	r0, #1
 80019e4:	f43f aec2 	beq.w	800176c <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 80019e8:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ea:	69e3      	ldr	r3, [r4, #28]
 80019ec:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80019f0:	429a      	cmp	r2, r3
 80019f2:	f47f ae79 	bne.w	80016e8 <HAL_RCC_OscConfig+0x8>
 80019f6:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80019f8:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fc:	4293      	cmp	r3, r2
 80019fe:	f47f ae73 	bne.w	80016e8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a02:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a08:	4003      	ands	r3, r0
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	f47f ae6c 	bne.w	80016e8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001a10:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a12:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001a16:	4293      	cmp	r3, r2
 8001a18:	f47f ae66 	bne.w	80016e8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001a1e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8001a22:	1ac0      	subs	r0, r0, r3
 8001a24:	bf18      	it	ne
 8001a26:	2001      	movne	r0, #1
 8001a28:	e6a0      	b.n	800176c <HAL_RCC_OscConfig+0x8c>
 8001a2a:	bf00      	nop

08001a2c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a2c:	4913      	ldr	r1, [pc, #76]	; (8001a7c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001a2e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a30:	688b      	ldr	r3, [r1, #8]
 8001a32:	f003 030c 	and.w	r3, r3, #12
 8001a36:	2b04      	cmp	r3, #4
 8001a38:	d003      	beq.n	8001a42 <HAL_RCC_GetSysClockFreq+0x16>
 8001a3a:	2b08      	cmp	r3, #8
 8001a3c:	d003      	beq.n	8001a46 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a3e:	4810      	ldr	r0, [pc, #64]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001a40:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001a42:	4810      	ldr	r0, [pc, #64]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x58>)
 8001a44:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a46:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a48:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a4a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a4c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a50:	bf14      	ite	ne
 8001a52:	480c      	ldrne	r0, [pc, #48]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a54:	480a      	ldreq	r0, [pc, #40]	; (8001a80 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a56:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001a5a:	bf18      	it	ne
 8001a5c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a5e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a62:	fba1 0100 	umull	r0, r1, r1, r0
 8001a66:	f7fe fbaf 	bl	80001c8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <HAL_RCC_GetSysClockFreq+0x50>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001a72:	3301      	adds	r3, #1
 8001a74:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001a76:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a7a:	bd08      	pop	{r3, pc}
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	00f42400 	.word	0x00f42400
 8001a84:	007a1200 	.word	0x007a1200

08001a88 <HAL_RCC_ClockConfig>:
{
 8001a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a8c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001a8e:	4604      	mov	r4, r0
 8001a90:	b910      	cbnz	r0, 8001a98 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001a92:	2001      	movs	r0, #1
 8001a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a98:	4b44      	ldr	r3, [pc, #272]	; (8001bac <HAL_RCC_ClockConfig+0x124>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	f002 020f 	and.w	r2, r2, #15
 8001aa0:	428a      	cmp	r2, r1
 8001aa2:	d329      	bcc.n	8001af8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aa4:	6821      	ldr	r1, [r4, #0]
 8001aa6:	078f      	lsls	r7, r1, #30
 8001aa8:	d42e      	bmi.n	8001b08 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aaa:	07c8      	lsls	r0, r1, #31
 8001aac:	d441      	bmi.n	8001b32 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aae:	4b3f      	ldr	r3, [pc, #252]	; (8001bac <HAL_RCC_ClockConfig+0x124>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	f002 020f 	and.w	r2, r2, #15
 8001ab6:	4295      	cmp	r5, r2
 8001ab8:	d367      	bcc.n	8001b8a <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aba:	6822      	ldr	r2, [r4, #0]
 8001abc:	0751      	lsls	r1, r2, #29
 8001abe:	d46d      	bmi.n	8001b9c <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ac0:	0713      	lsls	r3, r2, #28
 8001ac2:	d507      	bpl.n	8001ad4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ac4:	4a3a      	ldr	r2, [pc, #232]	; (8001bb0 <HAL_RCC_ClockConfig+0x128>)
 8001ac6:	6921      	ldr	r1, [r4, #16]
 8001ac8:	6893      	ldr	r3, [r2, #8]
 8001aca:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ace:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ad2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ad4:	f7ff ffaa 	bl	8001a2c <HAL_RCC_GetSysClockFreq>
 8001ad8:	4b35      	ldr	r3, [pc, #212]	; (8001bb0 <HAL_RCC_ClockConfig+0x128>)
 8001ada:	4a36      	ldr	r2, [pc, #216]	; (8001bb4 <HAL_RCC_ClockConfig+0x12c>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001ae2:	5cd3      	ldrb	r3, [r2, r3]
 8001ae4:	40d8      	lsrs	r0, r3
 8001ae6:	4b34      	ldr	r3, [pc, #208]	; (8001bb8 <HAL_RCC_ClockConfig+0x130>)
 8001ae8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8001aea:	4b34      	ldr	r3, [pc, #208]	; (8001bbc <HAL_RCC_ClockConfig+0x134>)
 8001aec:	6818      	ldr	r0, [r3, #0]
 8001aee:	f7fe fcf3 	bl	80004d8 <HAL_InitTick>
  return HAL_OK;
 8001af2:	2000      	movs	r0, #0
 8001af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af8:	b2ca      	uxtb	r2, r1
 8001afa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	4299      	cmp	r1, r3
 8001b04:	d1c5      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xa>
 8001b06:	e7cd      	b.n	8001aa4 <HAL_RCC_ClockConfig+0x1c>
 8001b08:	4b29      	ldr	r3, [pc, #164]	; (8001bb0 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b0a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b0e:	bf1e      	ittt	ne
 8001b10:	689a      	ldrne	r2, [r3, #8]
 8001b12:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001b16:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b18:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b1a:	bf42      	ittt	mi
 8001b1c:	689a      	ldrmi	r2, [r3, #8]
 8001b1e:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001b22:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b24:	689a      	ldr	r2, [r3, #8]
 8001b26:	68a0      	ldr	r0, [r4, #8]
 8001b28:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001b2c:	4302      	orrs	r2, r0
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	e7bb      	b.n	8001aaa <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b32:	6862      	ldr	r2, [r4, #4]
 8001b34:	4b1e      	ldr	r3, [pc, #120]	; (8001bb0 <HAL_RCC_ClockConfig+0x128>)
 8001b36:	2a01      	cmp	r2, #1
 8001b38:	d11d      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b40:	d0a7      	beq.n	8001a92 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b42:	4e1b      	ldr	r6, [pc, #108]	; (8001bb0 <HAL_RCC_ClockConfig+0x128>)
 8001b44:	68b3      	ldr	r3, [r6, #8]
 8001b46:	f023 0303 	bic.w	r3, r3, #3
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001b4e:	f7fe fd0d 	bl	800056c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b52:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001b56:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b58:	68b3      	ldr	r3, [r6, #8]
 8001b5a:	6862      	ldr	r2, [r4, #4]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
 8001b60:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001b64:	d0a3      	beq.n	8001aae <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b66:	f7fe fd01 	bl	800056c <HAL_GetTick>
 8001b6a:	1bc0      	subs	r0, r0, r7
 8001b6c:	4540      	cmp	r0, r8
 8001b6e:	d9f3      	bls.n	8001b58 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001b70:	2003      	movs	r0, #3
}
 8001b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b76:	1e91      	subs	r1, r2, #2
 8001b78:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b7c:	d802      	bhi.n	8001b84 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001b82:	e7dd      	b.n	8001b40 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b84:	f013 0f02 	tst.w	r3, #2
 8001b88:	e7da      	b.n	8001b40 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8a:	b2ea      	uxtb	r2, r5
 8001b8c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 030f 	and.w	r3, r3, #15
 8001b94:	429d      	cmp	r5, r3
 8001b96:	f47f af7c 	bne.w	8001a92 <HAL_RCC_ClockConfig+0xa>
 8001b9a:	e78e      	b.n	8001aba <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b9c:	4904      	ldr	r1, [pc, #16]	; (8001bb0 <HAL_RCC_ClockConfig+0x128>)
 8001b9e:	68e0      	ldr	r0, [r4, #12]
 8001ba0:	688b      	ldr	r3, [r1, #8]
 8001ba2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001ba6:	4303      	orrs	r3, r0
 8001ba8:	608b      	str	r3, [r1, #8]
 8001baa:	e789      	b.n	8001ac0 <HAL_RCC_ClockConfig+0x38>
 8001bac:	40023c00 	.word	0x40023c00
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	08004f38 	.word	0x08004f38
 8001bb8:	20000044 	.word	0x20000044
 8001bbc:	20000004 	.word	0x20000004

08001bc0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bc0:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001bc2:	4a05      	ldr	r2, [pc, #20]	; (8001bd8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001bca:	5cd3      	ldrb	r3, [r2, r3]
 8001bcc:	4a03      	ldr	r2, [pc, #12]	; (8001bdc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001bce:	6810      	ldr	r0, [r2, #0]
}
 8001bd0:	40d8      	lsrs	r0, r3
 8001bd2:	4770      	bx	lr
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	08004f48 	.word	0x08004f48
 8001bdc:	20000044 	.word	0x20000044

08001be0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001be2:	4a05      	ldr	r2, [pc, #20]	; (8001bf8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001bea:	5cd3      	ldrb	r3, [r2, r3]
 8001bec:	4a03      	ldr	r2, [pc, #12]	; (8001bfc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001bee:	6810      	ldr	r0, [r2, #0]
}
 8001bf0:	40d8      	lsrs	r0, r3
 8001bf2:	4770      	bx	lr
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	08004f48 	.word	0x08004f48
 8001bfc:	20000044 	.word	0x20000044

08001c00 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001c00:	6803      	ldr	r3, [r0, #0]
 8001c02:	f013 0f05 	tst.w	r3, #5
{
 8001c06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c08:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001c0a:	d105      	bne.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c0c:	6828      	ldr	r0, [r5, #0]
 8001c0e:	f010 0002 	ands.w	r0, r0, #2
 8001c12:	d128      	bne.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 8001c14:	b003      	add	sp, #12
 8001c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8001c18:	4c41      	ldr	r4, [pc, #260]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c1a:	4e42      	ldr	r6, [pc, #264]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001c20:	f7fe fca4 	bl	800056c <HAL_GetTick>
 8001c24:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c26:	6833      	ldr	r3, [r6, #0]
 8001c28:	011b      	lsls	r3, r3, #4
 8001c2a:	d415      	bmi.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001c2c:	68ab      	ldr	r3, [r5, #8]
 8001c2e:	686a      	ldr	r2, [r5, #4]
 8001c30:	071b      	lsls	r3, r3, #28
 8001c32:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001c36:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001c3e:	f7fe fc95 	bl	800056c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c42:	4c38      	ldr	r4, [pc, #224]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 8001c44:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c46:	6823      	ldr	r3, [r4, #0]
 8001c48:	0118      	lsls	r0, r3, #4
 8001c4a:	d4df      	bmi.n	8001c0c <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c4c:	f7fe fc8e 	bl	800056c <HAL_GetTick>
 8001c50:	1b80      	subs	r0, r0, r6
 8001c52:	2802      	cmp	r0, #2
 8001c54:	d9f7      	bls.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8001c56:	e004      	b.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c58:	f7fe fc88 	bl	800056c <HAL_GetTick>
 8001c5c:	1bc0      	subs	r0, r0, r7
 8001c5e:	2802      	cmp	r0, #2
 8001c60:	d9e1      	bls.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 8001c62:	2003      	movs	r0, #3
 8001c64:	e7d6      	b.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	9301      	str	r3, [sp, #4]
 8001c6a:	4b2e      	ldr	r3, [pc, #184]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8001c6c:	4c2e      	ldr	r4, [pc, #184]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c70:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c74:	641a      	str	r2, [r3, #64]	; 0x40
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7c:	9301      	str	r3, [sp, #4]
 8001c7e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001c80:	6823      	ldr	r3, [r4, #0]
 8001c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c86:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001c88:	f7fe fc70 	bl	800056c <HAL_GetTick>
 8001c8c:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c8e:	6823      	ldr	r3, [r4, #0]
 8001c90:	05d9      	lsls	r1, r3, #23
 8001c92:	d51b      	bpl.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c94:	4c23      	ldr	r4, [pc, #140]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001c96:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c98:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001c9c:	d11c      	bne.n	8001cd8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c9e:	68eb      	ldr	r3, [r5, #12]
 8001ca0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001ca4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001ca8:	4a1e      	ldr	r2, [pc, #120]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001caa:	d134      	bne.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8001cac:	6891      	ldr	r1, [r2, #8]
 8001cae:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001cb2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001cb6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001cba:	4301      	orrs	r1, r0
 8001cbc:	6091      	str	r1, [r2, #8]
 8001cbe:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cc4:	430b      	orrs	r3, r1
 8001cc6:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 8001cc8:	2000      	movs	r0, #0
 8001cca:	e7a3      	b.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001ccc:	f7fe fc4e 	bl	800056c <HAL_GetTick>
 8001cd0:	1b80      	subs	r0, r0, r6
 8001cd2:	2802      	cmp	r0, #2
 8001cd4:	d9db      	bls.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8001cd6:	e7c4      	b.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001cd8:	68ea      	ldr	r2, [r5, #12]
 8001cda:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d0dd      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ce2:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ce4:	4a11      	ldr	r2, [pc, #68]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cee:	2100      	movs	r1, #0
 8001cf0:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001cf2:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001cf4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001cf6:	07da      	lsls	r2, r3, #31
 8001cf8:	d5d1      	bpl.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 8001cfa:	f7fe fc37 	bl	800056c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cfe:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001d02:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d04:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001d06:	079b      	lsls	r3, r3, #30
 8001d08:	d4c9      	bmi.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d0a:	f7fe fc2f 	bl	800056c <HAL_GetTick>
 8001d0e:	1b80      	subs	r0, r0, r6
 8001d10:	42b8      	cmp	r0, r7
 8001d12:	d9f7      	bls.n	8001d04 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001d14:	e7a5      	b.n	8001c62 <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d16:	6891      	ldr	r1, [r2, #8]
 8001d18:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001d1c:	e7ce      	b.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0xbc>
 8001d1e:	bf00      	nop
 8001d20:	42470068 	.word	0x42470068
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40007000 	.word	0x40007000
 8001d2c:	42470e40 	.word	0x42470e40

08001d30 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8001d30:	2801      	cmp	r0, #1
 8001d32:	d120      	bne.n	8001d76 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8001d34:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
 8001d36:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8001d38:	f412 0200 	ands.w	r2, r2, #8388608	; 0x800000
 8001d3c:	d004      	beq.n	8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 8001d3e:	2a01      	cmp	r2, #1
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8001d40:	480f      	ldr	r0, [pc, #60]	; (8001d80 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8001d42:	bf18      	it	ne
 8001d44:	2000      	movne	r0, #0
 8001d46:	4770      	bx	lr
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d48:	685a      	ldr	r2, [r3, #4]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8001d4a:	490c      	ldr	r1, [pc, #48]	; (8001d7c <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001d4c:	6858      	ldr	r0, [r3, #4]
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d4e:	0253      	lsls	r3, r2, #9
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8001d50:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001d54:	bf4c      	ite	mi
 8001d56:	4b0b      	ldrmi	r3, [pc, #44]	; (8001d84 <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001d58:	4b0b      	ldrpl	r3, [pc, #44]	; (8001d88 <HAL_RCCEx_GetPeriphCLKFreq+0x58>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001d5a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8001d5e:	fbb3 f3f0 	udiv	r3, r3, r0
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8001d62:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8001d66:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8001d6a:	4353      	muls	r3, r2
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8001d6c:	f3c0 7002 	ubfx	r0, r0, #28, #3
 8001d70:	fbb3 f0f0 	udiv	r0, r3, r0
          break;
 8001d74:	4770      	bx	lr
  uint32_t frequency = 0U;
 8001d76:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	00bb8000 	.word	0x00bb8000
 8001d84:	007a1200 	.word	0x007a1200
 8001d88:	00f42400 	.word	0x00f42400

08001d8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d8c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d8e:	4604      	mov	r4, r0
 8001d90:	2800      	cmp	r0, #0
 8001d92:	d036      	beq.n	8001e02 <HAL_SPI_Init+0x76>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d98:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001d9c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001da0:	b91b      	cbnz	r3, 8001daa <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001da2:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001da6:	f002 fb0b 	bl	80043c0 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001daa:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001dac:	68a0      	ldr	r0, [r4, #8]
 8001dae:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001db0:	2302      	movs	r3, #2
 8001db2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001db6:	680b      	ldr	r3, [r1, #0]
 8001db8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001dbc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001dbe:	6863      	ldr	r3, [r4, #4]
 8001dc0:	4303      	orrs	r3, r0
 8001dc2:	68e0      	ldr	r0, [r4, #12]
 8001dc4:	4303      	orrs	r3, r0
 8001dc6:	6920      	ldr	r0, [r4, #16]
 8001dc8:	4303      	orrs	r3, r0
 8001dca:	6960      	ldr	r0, [r4, #20]
 8001dcc:	4303      	orrs	r3, r0
 8001dce:	69e0      	ldr	r0, [r4, #28]
 8001dd0:	4303      	orrs	r3, r0
 8001dd2:	6a20      	ldr	r0, [r4, #32]
 8001dd4:	4303      	orrs	r3, r0
 8001dd6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001dd8:	4303      	orrs	r3, r0
 8001dda:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001dde:	4303      	orrs	r3, r0
 8001de0:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001de2:	0c12      	lsrs	r2, r2, #16
 8001de4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001de6:	f002 0204 	and.w	r2, r2, #4
 8001dea:	431a      	orrs	r2, r3
 8001dec:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dee:	69cb      	ldr	r3, [r1, #28]
 8001df0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001df4:	61cb      	str	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001df6:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001df8:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001dfa:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001dfc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8001e00:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e02:	2001      	movs	r0, #1
}
 8001e04:	bd10      	pop	{r4, pc}
	...

08001e08 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e08:	6a03      	ldr	r3, [r0, #32]
 8001e0a:	f023 0301 	bic.w	r3, r3, #1
 8001e0e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e10:	6a03      	ldr	r3, [r0, #32]
{
 8001e12:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e14:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e16:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001e1a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001e1e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001e20:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001e22:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001e26:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001e28:	4d0e      	ldr	r5, [pc, #56]	; (8001e64 <TIM_OC1_SetConfig+0x5c>)
 8001e2a:	42a8      	cmp	r0, r5
 8001e2c:	d002      	beq.n	8001e34 <TIM_OC1_SetConfig+0x2c>
 8001e2e:	4e0e      	ldr	r6, [pc, #56]	; (8001e68 <TIM_OC1_SetConfig+0x60>)
 8001e30:	42b0      	cmp	r0, r6
 8001e32:	d110      	bne.n	8001e56 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001e34:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001e36:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001e3a:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e3c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001e3e:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e42:	d002      	beq.n	8001e4a <TIM_OC1_SetConfig+0x42>
 8001e44:	4d08      	ldr	r5, [pc, #32]	; (8001e68 <TIM_OC1_SetConfig+0x60>)
 8001e46:	42a8      	cmp	r0, r5
 8001e48:	d105      	bne.n	8001e56 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e4a:	694d      	ldr	r5, [r1, #20]
 8001e4c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001e4e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e52:	4335      	orrs	r5, r6
 8001e54:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e56:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e58:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e5a:	684a      	ldr	r2, [r1, #4]
 8001e5c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e5e:	6203      	str	r3, [r0, #32]
 8001e60:	bd70      	pop	{r4, r5, r6, pc}
 8001e62:	bf00      	nop
 8001e64:	40010000 	.word	0x40010000
 8001e68:	40010400 	.word	0x40010400

08001e6c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e6c:	6a03      	ldr	r3, [r0, #32]
 8001e6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e72:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e74:	6a03      	ldr	r3, [r0, #32]
{
 8001e76:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e78:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e7a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001e7e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001e82:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e84:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001e86:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e8a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001e8e:	4d11      	ldr	r5, [pc, #68]	; (8001ed4 <TIM_OC3_SetConfig+0x68>)
 8001e90:	42a8      	cmp	r0, r5
 8001e92:	d003      	beq.n	8001e9c <TIM_OC3_SetConfig+0x30>
 8001e94:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e98:	42a8      	cmp	r0, r5
 8001e9a:	d114      	bne.n	8001ec6 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e9c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001ea2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ea6:	4d0b      	ldr	r5, [pc, #44]	; (8001ed4 <TIM_OC3_SetConfig+0x68>)
 8001ea8:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001eaa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001eae:	d003      	beq.n	8001eb8 <TIM_OC3_SetConfig+0x4c>
 8001eb0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001eb4:	42a8      	cmp	r0, r5
 8001eb6:	d106      	bne.n	8001ec6 <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001eb8:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001eba:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ebc:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001ec0:	4335      	orrs	r5, r6
 8001ec2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ec6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ec8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001eca:	684a      	ldr	r2, [r1, #4]
 8001ecc:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ece:	6203      	str	r3, [r0, #32]
 8001ed0:	bd70      	pop	{r4, r5, r6, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40010000 	.word	0x40010000

08001ed8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ed8:	6a03      	ldr	r3, [r0, #32]
 8001eda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ede:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ee0:	6a03      	ldr	r3, [r0, #32]
{
 8001ee2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ee4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ee6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ee8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001eea:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ef2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001ef4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ef8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001efc:	4d08      	ldr	r5, [pc, #32]	; (8001f20 <TIM_OC4_SetConfig+0x48>)
 8001efe:	42a8      	cmp	r0, r5
 8001f00:	d003      	beq.n	8001f0a <TIM_OC4_SetConfig+0x32>
 8001f02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001f06:	42a8      	cmp	r0, r5
 8001f08:	d104      	bne.n	8001f14 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001f0a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001f0c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001f10:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f14:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f16:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001f18:	684a      	ldr	r2, [r1, #4]
 8001f1a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f1c:	6203      	str	r3, [r0, #32]
 8001f1e:	bd30      	pop	{r4, r5, pc}
 8001f20:	40010000 	.word	0x40010000

08001f24 <HAL_TIM_PWM_MspInit>:
 8001f24:	4770      	bx	lr
	...

08001f28 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f28:	4a30      	ldr	r2, [pc, #192]	; (8001fec <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001f2a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f2c:	4290      	cmp	r0, r2
 8001f2e:	d012      	beq.n	8001f56 <TIM_Base_SetConfig+0x2e>
 8001f30:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f34:	d00f      	beq.n	8001f56 <TIM_Base_SetConfig+0x2e>
 8001f36:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001f3a:	4290      	cmp	r0, r2
 8001f3c:	d00b      	beq.n	8001f56 <TIM_Base_SetConfig+0x2e>
 8001f3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f42:	4290      	cmp	r0, r2
 8001f44:	d007      	beq.n	8001f56 <TIM_Base_SetConfig+0x2e>
 8001f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f4a:	4290      	cmp	r0, r2
 8001f4c:	d003      	beq.n	8001f56 <TIM_Base_SetConfig+0x2e>
 8001f4e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001f52:	4290      	cmp	r0, r2
 8001f54:	d119      	bne.n	8001f8a <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8001f56:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001f5c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f5e:	4a23      	ldr	r2, [pc, #140]	; (8001fec <TIM_Base_SetConfig+0xc4>)
 8001f60:	4290      	cmp	r0, r2
 8001f62:	d029      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f64:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f68:	d026      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f6a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001f6e:	4290      	cmp	r0, r2
 8001f70:	d022      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f76:	4290      	cmp	r0, r2
 8001f78:	d01e      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f7e:	4290      	cmp	r0, r2
 8001f80:	d01a      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f82:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001f86:	4290      	cmp	r0, r2
 8001f88:	d016      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f8a:	4a19      	ldr	r2, [pc, #100]	; (8001ff0 <TIM_Base_SetConfig+0xc8>)
 8001f8c:	4290      	cmp	r0, r2
 8001f8e:	d013      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f94:	4290      	cmp	r0, r2
 8001f96:	d00f      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001f98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f9c:	4290      	cmp	r0, r2
 8001f9e:	d00b      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001fa0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001fa4:	4290      	cmp	r0, r2
 8001fa6:	d007      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001fa8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fac:	4290      	cmp	r0, r2
 8001fae:	d003      	beq.n	8001fb8 <TIM_Base_SetConfig+0x90>
 8001fb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fb4:	4290      	cmp	r0, r2
 8001fb6:	d103      	bne.n	8001fc0 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fb8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fbe:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fc0:	694a      	ldr	r2, [r1, #20]
 8001fc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fc6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001fc8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fca:	688b      	ldr	r3, [r1, #8]
 8001fcc:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001fce:	680b      	ldr	r3, [r1, #0]
 8001fd0:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <TIM_Base_SetConfig+0xc4>)
 8001fd4:	4298      	cmp	r0, r3
 8001fd6:	d003      	beq.n	8001fe0 <TIM_Base_SetConfig+0xb8>
 8001fd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001fdc:	4298      	cmp	r0, r3
 8001fde:	d101      	bne.n	8001fe4 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8001fe0:	690b      	ldr	r3, [r1, #16]
 8001fe2:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	6143      	str	r3, [r0, #20]
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40010000 	.word	0x40010000
 8001ff0:	40014000 	.word	0x40014000

08001ff4 <HAL_TIM_Base_Init>:
{
 8001ff4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001ff6:	4604      	mov	r4, r0
 8001ff8:	b1a0      	cbz	r0, 8002024 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001ffa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ffe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002002:	b91b      	cbnz	r3, 800200c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002004:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002008:	f002 fa70 	bl	80044ec <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800200c:	2302      	movs	r3, #2
 800200e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002012:	6820      	ldr	r0, [r4, #0]
 8002014:	1d21      	adds	r1, r4, #4
 8002016:	f7ff ff87 	bl	8001f28 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800201a:	2301      	movs	r3, #1
 800201c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002020:	2000      	movs	r0, #0
 8002022:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002024:	2001      	movs	r0, #1
}
 8002026:	bd10      	pop	{r4, pc}

08002028 <HAL_TIM_PWM_Init>:
{
 8002028:	b510      	push	{r4, lr}
  if (htim == NULL)
 800202a:	4604      	mov	r4, r0
 800202c:	b1a0      	cbz	r0, 8002058 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800202e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002032:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002036:	b91b      	cbnz	r3, 8002040 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002038:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800203c:	f7ff ff72 	bl	8001f24 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002040:	2302      	movs	r3, #2
 8002042:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002046:	6820      	ldr	r0, [r4, #0]
 8002048:	1d21      	adds	r1, r4, #4
 800204a:	f7ff ff6d 	bl	8001f28 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800204e:	2301      	movs	r3, #1
 8002050:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002054:	2000      	movs	r0, #0
 8002056:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002058:	2001      	movs	r0, #1
}
 800205a:	bd10      	pop	{r4, pc}

0800205c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800205c:	6a03      	ldr	r3, [r0, #32]
 800205e:	f023 0310 	bic.w	r3, r3, #16
 8002062:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002064:	6a03      	ldr	r3, [r0, #32]
{
 8002066:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8002068:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800206a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800206c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800206e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002072:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002076:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002078:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800207c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002080:	4d10      	ldr	r5, [pc, #64]	; (80020c4 <TIM_OC2_SetConfig+0x68>)
 8002082:	42a8      	cmp	r0, r5
 8002084:	d003      	beq.n	800208e <TIM_OC2_SetConfig+0x32>
 8002086:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800208a:	42a8      	cmp	r0, r5
 800208c:	d114      	bne.n	80020b8 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800208e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002090:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002094:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002098:	4d0a      	ldr	r5, [pc, #40]	; (80020c4 <TIM_OC2_SetConfig+0x68>)
 800209a:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 800209c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020a0:	d003      	beq.n	80020aa <TIM_OC2_SetConfig+0x4e>
 80020a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020a6:	42a8      	cmp	r0, r5
 80020a8:	d106      	bne.n	80020b8 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80020aa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020ac:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020ae:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020b2:	4335      	orrs	r5, r6
 80020b4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80020b8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80020ba:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80020bc:	684a      	ldr	r2, [r1, #4]
 80020be:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80020c0:	6203      	str	r3, [r0, #32]
 80020c2:	bd70      	pop	{r4, r5, r6, pc}
 80020c4:	40010000 	.word	0x40010000

080020c8 <HAL_TIM_PWM_ConfigChannel>:
{
 80020c8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80020ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80020ce:	2b01      	cmp	r3, #1
{
 80020d0:	4604      	mov	r4, r0
 80020d2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80020d6:	d025      	beq.n	8002124 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80020d8:	2301      	movs	r3, #1
 80020da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80020de:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80020e2:	2a0c      	cmp	r2, #12
 80020e4:	d818      	bhi.n	8002118 <HAL_TIM_PWM_ConfigChannel+0x50>
 80020e6:	e8df f002 	tbb	[pc, r2]
 80020ea:	1707      	.short	0x1707
 80020ec:	171e1717 	.word	0x171e1717
 80020f0:	172f1717 	.word	0x172f1717
 80020f4:	1717      	.short	0x1717
 80020f6:	40          	.byte	0x40
 80020f7:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020f8:	6820      	ldr	r0, [r4, #0]
 80020fa:	f7ff fe85 	bl	8001e08 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020fe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002100:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002102:	699a      	ldr	r2, [r3, #24]
 8002104:	f042 0208 	orr.w	r2, r2, #8
 8002108:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800210a:	699a      	ldr	r2, [r3, #24]
 800210c:	f022 0204 	bic.w	r2, r2, #4
 8002110:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002112:	699a      	ldr	r2, [r3, #24]
 8002114:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002116:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002118:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800211a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800211c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002120:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002124:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002126:	6820      	ldr	r0, [r4, #0]
 8002128:	f7ff ff98 	bl	800205c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800212c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800212e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002130:	699a      	ldr	r2, [r3, #24]
 8002132:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002136:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002138:	699a      	ldr	r2, [r3, #24]
 800213a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800213e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002140:	699a      	ldr	r2, [r3, #24]
 8002142:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002146:	e7e6      	b.n	8002116 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002148:	6820      	ldr	r0, [r4, #0]
 800214a:	f7ff fe8f 	bl	8001e6c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800214e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002150:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002152:	69da      	ldr	r2, [r3, #28]
 8002154:	f042 0208 	orr.w	r2, r2, #8
 8002158:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800215a:	69da      	ldr	r2, [r3, #28]
 800215c:	f022 0204 	bic.w	r2, r2, #4
 8002160:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002162:	69da      	ldr	r2, [r3, #28]
 8002164:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002166:	61da      	str	r2, [r3, #28]
      break;
 8002168:	e7d6      	b.n	8002118 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800216a:	6820      	ldr	r0, [r4, #0]
 800216c:	f7ff feb4 	bl	8001ed8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002170:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002172:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002174:	69da      	ldr	r2, [r3, #28]
 8002176:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800217a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800217c:	69da      	ldr	r2, [r3, #28]
 800217e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002182:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002184:	69da      	ldr	r2, [r3, #28]
 8002186:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800218a:	e7ec      	b.n	8002166 <HAL_TIM_PWM_ConfigChannel+0x9e>

0800218c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800218c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800218e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002190:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002192:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002196:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800219a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800219c:	6083      	str	r3, [r0, #8]
 800219e:	bd10      	pop	{r4, pc}

080021a0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80021a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80021a4:	2b01      	cmp	r3, #1
{
 80021a6:	b570      	push	{r4, r5, r6, lr}
 80021a8:	4604      	mov	r4, r0
 80021aa:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80021ae:	d019      	beq.n	80021e4 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80021b0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80021b4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80021b6:	2301      	movs	r3, #1
 80021b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80021bc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80021c6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80021c8:	680b      	ldr	r3, [r1, #0]
 80021ca:	2b40      	cmp	r3, #64	; 0x40
 80021cc:	d065      	beq.n	800229a <HAL_TIM_ConfigClockSource+0xfa>
 80021ce:	d815      	bhi.n	80021fc <HAL_TIM_ConfigClockSource+0x5c>
 80021d0:	2b10      	cmp	r3, #16
 80021d2:	d00c      	beq.n	80021ee <HAL_TIM_ConfigClockSource+0x4e>
 80021d4:	d807      	bhi.n	80021e6 <HAL_TIM_ConfigClockSource+0x46>
 80021d6:	b153      	cbz	r3, 80021ee <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80021d8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80021da:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80021dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80021e0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80021e4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80021e6:	2b20      	cmp	r3, #32
 80021e8:	d001      	beq.n	80021ee <HAL_TIM_ConfigClockSource+0x4e>
 80021ea:	2b30      	cmp	r3, #48	; 0x30
 80021ec:	d1f4      	bne.n	80021d8 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80021ee:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021f0:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80021f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021f8:	4313      	orrs	r3, r2
 80021fa:	e01a      	b.n	8002232 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80021fc:	2b60      	cmp	r3, #96	; 0x60
 80021fe:	d034      	beq.n	800226a <HAL_TIM_ConfigClockSource+0xca>
 8002200:	d819      	bhi.n	8002236 <HAL_TIM_ConfigClockSource+0x96>
 8002202:	2b50      	cmp	r3, #80	; 0x50
 8002204:	d1e8      	bne.n	80021d8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002206:	684a      	ldr	r2, [r1, #4]
 8002208:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800220a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800220c:	6a05      	ldr	r5, [r0, #32]
 800220e:	f025 0501 	bic.w	r5, r5, #1
 8002212:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002214:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002216:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800221a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800221e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002222:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002224:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002226:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002228:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800222a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800222e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002232:	6083      	str	r3, [r0, #8]
 8002234:	e7d0      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002236:	2b70      	cmp	r3, #112	; 0x70
 8002238:	d00c      	beq.n	8002254 <HAL_TIM_ConfigClockSource+0xb4>
 800223a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800223e:	d1cb      	bne.n	80021d8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002240:	68cb      	ldr	r3, [r1, #12]
 8002242:	684a      	ldr	r2, [r1, #4]
 8002244:	6889      	ldr	r1, [r1, #8]
 8002246:	f7ff ffa1 	bl	800218c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800224a:	6822      	ldr	r2, [r4, #0]
 800224c:	6893      	ldr	r3, [r2, #8]
 800224e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002252:	e008      	b.n	8002266 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002254:	68cb      	ldr	r3, [r1, #12]
 8002256:	684a      	ldr	r2, [r1, #4]
 8002258:	6889      	ldr	r1, [r1, #8]
 800225a:	f7ff ff97 	bl	800218c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800225e:	6822      	ldr	r2, [r4, #0]
 8002260:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002262:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002266:	6093      	str	r3, [r2, #8]
      break;
 8002268:	e7b6      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800226a:	684d      	ldr	r5, [r1, #4]
 800226c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800226e:	6a01      	ldr	r1, [r0, #32]
 8002270:	f021 0110 	bic.w	r1, r1, #16
 8002274:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002276:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002278:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800227a:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800227e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002282:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002286:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800228a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800228c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800228e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002294:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002298:	e7cb      	b.n	8002232 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800229a:	684a      	ldr	r2, [r1, #4]
 800229c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800229e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022a0:	6a05      	ldr	r5, [r0, #32]
 80022a2:	f025 0501 	bic.w	r5, r5, #1
 80022a6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022a8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80022aa:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80022b2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80022b6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80022b8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80022ba:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80022bc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80022be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80022c2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80022c6:	e7b4      	b.n	8002232 <HAL_TIM_ConfigClockSource+0x92>

080022c8 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022c8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022ca:	f001 011f 	and.w	r1, r1, #31
{
 80022ce:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022d0:	2401      	movs	r4, #1
 80022d2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80022d4:	ea23 0304 	bic.w	r3, r3, r4
 80022d8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80022da:	6a03      	ldr	r3, [r0, #32]
 80022dc:	408a      	lsls	r2, r1
 80022de:	431a      	orrs	r2, r3
 80022e0:	6202      	str	r2, [r0, #32]
 80022e2:	bd10      	pop	{r4, pc}

080022e4 <HAL_TIM_PWM_Start>:
{
 80022e4:	b510      	push	{r4, lr}
 80022e6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80022e8:	2201      	movs	r2, #1
 80022ea:	6800      	ldr	r0, [r0, #0]
 80022ec:	f7ff ffec 	bl	80022c8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80022f0:	6823      	ldr	r3, [r4, #0]
 80022f2:	4a0b      	ldr	r2, [pc, #44]	; (8002320 <HAL_TIM_PWM_Start+0x3c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d00e      	beq.n	8002316 <HAL_TIM_PWM_Start+0x32>
 80022f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d00a      	beq.n	8002316 <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002306:	2a06      	cmp	r2, #6
 8002308:	d003      	beq.n	8002312 <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	f042 0201 	orr.w	r2, r2, #1
 8002310:	601a      	str	r2, [r3, #0]
}
 8002312:	2000      	movs	r0, #0
 8002314:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8002316:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002318:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800231c:	645a      	str	r2, [r3, #68]	; 0x44
 800231e:	e7ef      	b.n	8002300 <HAL_TIM_PWM_Start+0x1c>
 8002320:	40010000 	.word	0x40010000

08002324 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002324:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002328:	2b01      	cmp	r3, #1
{
 800232a:	b530      	push	{r4, r5, lr}
 800232c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002330:	d035      	beq.n	800239e <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002332:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002336:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002338:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 800233a:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 800233c:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8002340:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002342:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8002344:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002348:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800234a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800234c:	4c15      	ldr	r4, [pc, #84]	; (80023a4 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 800234e:	42a3      	cmp	r3, r4
 8002350:	d01a      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002356:	d017      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002358:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 800235c:	42a3      	cmp	r3, r4
 800235e:	d013      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002360:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002364:	42a3      	cmp	r3, r4
 8002366:	d00f      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002368:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800236c:	42a3      	cmp	r3, r4
 800236e:	d00b      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002370:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8002374:	42a3      	cmp	r3, r4
 8002376:	d007      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002378:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 800237c:	42a3      	cmp	r3, r4
 800237e:	d003      	beq.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8002380:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8002384:	42a3      	cmp	r3, r4
 8002386:	d104      	bne.n	8002392 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002388:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800238a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800238e:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002390:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002392:	2301      	movs	r3, #1
 8002394:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002398:	2300      	movs	r3, #0
 800239a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800239e:	4618      	mov	r0, r3

  return HAL_OK;
}
 80023a0:	bd30      	pop	{r4, r5, pc}
 80023a2:	bf00      	nop
 80023a4:	40010000 	.word	0x40010000

080023a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80023a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d01f      	beq.n	80023f0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80023b0:	68cb      	ldr	r3, [r1, #12]
 80023b2:	688a      	ldr	r2, [r1, #8]
 80023b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023b8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80023ba:	684a      	ldr	r2, [r1, #4]
 80023bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023c0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80023c2:	680a      	ldr	r2, [r1, #0]
 80023c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023c8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80023ca:	690a      	ldr	r2, [r1, #16]
 80023cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023d0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80023d2:	694a      	ldr	r2, [r1, #20]
 80023d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023d8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80023da:	69ca      	ldr	r2, [r1, #28]
 80023dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023e0:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80023e2:	6802      	ldr	r2, [r0, #0]
 80023e4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80023e6:	2300      	movs	r3, #0
 80023e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80023ec:	4618      	mov	r0, r3
 80023ee:	4770      	bx	lr
  __HAL_LOCK(htim);
 80023f0:	2002      	movs	r0, #2
}
 80023f2:	4770      	bx	lr

080023f4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023f4:	6803      	ldr	r3, [r0, #0]
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80023fc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023fe:	695a      	ldr	r2, [r3, #20]
 8002400:	f022 0201 	bic.w	r2, r2, #1
 8002404:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002406:	2320      	movs	r3, #32
 8002408:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800240c:	4770      	bx	lr
	...

08002410 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002410:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002412:	6803      	ldr	r3, [r0, #0]
 8002414:	68c1      	ldr	r1, [r0, #12]
 8002416:	691a      	ldr	r2, [r3, #16]
{
 8002418:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800241a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800241e:	430a      	orrs	r2, r1
 8002420:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002422:	6925      	ldr	r5, [r4, #16]
 8002424:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002426:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002428:	69c0      	ldr	r0, [r0, #28]
 800242a:	432a      	orrs	r2, r5
 800242c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800242e:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002432:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8002434:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002438:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800243a:	430a      	orrs	r2, r1
 800243c:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800243e:	695a      	ldr	r2, [r3, #20]
 8002440:	69a1      	ldr	r1, [r4, #24]
 8002442:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002446:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002448:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800244c:	615a      	str	r2, [r3, #20]
 800244e:	4a25      	ldr	r2, [pc, #148]	; (80024e4 <UART_SetConfig+0xd4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002450:	d129      	bne.n	80024a6 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002452:	4293      	cmp	r3, r2
 8002454:	d003      	beq.n	800245e <UART_SetConfig+0x4e>
 8002456:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800245a:	4293      	cmp	r3, r2
 800245c:	d120      	bne.n	80024a0 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800245e:	f7ff fbbf 	bl	8001be0 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002462:	6862      	ldr	r2, [r4, #4]
 8002464:	6825      	ldr	r5, [r4, #0]
 8002466:	1892      	adds	r2, r2, r2
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	f04f 0119 	mov.w	r1, #25
 8002470:	415b      	adcs	r3, r3
 8002472:	fba0 0101 	umull	r0, r1, r0, r1
 8002476:	f7fd fea7 	bl	80001c8 <__aeabi_uldivmod>
 800247a:	2164      	movs	r1, #100	; 0x64
 800247c:	fbb0 f4f1 	udiv	r4, r0, r1
 8002480:	fb01 0314 	mls	r3, r1, r4, r0
 8002484:	00db      	lsls	r3, r3, #3
 8002486:	3332      	adds	r3, #50	; 0x32
 8002488:	fbb3 f3f1 	udiv	r3, r3, r1
 800248c:	f003 0207 	and.w	r2, r3, #7
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8002496:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800249a:	4413      	add	r3, r2
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800249c:	60ab      	str	r3, [r5, #8]
 800249e:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 80024a0:	f7ff fb8e 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 80024a4:	e7dd      	b.n	8002462 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d002      	beq.n	80024b0 <UART_SetConfig+0xa0>
 80024aa:	4a0f      	ldr	r2, [pc, #60]	; (80024e8 <UART_SetConfig+0xd8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d116      	bne.n	80024de <UART_SetConfig+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
 80024b0:	f7ff fb96 	bl	8001be0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024b4:	6863      	ldr	r3, [r4, #4]
 80024b6:	6825      	ldr	r5, [r4, #0]
 80024b8:	2119      	movs	r1, #25
 80024ba:	009a      	lsls	r2, r3, #2
 80024bc:	fba0 0101 	umull	r0, r1, r0, r1
 80024c0:	0f9b      	lsrs	r3, r3, #30
 80024c2:	f7fd fe81 	bl	80001c8 <__aeabi_uldivmod>
 80024c6:	2264      	movs	r2, #100	; 0x64
 80024c8:	fbb0 f1f2 	udiv	r1, r0, r2
 80024cc:	fb02 0311 	mls	r3, r2, r1, r0
 80024d0:	011b      	lsls	r3, r3, #4
 80024d2:	3332      	adds	r3, #50	; 0x32
 80024d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80024d8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80024dc:	e7de      	b.n	800249c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK1Freq();
 80024de:	f7ff fb6f 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 80024e2:	e7e7      	b.n	80024b4 <UART_SetConfig+0xa4>
 80024e4:	40011000 	.word	0x40011000
 80024e8:	40011400 	.word	0x40011400

080024ec <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80024ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ee:	4604      	mov	r4, r0
 80024f0:	460e      	mov	r6, r1
 80024f2:	4617      	mov	r7, r2
 80024f4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024f6:	6821      	ldr	r1, [r4, #0]
 80024f8:	680b      	ldr	r3, [r1, #0]
 80024fa:	ea36 0303 	bics.w	r3, r6, r3
 80024fe:	d101      	bne.n	8002504 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002500:	2000      	movs	r0, #0
}
 8002502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002504:	1c6b      	adds	r3, r5, #1
 8002506:	d0f7      	beq.n	80024f8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002508:	b995      	cbnz	r5, 8002530 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800250a:	6823      	ldr	r3, [r4, #0]
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002512:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800251c:	2320      	movs	r3, #32
 800251e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002522:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002526:	2300      	movs	r3, #0
 8002528:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800252c:	2003      	movs	r0, #3
 800252e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002530:	f7fe f81c 	bl	800056c <HAL_GetTick>
 8002534:	1bc0      	subs	r0, r0, r7
 8002536:	4285      	cmp	r5, r0
 8002538:	d2dd      	bcs.n	80024f6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800253a:	e7e6      	b.n	800250a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800253c <HAL_UART_Init>:
{
 800253c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800253e:	4604      	mov	r4, r0
 8002540:	b340      	cbz	r0, 8002594 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002542:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002546:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800254a:	b91b      	cbnz	r3, 8002554 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800254c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002550:	f002 f9de 	bl	8004910 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002554:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002556:	2324      	movs	r3, #36	; 0x24
 8002558:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800255c:	68d3      	ldr	r3, [r2, #12]
 800255e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002562:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002564:	4620      	mov	r0, r4
 8002566:	f7ff ff53 	bl	8002410 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256a:	6823      	ldr	r3, [r4, #0]
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002572:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002574:	695a      	ldr	r2, [r3, #20]
 8002576:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800257a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002582:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002584:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002586:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002588:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800258a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800258e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002592:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002594:	2001      	movs	r0, #1
}
 8002596:	bd10      	pop	{r4, pc}

08002598 <HAL_UART_Transmit>:
{
 8002598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800259c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800259e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80025a2:	2b20      	cmp	r3, #32
{
 80025a4:	4604      	mov	r4, r0
 80025a6:	460d      	mov	r5, r1
 80025a8:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80025aa:	d151      	bne.n	8002650 <HAL_UART_Transmit+0xb8>
    if ((pData == NULL) || (Size == 0U))
 80025ac:	2900      	cmp	r1, #0
 80025ae:	d04c      	beq.n	800264a <HAL_UART_Transmit+0xb2>
 80025b0:	2a00      	cmp	r2, #0
 80025b2:	d04a      	beq.n	800264a <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 80025b4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d049      	beq.n	8002650 <HAL_UART_Transmit+0xb8>
 80025bc:	2301      	movs	r3, #1
 80025be:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c2:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025c6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c8:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025cc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80025d0:	f7fd ffcc 	bl	800056c <HAL_GetTick>
    huart->TxXferSize = Size;
 80025d4:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80025d8:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80025da:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 80025de:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 80025e2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	b95b      	cbnz	r3, 8002600 <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025e8:	463b      	mov	r3, r7
 80025ea:	4632      	mov	r2, r6
 80025ec:	2140      	movs	r1, #64	; 0x40
 80025ee:	4620      	mov	r0, r4
 80025f0:	f7ff ff7c 	bl	80024ec <UART_WaitOnFlagUntilTimeout.constprop.3>
 80025f4:	b9a0      	cbnz	r0, 8002620 <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 80025f6:	2320      	movs	r3, #32
 80025f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80025fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->TxXferCount--;
 8002600:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002602:	3b01      	subs	r3, #1
 8002604:	b29b      	uxth	r3, r3
 8002606:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002608:	68a3      	ldr	r3, [r4, #8]
 800260a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800260e:	4632      	mov	r2, r6
 8002610:	463b      	mov	r3, r7
 8002612:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002616:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002618:	d10e      	bne.n	8002638 <HAL_UART_Transmit+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800261a:	f7ff ff67 	bl	80024ec <UART_WaitOnFlagUntilTimeout.constprop.3>
 800261e:	b110      	cbz	r0, 8002626 <HAL_UART_Transmit+0x8e>
          return HAL_TIMEOUT;
 8002620:	2003      	movs	r0, #3
 8002622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002626:	882b      	ldrh	r3, [r5, #0]
 8002628:	6822      	ldr	r2, [r4, #0]
 800262a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800262e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002630:	6923      	ldr	r3, [r4, #16]
 8002632:	b943      	cbnz	r3, 8002646 <HAL_UART_Transmit+0xae>
          pData += 2U;
 8002634:	3502      	adds	r5, #2
 8002636:	e7d4      	b.n	80025e2 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002638:	f7ff ff58 	bl	80024ec <UART_WaitOnFlagUntilTimeout.constprop.3>
 800263c:	2800      	cmp	r0, #0
 800263e:	d1ef      	bne.n	8002620 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	782a      	ldrb	r2, [r5, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	3501      	adds	r5, #1
 8002648:	e7cb      	b.n	80025e2 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 800264a:	2001      	movs	r0, #1
 800264c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8002650:	2002      	movs	r0, #2
}
 8002652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002656 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002656:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800265a:	2b20      	cmp	r3, #32
 800265c:	d120      	bne.n	80026a0 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 800265e:	b1e9      	cbz	r1, 800269c <HAL_UART_Receive_IT+0x46>
 8002660:	b1e2      	cbz	r2, 800269c <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002662:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002666:	2b01      	cmp	r3, #1
 8002668:	d01a      	beq.n	80026a0 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 800266a:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 800266c:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800266e:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002670:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002672:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002674:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002678:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 800267a:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800267c:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 800267e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002682:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002686:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002688:	6951      	ldr	r1, [r2, #20]
 800268a:	f041 0101 	orr.w	r1, r1, #1
 800268e:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002690:	68d1      	ldr	r1, [r2, #12]
 8002692:	f041 0120 	orr.w	r1, r1, #32
 8002696:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002698:	4618      	mov	r0, r3
 800269a:	4770      	bx	lr
      return HAL_ERROR;
 800269c:	2001      	movs	r0, #1
 800269e:	4770      	bx	lr
    return HAL_BUSY;
 80026a0:	2002      	movs	r0, #2
}
 80026a2:	4770      	bx	lr

080026a4 <HAL_UART_TxCpltCallback>:
 80026a4:	4770      	bx	lr

080026a6 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026a6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80026aa:	2b22      	cmp	r3, #34	; 0x22
{
 80026ac:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026ae:	d136      	bne.n	800271e <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80026b0:	6883      	ldr	r3, [r0, #8]
 80026b2:	6901      	ldr	r1, [r0, #16]
 80026b4:	6802      	ldr	r2, [r0, #0]
 80026b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ba:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80026bc:	d123      	bne.n	8002706 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026be:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80026c0:	b9e9      	cbnz	r1, 80026fe <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026c6:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80026ca:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80026cc:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80026ce:	3c01      	subs	r4, #1
 80026d0:	b2a4      	uxth	r4, r4
 80026d2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80026d4:	b98c      	cbnz	r4, 80026fa <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80026d6:	6803      	ldr	r3, [r0, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	f022 0220 	bic.w	r2, r2, #32
 80026de:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80026e0:	68da      	ldr	r2, [r3, #12]
 80026e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026e6:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	f022 0201 	bic.w	r2, r2, #1
 80026ee:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80026f0:	2320      	movs	r3, #32
 80026f2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80026f6:	f001 fe2f 	bl	8004358 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80026fa:	2000      	movs	r0, #0
}
 80026fc:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	f823 2b01 	strh.w	r2, [r3], #1
 8002704:	e7e1      	b.n	80026ca <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002706:	b921      	cbnz	r1, 8002712 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002708:	1c59      	adds	r1, r3, #1
 800270a:	6852      	ldr	r2, [r2, #4]
 800270c:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	e7dc      	b.n	80026cc <UART_Receive_IT+0x26>
 8002712:	6852      	ldr	r2, [r2, #4]
 8002714:	1c59      	adds	r1, r3, #1
 8002716:	6281      	str	r1, [r0, #40]	; 0x28
 8002718:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800271c:	e7f7      	b.n	800270e <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800271e:	2002      	movs	r0, #2
 8002720:	bd10      	pop	{r4, pc}

08002722 <HAL_UART_ErrorCallback>:
 8002722:	4770      	bx	lr

08002724 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002724:	6803      	ldr	r3, [r0, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002728:	68d9      	ldr	r1, [r3, #12]
{
 800272a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 800272c:	0716      	lsls	r6, r2, #28
{
 800272e:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002730:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8002732:	d107      	bne.n	8002744 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002734:	0696      	lsls	r6, r2, #26
 8002736:	d55c      	bpl.n	80027f2 <HAL_UART_IRQHandler+0xce>
 8002738:	068d      	lsls	r5, r1, #26
 800273a:	d55a      	bpl.n	80027f2 <HAL_UART_IRQHandler+0xce>
}
 800273c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002740:	f7ff bfb1 	b.w	80026a6 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002744:	f015 0501 	ands.w	r5, r5, #1
 8002748:	d102      	bne.n	8002750 <HAL_UART_IRQHandler+0x2c>
 800274a:	f411 7f90 	tst.w	r1, #288	; 0x120
 800274e:	d050      	beq.n	80027f2 <HAL_UART_IRQHandler+0xce>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002750:	07d0      	lsls	r0, r2, #31
 8002752:	d505      	bpl.n	8002760 <HAL_UART_IRQHandler+0x3c>
 8002754:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002756:	bf42      	ittt	mi
 8002758:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800275a:	f043 0301 	orrmi.w	r3, r3, #1
 800275e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002760:	0756      	lsls	r6, r2, #29
 8002762:	d504      	bpl.n	800276e <HAL_UART_IRQHandler+0x4a>
 8002764:	b11d      	cbz	r5, 800276e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002766:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002768:	f043 0302 	orr.w	r3, r3, #2
 800276c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800276e:	0790      	lsls	r0, r2, #30
 8002770:	d504      	bpl.n	800277c <HAL_UART_IRQHandler+0x58>
 8002772:	b11d      	cbz	r5, 800277c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002774:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002776:	f043 0304 	orr.w	r3, r3, #4
 800277a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800277c:	0713      	lsls	r3, r2, #28
 800277e:	d506      	bpl.n	800278e <HAL_UART_IRQHandler+0x6a>
 8002780:	068e      	lsls	r6, r1, #26
 8002782:	d400      	bmi.n	8002786 <HAL_UART_IRQHandler+0x62>
 8002784:	b11d      	cbz	r5, 800278e <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002786:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002788:	f043 0308 	orr.w	r3, r3, #8
 800278c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800278e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002790:	2b00      	cmp	r3, #0
 8002792:	d066      	beq.n	8002862 <HAL_UART_IRQHandler+0x13e>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002794:	0695      	lsls	r5, r2, #26
 8002796:	d504      	bpl.n	80027a2 <HAL_UART_IRQHandler+0x7e>
 8002798:	0688      	lsls	r0, r1, #26
 800279a:	d502      	bpl.n	80027a2 <HAL_UART_IRQHandler+0x7e>
        UART_Receive_IT(huart);
 800279c:	4620      	mov	r0, r4
 800279e:	f7ff ff82 	bl	80026a6 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027a2:	6823      	ldr	r3, [r4, #0]
 80027a4:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027a6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027a8:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 80027aa:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027ac:	d402      	bmi.n	80027b4 <HAL_UART_IRQHandler+0x90>
 80027ae:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80027b2:	d01a      	beq.n	80027ea <HAL_UART_IRQHandler+0xc6>
        UART_EndRxTransfer(huart);
 80027b4:	f7ff fe1e 	bl	80023f4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b8:	6823      	ldr	r3, [r4, #0]
 80027ba:	695a      	ldr	r2, [r3, #20]
 80027bc:	0652      	lsls	r2, r2, #25
 80027be:	d510      	bpl.n	80027e2 <HAL_UART_IRQHandler+0xbe>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027c0:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80027c2:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027c8:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80027ca:	b150      	cbz	r0, 80027e2 <HAL_UART_IRQHandler+0xbe>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027cc:	4b25      	ldr	r3, [pc, #148]	; (8002864 <HAL_UART_IRQHandler+0x140>)
 80027ce:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027d0:	f7fd ff50 	bl	8000674 <HAL_DMA_Abort_IT>
 80027d4:	2800      	cmp	r0, #0
 80027d6:	d044      	beq.n	8002862 <HAL_UART_IRQHandler+0x13e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027d8:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80027da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027de:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80027e0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80027e2:	4620      	mov	r0, r4
 80027e4:	f7ff ff9d 	bl	8002722 <HAL_UART_ErrorCallback>
 80027e8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80027ea:	f7ff ff9a 	bl	8002722 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ee:	63e5      	str	r5, [r4, #60]	; 0x3c
 80027f0:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027f2:	0616      	lsls	r6, r2, #24
 80027f4:	d527      	bpl.n	8002846 <HAL_UART_IRQHandler+0x122>
 80027f6:	060d      	lsls	r5, r1, #24
 80027f8:	d525      	bpl.n	8002846 <HAL_UART_IRQHandler+0x122>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80027fa:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80027fe:	2a21      	cmp	r2, #33	; 0x21
 8002800:	d12f      	bne.n	8002862 <HAL_UART_IRQHandler+0x13e>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002802:	68a2      	ldr	r2, [r4, #8]
 8002804:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002808:	6a22      	ldr	r2, [r4, #32]
 800280a:	d117      	bne.n	800283c <HAL_UART_IRQHandler+0x118>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800280c:	8811      	ldrh	r1, [r2, #0]
 800280e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002812:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002814:	6921      	ldr	r1, [r4, #16]
 8002816:	b979      	cbnz	r1, 8002838 <HAL_UART_IRQHandler+0x114>
        huart->pTxBuffPtr += 2U;
 8002818:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800281a:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800281c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800281e:	3a01      	subs	r2, #1
 8002820:	b292      	uxth	r2, r2
 8002822:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002824:	b9ea      	cbnz	r2, 8002862 <HAL_UART_IRQHandler+0x13e>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800282c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002838:	3201      	adds	r2, #1
 800283a:	e7ee      	b.n	800281a <HAL_UART_IRQHandler+0xf6>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800283c:	1c51      	adds	r1, r2, #1
 800283e:	6221      	str	r1, [r4, #32]
 8002840:	7812      	ldrb	r2, [r2, #0]
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	e7ea      	b.n	800281c <HAL_UART_IRQHandler+0xf8>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002846:	0650      	lsls	r0, r2, #25
 8002848:	d50b      	bpl.n	8002862 <HAL_UART_IRQHandler+0x13e>
 800284a:	064a      	lsls	r2, r1, #25
 800284c:	d509      	bpl.n	8002862 <HAL_UART_IRQHandler+0x13e>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002854:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002856:	2320      	movs	r3, #32
 8002858:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800285c:	4620      	mov	r0, r4
 800285e:	f7ff ff21 	bl	80026a4 <HAL_UART_TxCpltCallback>
 8002862:	bd70      	pop	{r4, r5, r6, pc}
 8002864:	08002869 	.word	0x08002869

08002868 <UART_DMAAbortOnError>:
{
 8002868:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800286a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 800286c:	2300      	movs	r3, #0
 800286e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002870:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002872:	f7ff ff56 	bl	8002722 <HAL_UART_ErrorCallback>
 8002876:	bd08      	pop	{r3, pc}

08002878 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002878:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800287a:	3b01      	subs	r3, #1
 800287c:	d101      	bne.n	8002882 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800287e:	2003      	movs	r0, #3
 8002880:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002882:	6902      	ldr	r2, [r0, #16]
 8002884:	2a00      	cmp	r2, #0
 8002886:	daf8      	bge.n	800287a <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002888:	6903      	ldr	r3, [r0, #16]
 800288a:	4a06      	ldr	r2, [pc, #24]	; (80028a4 <USB_CoreReset+0x2c>)
 800288c:	f043 0301 	orr.w	r3, r3, #1
 8002890:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8002892:	3a01      	subs	r2, #1
 8002894:	d0f3      	beq.n	800287e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002896:	6903      	ldr	r3, [r0, #16]
 8002898:	f013 0301 	ands.w	r3, r3, #1
 800289c:	d1f9      	bne.n	8002892 <USB_CoreReset+0x1a>

  return HAL_OK;
 800289e:	4618      	mov	r0, r3
}
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	00030d41 	.word	0x00030d41

080028a8 <USB_CoreInit>:
{
 80028a8:	b084      	sub	sp, #16
 80028aa:	b538      	push	{r3, r4, r5, lr}
 80028ac:	ad05      	add	r5, sp, #20
 80028ae:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80028b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028b4:	2b01      	cmp	r3, #1
{
 80028b6:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80028b8:	d125      	bne.n	8002906 <USB_CoreInit+0x5e>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80028ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80028bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028c0:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80028c2:	68c3      	ldr	r3, [r0, #12]
 80028c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80028c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028cc:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80028ce:	68c3      	ldr	r3, [r0, #12]
 80028d0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80028d4:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80028d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80028d8:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80028da:	bf02      	ittt	eq
 80028dc:	68c3      	ldreq	r3, [r0, #12]
 80028de:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80028e2:	60c3      	streq	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80028e4:	f7ff ffc8 	bl	8002878 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80028e8:	9b08      	ldr	r3, [sp, #32]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d107      	bne.n	80028fe <USB_CoreInit+0x56>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80028ee:	68a3      	ldr	r3, [r4, #8]
 80028f0:	f043 0306 	orr.w	r3, r3, #6
 80028f4:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80028f6:	68a3      	ldr	r3, [r4, #8]
 80028f8:	f043 0320 	orr.w	r3, r3, #32
 80028fc:	60a3      	str	r3, [r4, #8]
}
 80028fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002902:	b004      	add	sp, #16
 8002904:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002906:	68c3      	ldr	r3, [r0, #12]
 8002908:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800290c:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800290e:	f7ff ffb3 	bl	8002878 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8002912:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002914:	b923      	cbnz	r3, 8002920 <USB_CoreInit+0x78>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002916:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800291c:	63a3      	str	r3, [r4, #56]	; 0x38
 800291e:	e7e3      	b.n	80028e8 <USB_CoreInit+0x40>
 8002920:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002926:	e7f9      	b.n	800291c <USB_CoreInit+0x74>

08002928 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8002928:	6883      	ldr	r3, [r0, #8]
 800292a:	f043 0301 	orr.w	r3, r3, #1
 800292e:	6083      	str	r3, [r0, #8]
}
 8002930:	2000      	movs	r0, #0
 8002932:	4770      	bx	lr

08002934 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002934:	6883      	ldr	r3, [r0, #8]
 8002936:	f023 0301 	bic.w	r3, r3, #1
 800293a:	6083      	str	r3, [r0, #8]
}
 800293c:	2000      	movs	r0, #0
 800293e:	4770      	bx	lr

08002940 <USB_SetCurrentMode>:
{
 8002940:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002942:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8002944:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002946:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800294a:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800294c:	d108      	bne.n	8002960 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800294e:	68c3      	ldr	r3, [r0, #12]
 8002950:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002954:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8002956:	2032      	movs	r0, #50	; 0x32
 8002958:	f7fd fe0e 	bl	8000578 <HAL_Delay>
  return HAL_OK;
 800295c:	2000      	movs	r0, #0
 800295e:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 8002960:	b919      	cbnz	r1, 800296a <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002962:	68c3      	ldr	r3, [r0, #12]
 8002964:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002968:	e7f4      	b.n	8002954 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 800296a:	2001      	movs	r0, #1
}
 800296c:	bd08      	pop	{r3, pc}
	...

08002970 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002970:	0189      	lsls	r1, r1, #6
 8002972:	f041 0120 	orr.w	r1, r1, #32
 8002976:	4a06      	ldr	r2, [pc, #24]	; (8002990 <USB_FlushTxFifo+0x20>)
 8002978:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800297a:	3a01      	subs	r2, #1
 800297c:	d005      	beq.n	800298a <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800297e:	6903      	ldr	r3, [r0, #16]
 8002980:	f013 0320 	ands.w	r3, r3, #32
 8002984:	d1f9      	bne.n	800297a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8002986:	4618      	mov	r0, r3
 8002988:	4770      	bx	lr
      return HAL_TIMEOUT;
 800298a:	2003      	movs	r0, #3
}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	00030d41 	.word	0x00030d41

08002994 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002994:	2310      	movs	r3, #16
 8002996:	4a06      	ldr	r2, [pc, #24]	; (80029b0 <USB_FlushRxFifo+0x1c>)
 8002998:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800299a:	3a01      	subs	r2, #1
 800299c:	d005      	beq.n	80029aa <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800299e:	6903      	ldr	r3, [r0, #16]
 80029a0:	f013 0310 	ands.w	r3, r3, #16
 80029a4:	d1f9      	bne.n	800299a <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80029a6:	4618      	mov	r0, r3
 80029a8:	4770      	bx	lr
      return HAL_TIMEOUT;
 80029aa:	2003      	movs	r0, #3
}
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	00030d41 	.word	0x00030d41

080029b4 <USB_WritePacket>:
{
 80029b4:	b510      	push	{r4, lr}
 80029b6:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 80029ba:	b94c      	cbnz	r4, 80029d0 <USB_WritePacket+0x1c>
    count32b = ((uint32_t)len + 3U) / 4U;
 80029bc:	3303      	adds	r3, #3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80029be:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 80029c2:	f023 0303 	bic.w	r3, r3, #3
 80029c6:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80029ca:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++)
 80029cc:	4299      	cmp	r1, r3
 80029ce:	d101      	bne.n	80029d4 <USB_WritePacket+0x20>
}
 80029d0:	2000      	movs	r0, #0
 80029d2:	bd10      	pop	{r4, pc}
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80029d4:	f851 2b04 	ldr.w	r2, [r1], #4
 80029d8:	6002      	str	r2, [r0, #0]
 80029da:	e7f7      	b.n	80029cc <USB_WritePacket+0x18>

080029dc <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80029dc:	3203      	adds	r2, #3
 80029de:	f022 0203 	bic.w	r2, r2, #3
 80029e2:	440a      	add	r2, r1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80029e4:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for (i = 0U; i < count32b; i++)
 80029e8:	4291      	cmp	r1, r2
 80029ea:	d101      	bne.n	80029f0 <USB_ReadPacket+0x14>
}
 80029ec:	4608      	mov	r0, r1
 80029ee:	4770      	bx	lr
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80029f0:	6803      	ldr	r3, [r0, #0]
 80029f2:	f841 3b04 	str.w	r3, [r1], #4
 80029f6:	e7f7      	b.n	80029e8 <USB_ReadPacket+0xc>

080029f8 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80029f8:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80029fa:	6980      	ldr	r0, [r0, #24]
}
 80029fc:	4010      	ands	r0, r2
 80029fe:	4770      	bx	lr

08002a00 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8002a00:	6940      	ldr	r0, [r0, #20]
}
 8002a02:	f000 0001 	and.w	r0, r0, #1
 8002a06:	4770      	bx	lr

08002a08 <USB_InitFSLSPClkSel>:
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8002a08:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8002a0c:	f023 0303 	bic.w	r3, r3, #3
{
 8002a10:	b510      	push	{r4, lr}
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8002a12:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8002a16:	f8d0 4400 	ldr.w	r4, [r0, #1024]	; 0x400
 8002a1a:	f001 0303 	and.w	r3, r1, #3
 8002a1e:	4323      	orrs	r3, r4

  if (freq == HCFG_48_MHZ)
 8002a20:	2901      	cmp	r1, #1
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8002a22:	f500 6280 	add.w	r2, r0, #1024	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8002a26:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  if (freq == HCFG_48_MHZ)
 8002a2a:	d104      	bne.n	8002a36 <USB_InitFSLSPClkSel+0x2e>
  {
    USBx_HOST->HFIR = 48000U;
 8002a2c:	f64b 3380 	movw	r3, #48000	; 0xbb80
  }
  else if (freq == HCFG_6_MHZ)
  {
    USBx_HOST->HFIR = 6000U;
 8002a30:	6053      	str	r3, [r2, #4]
  {
    /* ... */
  }

  return HAL_OK;
}
 8002a32:	2000      	movs	r0, #0
 8002a34:	bd10      	pop	{r4, pc}
  else if (freq == HCFG_6_MHZ)
 8002a36:	2902      	cmp	r1, #2
 8002a38:	d1fb      	bne.n	8002a32 <USB_InitFSLSPClkSel+0x2a>
    USBx_HOST->HFIR = 6000U;
 8002a3a:	f241 7370 	movw	r3, #6000	; 0x1770
 8002a3e:	e7f7      	b.n	8002a30 <USB_InitFSLSPClkSel+0x28>

08002a40 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8002a40:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  __IO uint32_t hprt0 = 0U;
 8002a42:	2500      	movs	r5, #0
 8002a44:	9501      	str	r5, [sp, #4]

  hprt0 = USBx_HPRT0;
 8002a46:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8002a4a:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8002a4c:	9b01      	ldr	r3, [sp, #4]
 8002a4e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002a52:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8002a54:	9b01      	ldr	r3, [sp, #4]
 8002a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8002a5a:	4604      	mov	r4, r0
  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8002a5c:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  HAL_Delay(100U);                                 /* See Note #1 */
 8002a60:	2064      	movs	r0, #100	; 0x64
 8002a62:	f7fd fd89 	bl	8000578 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8002a66:	9b01      	ldr	r3, [sp, #4]
 8002a68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a6c:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  HAL_Delay(10U);
 8002a70:	200a      	movs	r0, #10
 8002a72:	f7fd fd81 	bl	8000578 <HAL_Delay>

  return HAL_OK;
}
 8002a76:	4628      	mov	r0, r5
 8002a78:	b003      	add	sp, #12
 8002a7a:	bd30      	pop	{r4, r5, pc}

08002a7c <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8002a7c:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 8002a82:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8002a86:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8002a88:	9b01      	ldr	r3, [sp, #4]
 8002a8a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002a8e:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8002a90:	9b01      	ldr	r3, [sp, #4]
 8002a92:	04da      	lsls	r2, r3, #19
 8002a94:	d406      	bmi.n	8002aa4 <USB_DriveVbus+0x28>
 8002a96:	2901      	cmp	r1, #1
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8002a98:	bf02      	ittt	eq
 8002a9a:	9b01      	ldreq	r3, [sp, #4]
 8002a9c:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 8002aa0:	f8c0 3440 	streq.w	r3, [r0, #1088]	; 0x440
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8002aa4:	9b01      	ldr	r3, [sp, #4]
 8002aa6:	04db      	lsls	r3, r3, #19
 8002aa8:	d505      	bpl.n	8002ab6 <USB_DriveVbus+0x3a>
 8002aaa:	b921      	cbnz	r1, 8002ab6 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8002aac:	9b01      	ldr	r3, [sp, #4]
 8002aae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ab2:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK;
}
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	b002      	add	sp, #8
 8002aba:	4770      	bx	lr

08002abc <USB_HostInit>:
{
 8002abc:	b084      	sub	sp, #16
 8002abe:	b538      	push	{r3, r4, r5, lr}
 8002ac0:	4604      	mov	r4, r0
 8002ac2:	a805      	add	r0, sp, #20
 8002ac4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  USBx_PCGCCTL = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8002ace:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ad0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ad4:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8002ad6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ad8:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002adc:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8002ade:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ae0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae4:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((USBx->CID & (0x1U << 8)) != 0U)
 8002ae6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ae8:	05da      	lsls	r2, r3, #23
 8002aea:	d53f      	bpl.n	8002b6c <USB_HostInit+0xb0>
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8002aec:	9b07      	ldr	r3, [sp, #28]
 8002aee:	2b03      	cmp	r3, #3
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8002af0:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8002af4:	d13c      	bne.n	8002b70 <USB_HostInit+0xb4>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8002af6:	f043 0304 	orr.w	r3, r3, #4
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8002afa:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8002afe:	2110      	movs	r1, #16
 8002b00:	4620      	mov	r0, r4
 8002b02:	f7ff ff35 	bl	8002970 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8002b06:	4620      	mov	r0, r4
 8002b08:	f7ff ff44 	bl	8002994 <USB_FlushRxFifo>
  for (i = 0U; i < cfg.Host_channels; i++)
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	9906      	ldr	r1, [sp, #24]
 8002b10:	f504 62a0 	add.w	r2, r4, #1280	; 0x500
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8002b14:	f04f 30ff 	mov.w	r0, #4294967295
    USBx_HC(i)->HCINTMSK = 0U;
 8002b18:	461d      	mov	r5, r3
  for (i = 0U; i < cfg.Host_channels; i++)
 8002b1a:	428b      	cmp	r3, r1
 8002b1c:	d12b      	bne.n	8002b76 <USB_HostInit+0xba>
  (void)USB_DriveVbus(USBx, 1U);
 8002b1e:	2101      	movs	r1, #1
 8002b20:	4620      	mov	r0, r4
 8002b22:	f7ff ffab 	bl	8002a7c <USB_DriveVbus>
  HAL_Delay(200U);
 8002b26:	20c8      	movs	r0, #200	; 0xc8
 8002b28:	f7fd fd26 	bl	8000578 <HAL_Delay>
  USBx->GINTMSK = 0U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8002b30:	f04f 33ff 	mov.w	r3, #4294967295
 8002b34:	6163      	str	r3, [r4, #20]
  if ((USBx->CID & (0x1U << 8)) != 0U)
 8002b36:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b38:	05db      	lsls	r3, r3, #23
 8002b3a:	d521      	bpl.n	8002b80 <USB_HostInit+0xc4>
    USBx->GRXFSIZ  = 0x200U;
 8002b3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b40:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8002b42:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 8002b46:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8002b48:	4b11      	ldr	r3, [pc, #68]	; (8002b90 <USB_HostInit+0xd4>)
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8002b4a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  if (cfg.dma_enable == 0U)
 8002b4e:	9b08      	ldr	r3, [sp, #32]
 8002b50:	b91b      	cbnz	r3, 8002b5a <USB_HostInit+0x9e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8002b52:	69a3      	ldr	r3, [r4, #24]
 8002b54:	f043 0310 	orr.w	r3, r3, #16
 8002b58:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8002b5a:	69a2      	ldr	r2, [r4, #24]
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <USB_HostInit+0xd8>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61a3      	str	r3, [r4, #24]
}
 8002b62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b66:	2000      	movs	r0, #0
 8002b68:	b004      	add	sp, #16
 8002b6a:	4770      	bx	lr
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8002b6c:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8002b70:	f023 0304 	bic.w	r3, r3, #4
 8002b74:	e7c1      	b.n	8002afa <USB_HostInit+0x3e>
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8002b76:	6090      	str	r0, [r2, #8]
  for (i = 0U; i < cfg.Host_channels; i++)
 8002b78:	3301      	adds	r3, #1
    USBx_HC(i)->HCINTMSK = 0U;
 8002b7a:	60d5      	str	r5, [r2, #12]
 8002b7c:	3220      	adds	r2, #32
 8002b7e:	e7cc      	b.n	8002b1a <USB_HostInit+0x5e>
    USBx->GRXFSIZ  = 0x80U;
 8002b80:	2380      	movs	r3, #128	; 0x80
 8002b82:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8002b84:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 8002b88:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8002b8a:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <USB_HostInit+0xdc>)
 8002b8c:	e7dd      	b.n	8002b4a <USB_HostInit+0x8e>
 8002b8e:	bf00      	nop
 8002b90:	00e00300 	.word	0x00e00300
 8002b94:	a3200008 	.word	0xa3200008
 8002b98:	004000e0 	.word	0x004000e0

08002b9c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8002b9c:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 8002ba2:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8002ba6:	9301      	str	r3, [sp, #4]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8002ba8:	9801      	ldr	r0, [sp, #4]
}
 8002baa:	f3c0 4041 	ubfx	r0, r0, #17, #2
 8002bae:	b002      	add	sp, #8
 8002bb0:	4770      	bx	lr

08002bb2 <USB_GetCurrentFrame>:
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8002bb2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8002bb6:	6880      	ldr	r0, [r0, #8]
}
 8002bb8:	b280      	uxth	r0, r0
 8002bba:	4770      	bx	lr

08002bbc <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8002bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8002bc0:	eb00 1741 	add.w	r7, r0, r1, lsl #5
 8002bc4:	f507 64a0 	add.w	r4, r7, #1280	; 0x500
{
 8002bc8:	f89d 601c 	ldrb.w	r6, [sp, #28]
 8002bcc:	4605      	mov	r5, r0
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8002bce:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd2:	60a0      	str	r0, [r4, #8]
 8002bd4:	fa4f f882 	sxtb.w	r8, r2
 8002bd8:	f505 6c80 	add.w	ip, r5, #1024	; 0x400
 8002bdc:	f001 0e0f 	and.w	lr, r1, #15

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8002be0:	2e03      	cmp	r6, #3
 8002be2:	d86c      	bhi.n	8002cbe <USB_HC_Init+0x102>
 8002be4:	e8df f006 	tbb	[pc, r6]
 8002be8:	4c026102 	.word	0x4c026102
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8002bec:	f240 419d 	movw	r1, #1181	; 0x49d
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8002bf0:	f1b8 0f00 	cmp.w	r8, #0
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8002bf4:	60e1      	str	r1, [r4, #12]
      if ((epnum & 0x80U) == 0x80U)
 8002bf6:	da03      	bge.n	8002c00 <USB_HC_Init+0x44>
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8002bf8:	68e1      	ldr	r1, [r4, #12]
 8002bfa:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002bfe:	e005      	b.n	8002c0c <USB_HC_Init+0x50>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8002c00:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8002c02:	05c9      	lsls	r1, r1, #23
 8002c04:	d542      	bpl.n	8002c8c <USB_HC_Init+0xd0>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8002c06:	68e1      	ldr	r1, [r4, #12]
 8002c08:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8002c0c:	60e1      	str	r1, [r4, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c0e:	2000      	movs	r0, #0
      ret = HAL_ERROR;
      break;
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8002c10:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8002c14:	2101      	movs	r1, #1
 8002c16:	fa01 f10e 	lsl.w	r1, r1, lr
 8002c1a:	4321      	orrs	r1, r4
 8002c1c:	f8cc 1018 	str.w	r1, [ip, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8002c20:	69a9      	ldr	r1, [r5, #24]
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
  }
  else
  {
    HCcharEpDir = 0U;
 8002c22:	f1b8 0f00 	cmp.w	r8, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8002c26:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8002c2a:	61a9      	str	r1, [r5, #24]
    HCcharEpDir = 0U;
 8002c2c:	bfb4      	ite	lt
 8002c2e:	f44f 4400 	movlt.w	r4, #32768	; 0x8000
 8002c32:	2400      	movge	r4, #0
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8002c34:	f8bd 5020 	ldrh.w	r5, [sp, #32]
    HCcharLowSpeed = 0U;
 8002c38:	f89d 1018 	ldrb.w	r1, [sp, #24]
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8002c3c:	059b      	lsls	r3, r3, #22
 8002c3e:	f003 53fe 	and.w	r3, r3, #532676608	; 0x1fc00000
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8002c42:	f3c5 050a 	ubfx	r5, r5, #0, #11
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8002c46:	02d2      	lsls	r2, r2, #11
 8002c48:	f402 42f0 	and.w	r2, r2, #30720	; 0x7800
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8002c4c:	432b      	orrs	r3, r5
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	04b2      	lsls	r2, r6, #18
 8002c52:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    HCcharLowSpeed = 0U;
 8002c56:	2902      	cmp	r1, #2
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8002c58:	ea43 0302 	orr.w	r3, r3, r2
    HCcharLowSpeed = 0U;
 8002c5c:	bf0c      	ite	eq
 8002c5e:	f44f 3100 	moveq.w	r1, #131072	; 0x20000
 8002c62:	2100      	movne	r1, #0
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8002c64:	4323      	orrs	r3, r4
 8002c66:	430b      	orrs	r3, r1

  if (ep_type == EP_TYPE_INTR)
 8002c68:	2e03      	cmp	r6, #3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8002c6a:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
  if (ep_type == EP_TYPE_INTR)
 8002c6e:	d128      	bne.n	8002cc2 <USB_HC_Init+0x106>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8002c70:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 8002c74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002c78:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
  }

  return ret;
 8002c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8002c80:	f240 619d 	movw	r1, #1693	; 0x69d
      if ((epnum & 0x80U) == 0x80U)
 8002c84:	f1b8 0f00 	cmp.w	r8, #0
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8002c88:	60e1      	str	r1, [r4, #12]
      if ((epnum & 0x80U) == 0x80U)
 8002c8a:	dbb5      	blt.n	8002bf8 <USB_HC_Init+0x3c>
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8002c8c:	f8dc 0018 	ldr.w	r0, [ip, #24]
 8002c90:	2101      	movs	r1, #1
 8002c92:	fa01 f10e 	lsl.w	r1, r1, lr
 8002c96:	4301      	orrs	r1, r0
 8002c98:	f8cc 1018 	str.w	r1, [ip, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8002c9c:	69a9      	ldr	r1, [r5, #24]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c9e:	2000      	movs	r0, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8002ca0:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8002ca4:	61a9      	str	r1, [r5, #24]
    HCcharEpDir = 0U;
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	e7c4      	b.n	8002c34 <USB_HC_Init+0x78>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8002caa:	f240 2125 	movw	r1, #549	; 0x225
      if ((epnum & 0x80U) == 0x80U)
 8002cae:	f1b8 0f00 	cmp.w	r8, #0
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8002cb2:	60e1      	str	r1, [r4, #12]
      if ((epnum & 0x80U) == 0x80U)
 8002cb4:	daea      	bge.n	8002c8c <USB_HC_Init+0xd0>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8002cb6:	68e1      	ldr	r1, [r4, #12]
 8002cb8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8002cbc:	e7a6      	b.n	8002c0c <USB_HC_Init+0x50>
      ret = HAL_ERROR;
 8002cbe:	2001      	movs	r0, #1
 8002cc0:	e7a6      	b.n	8002c10 <USB_HC_Init+0x54>
}
 8002cc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002cc6 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8002cc6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8002cca:	6940      	ldr	r0, [r0, #20]
}
 8002ccc:	b280      	uxth	r0, r0
 8002cce:	4770      	bx	lr

08002cd0 <USB_HC_Halt>:
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  uint32_t count = 0U;
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8002cd0:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8002cd4:	f501 62a0 	add.w	r2, r1, #1280	; 0x500
 8002cd8:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8002cdc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8002ce0:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8002ce4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002ce8:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8002cec:	d11e      	bne.n	8002d2c <USB_HC_Halt+0x5c>

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8002cee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002cf0:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8002cf4:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8002cf8:	d137      	bne.n	8002d6a <USB_HC_Halt+0x9a>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8002cfa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cfe:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8002d02:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8002d06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d0a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8002d0e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8002d12:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d16:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8002d1a:	f240 33e9 	movw	r3, #1001	; 0x3e9
      do
      {
        if (++count > 1000U)
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	d002      	beq.n	8002d28 <USB_HC_Halt+0x58>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8002d22:	6811      	ldr	r1, [r2, #0]
 8002d24:	2900      	cmp	r1, #0
 8002d26:	dbfa      	blt.n	8002d1e <USB_HC_Halt+0x4e>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 8002d28:	2000      	movs	r0, #0
 8002d2a:	4770      	bx	lr
    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8002d2c:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 8002d30:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8002d34:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8002d38:	d117      	bne.n	8002d6a <USB_HC_Halt+0x9a>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8002d3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d3e:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8002d42:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8002d46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d4a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8002d4e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8002d52:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d56:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8002d5a:	f240 33e9 	movw	r3, #1001	; 0x3e9
        if (++count > 1000U)
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	d0e2      	beq.n	8002d28 <USB_HC_Halt+0x58>
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8002d62:	6811      	ldr	r1, [r2, #0]
 8002d64:	2900      	cmp	r1, #0
 8002d66:	dbfa      	blt.n	8002d5e <USB_HC_Halt+0x8e>
 8002d68:	e7de      	b.n	8002d28 <USB_HC_Halt+0x58>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8002d6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d6e:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8002d72:	e7d9      	b.n	8002d28 <USB_HC_Halt+0x58>

08002d74 <USB_DoPing>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t chnum = (uint32_t)ch_num;
  uint32_t num_packets = 1U;
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8002d74:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8002d78:	4a06      	ldr	r2, [pc, #24]	; (8002d94 <USB_DoPing+0x20>)
 8002d7a:	f8c1 2510 	str.w	r2, [r1, #1296]	; 0x510
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8002d7e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d82:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8002d8a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

  return HAL_OK;
}
 8002d8e:	2000      	movs	r0, #0
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	80080000 	.word	0x80080000

08002d98 <USB_HC_StartXfer>:
{
 8002d98:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8002d9c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002d9e:	05db      	lsls	r3, r3, #23
{
 8002da0:	4616      	mov	r6, r2
 8002da2:	4604      	mov	r4, r0
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8002da4:	784a      	ldrb	r2, [r1, #1]
  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8002da6:	d517      	bpl.n	8002dd8 <USB_HC_StartXfer+0x40>
 8002da8:	790d      	ldrb	r5, [r1, #4]
 8002daa:	b9ad      	cbnz	r5, 8002dd8 <USB_HC_StartXfer+0x40>
    if ((dma == 0U) && (hc->do_ping == 1U))
 8002dac:	b94e      	cbnz	r6, 8002dc2 <USB_HC_StartXfer+0x2a>
 8002dae:	794b      	ldrb	r3, [r1, #5]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d111      	bne.n	8002dd8 <USB_HC_StartXfer+0x40>
      (void)USB_DoPing(USBx, hc->ch_num);
 8002db4:	4611      	mov	r1, r2
 8002db6:	f7ff ffdd 	bl	8002d74 <USB_DoPing>
}
 8002dba:	2000      	movs	r0, #0
 8002dbc:	b002      	add	sp, #8
 8002dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (dma == 1U)
 8002dc2:	2e01      	cmp	r6, #1
 8002dc4:	d108      	bne.n	8002dd8 <USB_HC_StartXfer+0x40>
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8002dc6:	eb00 1342 	add.w	r3, r0, r2, lsl #5
 8002dca:	f8d3 050c 	ldr.w	r0, [r3, #1292]	; 0x50c
 8002dce:	f020 0060 	bic.w	r0, r0, #96	; 0x60
 8002dd2:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
      hc->do_ping = 0U;
 8002dd6:	714d      	strb	r5, [r1, #5]
  if (hc->xfer_len > 0U)
 8002dd8:	6908      	ldr	r0, [r1, #16]
 8002dda:	2800      	cmp	r0, #0
 8002ddc:	d066      	beq.n	8002eac <USB_HC_StartXfer+0x114>
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8002dde:	890b      	ldrh	r3, [r1, #8]
 8002de0:	3801      	subs	r0, #1
 8002de2:	4418      	add	r0, r3
 8002de4:	fbb0 f0f3 	udiv	r0, r0, r3
 8002de8:	b280      	uxth	r0, r0
    if (num_packets > max_hc_pkt_count)
 8002dea:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8002dee:	d903      	bls.n	8002df8 <USB_HC_StartXfer+0x60>
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8002df0:	021b      	lsls	r3, r3, #8
 8002df2:	610b      	str	r3, [r1, #16]
      num_packets = max_hc_pkt_count;
 8002df4:	f44f 7080 	mov.w	r0, #256	; 0x100
  if (hc->ep_is_in != 0U)
 8002df8:	78cf      	ldrb	r7, [r1, #3]
 8002dfa:	b117      	cbz	r7, 8002e02 <USB_HC_StartXfer+0x6a>
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8002dfc:	890b      	ldrh	r3, [r1, #8]
 8002dfe:	4343      	muls	r3, r0
 8002e00:	610b      	str	r3, [r1, #16]
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8002e02:	f891 e00a 	ldrb.w	lr, [r1, #10]
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8002e06:	690b      	ldr	r3, [r1, #16]
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8002e08:	ea4f 7e4e 	mov.w	lr, lr, lsl #29
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8002e0c:	f3c3 0812 	ubfx	r8, r3, #0, #19
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8002e10:	f00e 4ec0 	and.w	lr, lr, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8002e14:	ea4e 0e08 	orr.w	lr, lr, r8
 8002e18:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8002ef8 <USB_HC_StartXfer+0x160>
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8002e1c:	eb04 1542 	add.w	r5, r4, r2, lsl #5
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8002e20:	ea08 40c0 	and.w	r0, r8, r0, lsl #19
 8002e24:	ea4e 0000 	orr.w	r0, lr, r0
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8002e28:	f8c5 0510 	str.w	r0, [r5, #1296]	; 0x510
  if (dma != 0U)
 8002e2c:	b116      	cbz	r6, 8002e34 <USB_HC_StartXfer+0x9c>
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8002e2e:	68c8      	ldr	r0, [r1, #12]
 8002e30:	f8c5 0514 	str.w	r0, [r5, #1300]	; 0x514
  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8002e34:	f504 6e80 	add.w	lr, r4, #1024	; 0x400
 8002e38:	f8de 0008 	ldr.w	r0, [lr, #8]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8002e3c:	f8d5 c500 	ldr.w	ip, [r5, #1280]	; 0x500
 8002e40:	f02c 5c00 	bic.w	ip, ip, #536870912	; 0x20000000
 8002e44:	f8c5 c500 	str.w	ip, [r5, #1280]	; 0x500
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8002e48:	43c0      	mvns	r0, r0
 8002e4a:	f8d5 c500 	ldr.w	ip, [r5, #1280]	; 0x500
 8002e4e:	0740      	lsls	r0, r0, #29
 8002e50:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8002e54:	ea40 000c 	orr.w	r0, r0, ip
 8002e58:	f8c5 0500 	str.w	r0, [r5, #1280]	; 0x500
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002e5c:	4825      	ldr	r0, [pc, #148]	; (8002ef4 <USB_HC_StartXfer+0x15c>)
 8002e5e:	f8d5 c500 	ldr.w	ip, [r5, #1280]	; 0x500
 8002e62:	f8c0 c000 	str.w	ip, [r0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e66:	f8d0 c000 	ldr.w	ip, [r0]
 8002e6a:	f02c 4c80 	bic.w	ip, ip, #1073741824	; 0x40000000
 8002e6e:	f8c0 c000 	str.w	ip, [r0]
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8002e72:	f8d0 c000 	ldr.w	ip, [r0]
  if (hc->ep_is_in != 0U)
 8002e76:	b1df      	cbz	r7, 8002eb0 <USB_HC_StartXfer+0x118>
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8002e78:	f44c 4c00 	orr.w	ip, ip, #32768	; 0x8000
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8002e7c:	f8c0 c000 	str.w	ip, [r0]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e80:	f8d0 c000 	ldr.w	ip, [r0]
 8002e84:	f04c 4c00 	orr.w	ip, ip, #2147483648	; 0x80000000
 8002e88:	f8c0 c000 	str.w	ip, [r0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002e8c:	6800      	ldr	r0, [r0, #0]
 8002e8e:	f8c5 0500 	str.w	r0, [r5, #1280]	; 0x500
  if (dma == 0U) /* Slave mode */
 8002e92:	2e00      	cmp	r6, #0
 8002e94:	d191      	bne.n	8002dba <USB_HC_StartXfer+0x22>
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8002e96:	2f00      	cmp	r7, #0
 8002e98:	d18f      	bne.n	8002dba <USB_HC_StartXfer+0x22>
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d08d      	beq.n	8002dba <USB_HC_StartXfer+0x22>
      switch (hc->ep_type)
 8002e9e:	79c8      	ldrb	r0, [r1, #7]
 8002ea0:	2803      	cmp	r0, #3
 8002ea2:	d813      	bhi.n	8002ecc <USB_HC_StartXfer+0x134>
 8002ea4:	e8df f000 	tbb	[pc, r0]
 8002ea8:	1a071a07 	.word	0x1a071a07
    num_packets = 1U;
 8002eac:	2001      	movs	r0, #1
 8002eae:	e7a3      	b.n	8002df8 <USB_HC_StartXfer+0x60>
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8002eb0:	f42c 4c00 	bic.w	ip, ip, #32768	; 0x8000
 8002eb4:	e7e2      	b.n	8002e7c <USB_HC_StartXfer+0xe4>
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8002eb6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8002eb8:	1cdd      	adds	r5, r3, #3
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8002eba:	f3c5 058f 	ubfx	r5, r5, #2, #16
 8002ebe:	b280      	uxth	r0, r0
 8002ec0:	4285      	cmp	r5, r0
 8002ec2:	d903      	bls.n	8002ecc <USB_HC_StartXfer+0x134>
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8002ec4:	69a0      	ldr	r0, [r4, #24]
 8002ec6:	f040 0020 	orr.w	r0, r0, #32
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8002eca:	61a0      	str	r0, [r4, #24]
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8002ecc:	2000      	movs	r0, #0
 8002ece:	9000      	str	r0, [sp, #0]
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	68c9      	ldr	r1, [r1, #12]
 8002ed4:	4620      	mov	r0, r4
 8002ed6:	f7ff fd6d 	bl	80029b4 <USB_WritePacket>
 8002eda:	e76e      	b.n	8002dba <USB_HC_StartXfer+0x22>
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8002edc:	f8de 0010 	ldr.w	r0, [lr, #16]
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8002ee0:	1cdd      	adds	r5, r3, #3
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8002ee2:	f3c5 058f 	ubfx	r5, r5, #2, #16
 8002ee6:	b280      	uxth	r0, r0
 8002ee8:	4285      	cmp	r5, r0
 8002eea:	d9ef      	bls.n	8002ecc <USB_HC_StartXfer+0x134>
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8002eec:	69a0      	ldr	r0, [r4, #24]
 8002eee:	f040 6080 	orr.w	r0, r0, #67108864	; 0x4000000
 8002ef2:	e7ea      	b.n	8002eca <USB_HC_StartXfer+0x132>
 8002ef4:	200000c8 	.word	0x200000c8
 8002ef8:	1ff80000 	.word	0x1ff80000

08002efc <USB_StopHost>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002efc:	6883      	ldr	r3, [r0, #8]
 8002efe:	f023 0301 	bic.w	r3, r3, #1
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8002f02:	b510      	push	{r4, lr}


  (void)USB_DisableGlobalInt(USBx);

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8002f04:	2110      	movs	r1, #16
{
 8002f06:	4604      	mov	r4, r0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002f08:	6083      	str	r3, [r0, #8]
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8002f0a:	f7ff fd31 	bl	8002970 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8002f0e:	4620      	mov	r0, r4
 8002f10:	f7ff fd40 	bl	8002994 <USB_FlushRxFifo>
 8002f14:	f504 63a0 	add.w	r3, r4, #1280	; 0x500
 8002f18:	f504 60e0 	add.w	r0, r4, #1792	; 0x700
 8002f1c:	461a      	mov	r2, r3

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
  {
    value = USBx_HC(i)->HCCHAR;
 8002f1e:	6811      	ldr	r1, [r2, #0]
 8002f20:	f021 2180 	bic.w	r1, r1, #2147516416	; 0x80008000
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8002f24:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
    USBx_HC(i)->HCCHAR = value;
 8002f28:	f842 1b20 	str.w	r1, [r2], #32
  for (i = 0U; i <= 15U; i++)
 8002f2c:	4290      	cmp	r0, r2
 8002f2e:	d1f6      	bne.n	8002f1e <USB_StopHost+0x22>
 8002f30:	2000      	movs	r0, #0
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
  {
    value = USBx_HC(i)->HCCHAR;
 8002f32:	6819      	ldr	r1, [r3, #0]
 8002f34:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8002f38:	f041 4140 	orr.w	r1, r1, #3221225472	; 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 8002f3c:	6019      	str	r1, [r3, #0]

    do
    {
      if (++count > 1000U)
 8002f3e:	3001      	adds	r0, #1
 8002f40:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002f44:	d802      	bhi.n	8002f4c <USB_StopHost+0x50>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8002f46:	6819      	ldr	r1, [r3, #0]
 8002f48:	2900      	cmp	r1, #0
 8002f4a:	dbf8      	blt.n	8002f3e <USB_StopHost+0x42>
 8002f4c:	3320      	adds	r3, #32
  for (i = 0U; i <= 15U; i++)
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d1ef      	bne.n	8002f32 <USB_StopHost+0x36>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8002f52:	f04f 33ff 	mov.w	r3, #4294967295
 8002f56:	f8c4 3414 	str.w	r3, [r4, #1044]	; 0x414
  USBx->GINTSTS = 0xFFFFFFFFU;
 8002f5a:	6163      	str	r3, [r4, #20]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8002f5c:	68a3      	ldr	r3, [r4, #8]
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	60a3      	str	r3, [r4, #8]
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 8002f64:	2000      	movs	r0, #0
 8002f66:	bd10      	pop	{r4, pc}

08002f68 <USBH_CDC_SOFProcess>:
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
  return USBH_OK;
}
 8002f68:	2000      	movs	r0, #0
 8002f6a:	4770      	bx	lr

08002f6c <USBH_CDC_InterfaceDeInit>:
{
 8002f6c:	b538      	push	{r3, r4, r5, lr}
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8002f6e:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8002f72:	69dc      	ldr	r4, [r3, #28]
  if ( CDC_Handle->CommItf.NotifPipe)
 8002f74:	7821      	ldrb	r1, [r4, #0]
{
 8002f76:	4605      	mov	r5, r0
  if ( CDC_Handle->CommItf.NotifPipe)
 8002f78:	b139      	cbz	r1, 8002f8a <USBH_CDC_InterfaceDeInit+0x1e>
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8002f7a:	f000 fe17 	bl	8003bac <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8002f7e:	7821      	ldrb	r1, [r4, #0]
 8002f80:	4628      	mov	r0, r5
 8002f82:	f000 fe2f 	bl	8003be4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8002f86:	2300      	movs	r3, #0
 8002f88:	7023      	strb	r3, [r4, #0]
  if ( CDC_Handle->DataItf.InPipe)
 8002f8a:	7b21      	ldrb	r1, [r4, #12]
 8002f8c:	b141      	cbz	r1, 8002fa0 <USBH_CDC_InterfaceDeInit+0x34>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8002f8e:	4628      	mov	r0, r5
 8002f90:	f000 fe0c 	bl	8003bac <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8002f94:	7b21      	ldrb	r1, [r4, #12]
 8002f96:	4628      	mov	r0, r5
 8002f98:	f000 fe24 	bl	8003be4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	7323      	strb	r3, [r4, #12]
  if ( CDC_Handle->DataItf.OutPipe)
 8002fa0:	7b61      	ldrb	r1, [r4, #13]
 8002fa2:	b141      	cbz	r1, 8002fb6 <USBH_CDC_InterfaceDeInit+0x4a>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8002fa4:	4628      	mov	r0, r5
 8002fa6:	f000 fe01 	bl	8003bac <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8002faa:	7b61      	ldrb	r1, [r4, #13]
 8002fac:	4628      	mov	r0, r5
 8002fae:	f000 fe19 	bl	8003be4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	7363      	strb	r3, [r4, #13]
  if(phost->pActiveClass->pData)
 8002fb6:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 8002fba:	69d8      	ldr	r0, [r3, #28]
 8002fbc:	b128      	cbz	r0, 8002fca <USBH_CDC_InterfaceDeInit+0x5e>
    USBH_free (phost->pActiveClass->pData);
 8002fbe:	f001 fedf 	bl	8004d80 <free>
    phost->pActiveClass->pData = 0U;
 8002fc2:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	61da      	str	r2, [r3, #28]
}
 8002fca:	2000      	movs	r0, #0
 8002fcc:	bd38      	pop	{r3, r4, r5, pc}

08002fce <USBH_CDC_InterfaceInit>:
{
 8002fce:	b5f0      	push	{r4, r5, r6, r7, lr}
  interface = USBH_FindInterface(phost,
 8002fd0:	2202      	movs	r2, #2
{
 8002fd2:	b085      	sub	sp, #20
  interface = USBH_FindInterface(phost,
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	4611      	mov	r1, r2
{
 8002fd8:	4605      	mov	r5, r0
  interface = USBH_FindInterface(phost,
 8002fda:	f000 f9b2 	bl	8003342 <USBH_FindInterface>
  if(interface == 0xFFU) /* No Valid Interface */
 8002fde:	28ff      	cmp	r0, #255	; 0xff
  interface = USBH_FindInterface(phost,
 8002fe0:	4606      	mov	r6, r0
  if(interface == 0xFFU) /* No Valid Interface */
 8002fe2:	d102      	bne.n	8002fea <USBH_CDC_InterfaceInit+0x1c>
  USBH_StatusTypeDef status = USBH_FAIL ;
 8002fe4:	2002      	movs	r0, #2
}
 8002fe6:	b005      	add	sp, #20
 8002fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_SelectInterface (phost, interface);
 8002fea:	4601      	mov	r1, r0
 8002fec:	4628      	mov	r0, r5
 8002fee:	f000 f99f 	bl	8003330 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8002ff2:	2050      	movs	r0, #80	; 0x50
 8002ff4:	f8d5 7378 	ldr.w	r7, [r5, #888]	; 0x378
 8002ff8:	f001 feba 	bl	8004d70 <malloc>
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8002ffc:	231a      	movs	r3, #26
 8002ffe:	fb03 5606 	mla	r6, r3, r6, r5
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8003002:	61f8      	str	r0, [r7, #28]
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8003004:	f896 334a 	ldrb.w	r3, [r6, #842]	; 0x34a
 8003008:	061a      	lsls	r2, r3, #24
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800300a:	bf42      	ittt	mi
 800300c:	7043      	strbmi	r3, [r0, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800300e:	f8b6 334c 	ldrhmi.w	r3, [r6, #844]	; 0x34c
 8003012:	8143      	strhmi	r3, [r0, #10]
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8003014:	4604      	mov	r4, r0
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8003016:	7841      	ldrb	r1, [r0, #1]
 8003018:	4628      	mov	r0, r5
 800301a:	f000 fdcc 	bl	8003bb6 <USBH_AllocPipe>
 800301e:	4601      	mov	r1, r0
 8003020:	7020      	strb	r0, [r4, #0]
    USBH_OpenPipe  (phost,
 8003022:	8960      	ldrh	r0, [r4, #10]
 8003024:	9002      	str	r0, [sp, #8]
 8003026:	2003      	movs	r0, #3
 8003028:	9001      	str	r0, [sp, #4]
 800302a:	f895 031d 	ldrb.w	r0, [r5, #797]	; 0x31d
 800302e:	f895 331c 	ldrb.w	r3, [r5, #796]	; 0x31c
 8003032:	7862      	ldrb	r2, [r4, #1]
 8003034:	9000      	str	r0, [sp, #0]
 8003036:	4628      	mov	r0, r5
 8003038:	f000 fda9 	bl	8003b8e <USBH_OpenPipe>
    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800303c:	2200      	movs	r2, #0
 800303e:	7821      	ldrb	r1, [r4, #0]
 8003040:	4628      	mov	r0, r5
 8003042:	f001 fe26 	bl	8004c92 <USBH_LL_SetToggle>
    interface = USBH_FindInterface(phost,
 8003046:	2300      	movs	r3, #0
 8003048:	461a      	mov	r2, r3
 800304a:	210a      	movs	r1, #10
 800304c:	4628      	mov	r0, r5
 800304e:	f000 f978 	bl	8003342 <USBH_FindInterface>
    if(interface == 0xFFU) /* No Valid Interface */
 8003052:	28ff      	cmp	r0, #255	; 0xff
 8003054:	d0c6      	beq.n	8002fe4 <USBH_CDC_InterfaceInit+0x16>
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8003056:	231a      	movs	r3, #26
 8003058:	fb03 5100 	mla	r1, r3, r0, r5
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800305c:	fb03 5000 	mla	r0, r3, r0, r5
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8003060:	f891 234a 	ldrb.w	r2, [r1, #842]	; 0x34a
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8003064:	f890 3352 	ldrb.w	r3, [r0, #850]	; 0x352
 8003068:	f8b1 134c 	ldrh.w	r1, [r1, #844]	; 0x34c
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800306c:	f012 0f80 	tst.w	r2, #128	; 0x80
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8003070:	bf0d      	iteet	eq
 8003072:	73a2      	strbeq	r2, [r4, #14]
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8003074:	73e2      	strbne	r2, [r4, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8003076:	8361      	strhne	r1, [r4, #26]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8003078:	8321      	strheq	r1, [r4, #24]
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800307a:	f013 0f80 	tst.w	r3, #128	; 0x80
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800307e:	bf08      	it	eq
 8003080:	73a3      	strbeq	r3, [r4, #14]
 8003082:	f8b0 2354 	ldrh.w	r2, [r0, #852]	; 0x354
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8003086:	7ba1      	ldrb	r1, [r4, #14]
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8003088:	bf18      	it	ne
 800308a:	73e3      	strbne	r3, [r4, #15]
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800308c:	4628      	mov	r0, r5
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800308e:	bf14      	ite	ne
 8003090:	8362      	strhne	r2, [r4, #26]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8003092:	8322      	strheq	r2, [r4, #24]
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8003094:	f000 fd8f 	bl	8003bb6 <USBH_AllocPipe>
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8003098:	7be1      	ldrb	r1, [r4, #15]
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800309a:	7360      	strb	r0, [r4, #13]
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800309c:	4628      	mov	r0, r5
 800309e:	f000 fd8a 	bl	8003bb6 <USBH_AllocPipe>
 80030a2:	7320      	strb	r0, [r4, #12]
      USBH_OpenPipe  (phost,
 80030a4:	8b20      	ldrh	r0, [r4, #24]
 80030a6:	9002      	str	r0, [sp, #8]
 80030a8:	2602      	movs	r6, #2
 80030aa:	f895 031d 	ldrb.w	r0, [r5, #797]	; 0x31d
 80030ae:	f895 331c 	ldrb.w	r3, [r5, #796]	; 0x31c
 80030b2:	7ba2      	ldrb	r2, [r4, #14]
 80030b4:	7b61      	ldrb	r1, [r4, #13]
 80030b6:	9601      	str	r6, [sp, #4]
 80030b8:	9000      	str	r0, [sp, #0]
 80030ba:	4628      	mov	r0, r5
 80030bc:	f000 fd67 	bl	8003b8e <USBH_OpenPipe>
      USBH_OpenPipe  (phost,
 80030c0:	8b60      	ldrh	r0, [r4, #26]
 80030c2:	9002      	str	r0, [sp, #8]
 80030c4:	f895 031d 	ldrb.w	r0, [r5, #797]	; 0x31d
 80030c8:	f895 331c 	ldrb.w	r3, [r5, #796]	; 0x31c
 80030cc:	7be2      	ldrb	r2, [r4, #15]
 80030ce:	7b21      	ldrb	r1, [r4, #12]
 80030d0:	9601      	str	r6, [sp, #4]
 80030d2:	9000      	str	r0, [sp, #0]
      CDC_Handle->state = CDC_IDLE_STATE;
 80030d4:	2600      	movs	r6, #0
      USBH_OpenPipe  (phost,
 80030d6:	4628      	mov	r0, r5
 80030d8:	f000 fd59 	bl	8003b8e <USBH_OpenPipe>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80030dc:	4632      	mov	r2, r6
 80030de:	7b61      	ldrb	r1, [r4, #13]
      CDC_Handle->state = CDC_IDLE_STATE;
 80030e0:	f884 604c 	strb.w	r6, [r4, #76]	; 0x4c
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80030e4:	4628      	mov	r0, r5
 80030e6:	f001 fdd4 	bl	8004c92 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80030ea:	4632      	mov	r2, r6
 80030ec:	7b21      	ldrb	r1, [r4, #12]
 80030ee:	4628      	mov	r0, r5
 80030f0:	f001 fdcf 	bl	8004c92 <USBH_LL_SetToggle>
      status = USBH_OK;
 80030f4:	4630      	mov	r0, r6
 80030f6:	e776      	b.n	8002fe6 <USBH_CDC_InterfaceInit+0x18>

080030f8 <USBH_CDC_ClassRequest>:
{
 80030f8:	b538      	push	{r3, r4, r5, lr}
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80030fa:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 80030fe:	69d9      	ldr	r1, [r3, #28]
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8003100:	23a1      	movs	r3, #161	; 0xa1
 8003102:	7403      	strb	r3, [r0, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8003104:	2321      	movs	r3, #33	; 0x21
 8003106:	7443      	strb	r3, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
  phost->Control.setup.b.wIndex.w = 0U;
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8003108:	2207      	movs	r2, #7
  phost->Control.setup.b.wValue.w = 0U;
 800310a:	2300      	movs	r3, #0
 800310c:	8243      	strh	r3, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800310e:	8283      	strh	r3, [r0, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8003110:	82c2      	strh	r2, [r0, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8003112:	3140      	adds	r1, #64	; 0x40
{
 8003114:	4604      	mov	r4, r0
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8003116:	f000 fac9 	bl	80036ac <USBH_CtlReq>
  if(status == USBH_OK)
 800311a:	4605      	mov	r5, r0
 800311c:	b920      	cbnz	r0, 8003128 <USBH_CDC_ClassRequest+0x30>
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800311e:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8003122:	2102      	movs	r1, #2
 8003124:	4620      	mov	r0, r4
 8003126:	4798      	blx	r3
}
 8003128:	4628      	mov	r0, r5
 800312a:	bd38      	pop	{r3, r4, r5, pc}

0800312c <USBH_CDC_TransmitCallback>:
 800312c:	4770      	bx	lr

0800312e <USBH_CDC_ReceiveCallback>:
 800312e:	4770      	bx	lr

08003130 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8003130:	4770      	bx	lr

08003132 <USBH_CDC_Process>:
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8003132:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
{
 8003136:	b573      	push	{r0, r1, r4, r5, r6, lr}
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8003138:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->state)
 800313a:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
{
 800313e:	4605      	mov	r5, r0
  switch(CDC_Handle->state)
 8003140:	2b04      	cmp	r3, #4
 8003142:	d83d      	bhi.n	80031c0 <USBH_CDC_Process+0x8e>
 8003144:	e8df f003 	tbb	[pc, r3]
 8003148:	42170603 	.word	0x42170603
 800314c:	a6          	.byte	0xa6
 800314d:	00          	.byte	0x00
    status = USBH_OK;
 800314e:	2000      	movs	r0, #0
}
 8003150:	b002      	add	sp, #8
 8003152:	bd70      	pop	{r4, r5, r6, pc}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8003154:	2321      	movs	r3, #33	; 0x21
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8003156:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8003158:	7403      	strb	r3, [r0, #16]
  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800315a:	2320      	movs	r3, #32
 800315c:	7443      	strb	r3, [r0, #17]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800315e:	2207      	movs	r2, #7
  phost->Control.setup.b.wValue.w = 0U;
 8003160:	2300      	movs	r3, #0
 8003162:	8243      	strh	r3, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8003164:	8283      	strh	r3, [r0, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8003166:	82c2      	strh	r2, [r0, #22]
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8003168:	f000 faa0 	bl	80036ac <USBH_CtlReq>
    if(req_status == USBH_OK)
 800316c:	bb50      	cbnz	r0, 80031c4 <USBH_CDC_Process+0x92>
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800316e:	2302      	movs	r3, #2
        CDC_Handle->state = CDC_ERROR_STATE;
 8003170:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
 8003174:	e024      	b.n	80031c0 <USBH_CDC_Process+0x8e>
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8003176:	23a1      	movs	r3, #161	; 0xa1
 8003178:	7403      	strb	r3, [r0, #16]
  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800317a:	2321      	movs	r3, #33	; 0x21
 800317c:	7443      	strb	r3, [r0, #17]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800317e:	2207      	movs	r2, #7
  phost->Control.setup.b.wValue.w = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	8243      	strh	r3, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8003184:	8283      	strh	r3, [r0, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8003186:	82c2      	strh	r2, [r0, #22]
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8003188:	f104 0140 	add.w	r1, r4, #64	; 0x40
 800318c:	f000 fa8e 	bl	80036ac <USBH_CtlReq>
    if(req_status == USBH_OK)
 8003190:	b9c0      	cbnz	r0, 80031c4 <USBH_CDC_Process+0x92>
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8003192:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003194:	6ca3      	ldr	r3, [r4, #72]	; 0x48
      CDC_Handle->state = CDC_IDLE_STATE;
 8003196:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800319a:	f002 11ff 	and.w	r1, r2, #16711935	; 0xff00ff
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	f002 12ff 	and.w	r2, r2, #16711935	; 0xff00ff
 80031a4:	4291      	cmp	r1, r2
 80031a6:	d10b      	bne.n	80031c0 <USBH_CDC_Process+0x8e>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80031a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031ac:	795a      	ldrb	r2, [r3, #5]
 80031ae:	4291      	cmp	r1, r2
 80031b0:	d106      	bne.n	80031c0 <USBH_CDC_Process+0x8e>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80031b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d102      	bne.n	80031c0 <USBH_CDC_Process+0x8e>
        USBH_CDC_LineCodingChanged(phost);
 80031ba:	4628      	mov	r0, r5
 80031bc:	f7ff ffb8 	bl	8003130 <USBH_CDC_LineCodingChanged>
  USBH_StatusTypeDef status = USBH_BUSY;
 80031c0:	2001      	movs	r0, #1
 80031c2:	e7c5      	b.n	8003150 <USBH_CDC_Process+0x1e>
      if(req_status != USBH_BUSY)
 80031c4:	2801      	cmp	r0, #1
 80031c6:	d0fb      	beq.n	80031c0 <USBH_CDC_Process+0x8e>
        CDC_Handle->state = CDC_ERROR_STATE;
 80031c8:	2304      	movs	r3, #4
 80031ca:	e7d1      	b.n	8003170 <USBH_CDC_Process+0x3e>
  switch (CDC_Handle->data_tx_state)
 80031cc:	f894 104d 	ldrb.w	r1, [r4, #77]	; 0x4d
 80031d0:	2901      	cmp	r1, #1
 80031d2:	d021      	beq.n	8003218 <USBH_CDC_Process+0xe6>
 80031d4:	2902      	cmp	r1, #2
 80031d6:	d02e      	beq.n	8003236 <USBH_CDC_Process+0x104>
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80031d8:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 80031dc:	69de      	ldr	r6, [r3, #28]
  switch(CDC_Handle->data_rx_state)
 80031de:	f896 304e 	ldrb.w	r3, [r6, #78]	; 0x4e
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d045      	beq.n	8003272 <USBH_CDC_Process+0x140>
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d1ea      	bne.n	80031c0 <USBH_CDC_Process+0x8e>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80031ea:	7b31      	ldrb	r1, [r6, #12]
 80031ec:	4628      	mov	r0, r5
 80031ee:	f001 fd3f 	bl	8004c70 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 80031f2:	2801      	cmp	r0, #1
 80031f4:	d1e4      	bne.n	80031c0 <USBH_CDC_Process+0x8e>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80031f6:	7b31      	ldrb	r1, [r6, #12]
 80031f8:	4628      	mov	r0, r5
 80031fa:	f001 fcf5 	bl	8004be8 <USBH_LL_GetLastXferSize>
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80031fe:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003200:	4298      	cmp	r0, r3
 8003202:	d040      	beq.n	8003286 <USBH_CDC_Process+0x154>
 8003204:	8b72      	ldrh	r2, [r6, #26]
 8003206:	4290      	cmp	r0, r2
 8003208:	d93d      	bls.n	8003286 <USBH_CDC_Process+0x154>
        CDC_Handle->RxDataLength -= length ;
 800320a:	1a1b      	subs	r3, r3, r0
 800320c:	62b3      	str	r3, [r6, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800320e:	6a33      	ldr	r3, [r6, #32]
 8003210:	4418      	add	r0, r3
 8003212:	6230      	str	r0, [r6, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8003214:	2303      	movs	r3, #3
 8003216:	e033      	b.n	8003280 <USBH_CDC_Process+0x14e>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8003218:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800321a:	8b22      	ldrh	r2, [r4, #24]
 800321c:	7b63      	ldrb	r3, [r4, #13]
      USBH_BulkSendData (phost,
 800321e:	9100      	str	r1, [sp, #0]
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8003220:	4290      	cmp	r0, r2
      USBH_BulkSendData (phost,
 8003222:	bf98      	it	ls
 8003224:	b282      	uxthls	r2, r0
 8003226:	69e1      	ldr	r1, [r4, #28]
 8003228:	4628      	mov	r0, r5
 800322a:	f000 fc89 	bl	8003b40 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800322e:	2302      	movs	r3, #2
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8003230:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
 8003234:	e7d0      	b.n	80031d8 <USBH_CDC_Process+0xa6>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8003236:	7b61      	ldrb	r1, [r4, #13]
 8003238:	f001 fd1a 	bl	8004c70 <USBH_LL_GetURBState>
    if (URB_Status == USBH_URB_DONE)
 800323c:	2801      	cmp	r0, #1
 800323e:	d115      	bne.n	800326c <USBH_CDC_Process+0x13a>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8003240:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003242:	8b22      	ldrh	r2, [r4, #24]
 8003244:	4293      	cmp	r3, r2
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8003246:	bf83      	ittte	hi
 8003248:	1a9b      	subhi	r3, r3, r2
 800324a:	6263      	strhi	r3, [r4, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800324c:	69e3      	ldrhi	r3, [r4, #28]
        CDC_Handle->TxDataLength = 0U;
 800324e:	2300      	movls	r3, #0
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8003250:	bf8a      	itet	hi
 8003252:	189b      	addhi	r3, r3, r2
        CDC_Handle->TxDataLength = 0U;
 8003254:	6263      	strls	r3, [r4, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8003256:	61e3      	strhi	r3, [r4, #28]
      if (CDC_Handle->TxDataLength > 0U)
 8003258:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800325a:	b10b      	cbz	r3, 8003260 <USBH_CDC_Process+0x12e>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800325c:	2301      	movs	r3, #1
 800325e:	e7e7      	b.n	8003230 <USBH_CDC_Process+0xfe>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8003260:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8003264:	4628      	mov	r0, r5
 8003266:	f7ff ff61 	bl	800312c <USBH_CDC_TransmitCallback>
 800326a:	e7b5      	b.n	80031d8 <USBH_CDC_Process+0xa6>
      if (URB_Status == USBH_URB_NOTREADY)
 800326c:	2802      	cmp	r0, #2
 800326e:	d1b3      	bne.n	80031d8 <USBH_CDC_Process+0xa6>
 8003270:	e7f4      	b.n	800325c <USBH_CDC_Process+0x12a>
    USBH_BulkReceiveData (phost,
 8003272:	7b33      	ldrb	r3, [r6, #12]
 8003274:	8b72      	ldrh	r2, [r6, #26]
 8003276:	6a31      	ldr	r1, [r6, #32]
 8003278:	4628      	mov	r0, r5
 800327a:	f000 fc78 	bl	8003b6e <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800327e:	2304      	movs	r3, #4
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8003280:	f886 304e 	strb.w	r3, [r6, #78]	; 0x4e
 8003284:	e79c      	b.n	80031c0 <USBH_CDC_Process+0x8e>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8003286:	2300      	movs	r3, #0
 8003288:	f886 304e 	strb.w	r3, [r6, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800328c:	4628      	mov	r0, r5
 800328e:	f7ff ff4e 	bl	800312e <USBH_CDC_ReceiveCallback>
 8003292:	e795      	b.n	80031c0 <USBH_CDC_Process+0x8e>
    req_status = USBH_ClrFeature(phost, 0x00U);
 8003294:	2100      	movs	r1, #0
 8003296:	f000 fc0d 	bl	8003ab4 <USBH_ClrFeature>
    if(req_status == USBH_OK )
 800329a:	2800      	cmp	r0, #0
 800329c:	d190      	bne.n	80031c0 <USBH_CDC_Process+0x8e>
      CDC_Handle->state = CDC_IDLE_STATE ;
 800329e:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
 80032a2:	e78d      	b.n	80031c0 <USBH_CDC_Process+0x8e>

080032a4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80032a4:	f500 7360 	add.w	r3, r0, #896	; 0x380
 80032a8:	f500 726f 	add.w	r2, r0, #956	; 0x3bc
  uint32_t i = 0U;

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
  {
    phost->Pipes[i] = 0U;
 80032ac:	2100      	movs	r1, #0
 80032ae:	f843 1b04 	str.w	r1, [r3], #4
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d1fb      	bne.n	80032ae <DeInitStateMachine+0xa>
 80032b6:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 80032ba:	f500 7147 	add.w	r1, r0, #796	; 0x31c
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
  {
    phost->device.Data[i] = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	f802 3b01 	strb.w	r3, [r2], #1
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80032c4:	4291      	cmp	r1, r2
 80032c6:	d1fb      	bne.n	80032c0 <DeInitStateMachine+0x1c>
  }

  phost->gState = HOST_IDLE;
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;
 80032c8:	2201      	movs	r2, #1
  phost->Timer = 0U;

  phost->Control.state = CTRL_SETUP;
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80032ca:	2140      	movs	r1, #64	; 0x40
  phost->gState = HOST_IDLE;
 80032cc:	7003      	strb	r3, [r0, #0]
  phost->EnumState = ENUM_IDLE;
 80032ce:	7043      	strb	r3, [r0, #1]
  phost->RequestState = CMD_SEND;
 80032d0:	7082      	strb	r2, [r0, #2]
  phost->Timer = 0U;
 80032d2:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc
  phost->Control.state = CTRL_SETUP;
 80032d6:	7602      	strb	r2, [r0, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80032d8:	7181      	strb	r1, [r0, #6]
  phost->Control.errorcount = 0U;
 80032da:	7643      	strb	r3, [r0, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80032dc:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 80032e0:	f880 231d 	strb.w	r2, [r0, #797]	; 0x31d

  return USBH_OK;
}
 80032e4:	2000      	movs	r0, #0
 80032e6:	4770      	bx	lr

080032e8 <USBH_Init>:
{
 80032e8:	b538      	push	{r3, r4, r5, lr}
 80032ea:	460d      	mov	r5, r1
  if(phost == NULL)
 80032ec:	4604      	mov	r4, r0
 80032ee:	b180      	cbz	r0, 8003312 <USBH_Init+0x2a>
  phost->pActiveClass = NULL;
 80032f0:	2300      	movs	r3, #0
  phost->id = id;
 80032f2:	f880 23c0 	strb.w	r2, [r0, #960]	; 0x3c0
  phost->pActiveClass = NULL;
 80032f6:	f8c0 3378 	str.w	r3, [r0, #888]	; 0x378
  phost->ClassNumber = 0U;
 80032fa:	f8c0 337c 	str.w	r3, [r0, #892]	; 0x37c
  DeInitStateMachine(phost);
 80032fe:	f7ff ffd1 	bl	80032a4 <DeInitStateMachine>
  if(pUsrFunc != NULL)
 8003302:	b10d      	cbz	r5, 8003308 <USBH_Init+0x20>
    phost->pUser = pUsrFunc;
 8003304:	f8c4 53c8 	str.w	r5, [r4, #968]	; 0x3c8
  USBH_LL_Init(phost);
 8003308:	4620      	mov	r0, r4
 800330a:	f001 fc0f 	bl	8004b2c <USBH_LL_Init>
  return USBH_OK;
 800330e:	2000      	movs	r0, #0
 8003310:	bd38      	pop	{r3, r4, r5, pc}
    return USBH_FAIL;
 8003312:	2002      	movs	r0, #2
}
 8003314:	bd38      	pop	{r3, r4, r5, pc}

08003316 <USBH_RegisterClass>:
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
  USBH_StatusTypeDef   status = USBH_OK;

  if(pclass != 0)
 8003316:	b149      	cbz	r1, 800332c <USBH_RegisterClass+0x16>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8003318:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 800331c:	b933      	cbnz	r3, 800332c <USBH_RegisterClass+0x16>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800331e:	2201      	movs	r2, #1
 8003320:	f8c0 237c 	str.w	r2, [r0, #892]	; 0x37c
 8003324:	f8c0 1374 	str.w	r1, [r0, #884]	; 0x374
      status = USBH_OK;
 8003328:	4618      	mov	r0, r3
 800332a:	4770      	bx	lr
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800332c:	2002      	movs	r0, #2
  }

  return status;
}
 800332e:	4770      	bx	lr

08003330 <USBH_SelectInterface>:
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
  USBH_StatusTypeDef   status = USBH_OK;

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8003330:	f890 3338 	ldrb.w	r3, [r0, #824]	; 0x338
 8003334:	428b      	cmp	r3, r1
  {
    phost->device.current_interface = interface;
 8003336:	bf86      	itte	hi
 8003338:	f880 1320 	strbhi.w	r1, [r0, #800]	; 0x320
  USBH_StatusTypeDef   status = USBH_OK;
 800333c:	2000      	movhi	r0, #0
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800333e:	2002      	movls	r0, #2
  }
  return status;
}
 8003340:	4770      	bx	lr

08003342 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8003342:	b570      	push	{r4, r5, r6, lr}
 8003344:	2400      	movs	r4, #0
  pcfg = &phost->device.CfgDesc;

  while (if_ix < USBH_MAX_NUM_INTERFACES)
  {
    pif = &pcfg->Itf_Desc[if_ix];
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8003346:	f890 6343 	ldrb.w	r6, [r0, #835]	; 0x343
 800334a:	428e      	cmp	r6, r1
 800334c:	b2e5      	uxtb	r5, r4
 800334e:	d001      	beq.n	8003354 <USBH_FindInterface+0x12>
 8003350:	29ff      	cmp	r1, #255	; 0xff
 8003352:	d10b      	bne.n	800336c <USBH_FindInterface+0x2a>
 8003354:	f890 6344 	ldrb.w	r6, [r0, #836]	; 0x344
 8003358:	4296      	cmp	r6, r2
 800335a:	d001      	beq.n	8003360 <USBH_FindInterface+0x1e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800335c:	2aff      	cmp	r2, #255	; 0xff
 800335e:	d105      	bne.n	800336c <USBH_FindInterface+0x2a>
 8003360:	f890 6345 	ldrb.w	r6, [r0, #837]	; 0x345
 8003364:	429e      	cmp	r6, r3
 8003366:	d007      	beq.n	8003378 <USBH_FindInterface+0x36>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8003368:	2bff      	cmp	r3, #255	; 0xff
 800336a:	d005      	beq.n	8003378 <USBH_FindInterface+0x36>
 800336c:	3401      	adds	r4, #1
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800336e:	2c02      	cmp	r4, #2
 8003370:	f100 001a 	add.w	r0, r0, #26
 8003374:	d1e7      	bne.n	8003346 <USBH_FindInterface+0x4>
    {
      return  if_ix;
    }
    if_ix++;
  }
  return 0xFFU;
 8003376:	25ff      	movs	r5, #255	; 0xff
}
 8003378:	4628      	mov	r0, r5
 800337a:	bd70      	pop	{r4, r5, r6, pc}

0800337c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800337c:	b510      	push	{r4, lr}
 800337e:	4604      	mov	r4, r0
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8003380:	f001 fbfa 	bl	8004b78 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8003384:	2101      	movs	r1, #1
 8003386:	4620      	mov	r0, r4
 8003388:	f001 fc76 	bl	8004c78 <USBH_LL_DriverVBUS>

  return USBH_OK;
}
 800338c:	2000      	movs	r0, #0
 800338e:	bd10      	pop	{r4, pc}

08003390 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8003390:	b530      	push	{r4, r5, lr}
 8003392:	b087      	sub	sp, #28
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8003394:	2302      	movs	r3, #2
 8003396:	f88d 3017 	strb.w	r3, [sp, #23]
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
  return(phost->device.PortEnabled);
 800339a:	f890 331f 	ldrb.w	r3, [r0, #799]	; 0x31f
{
 800339e:	4604      	mov	r4, r0
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 80033a0:	b933      	cbnz	r3, 80033b0 <USBH_Process+0x20>
 80033a2:	7802      	ldrb	r2, [r0, #0]
 80033a4:	b122      	cbz	r2, 80033b0 <USBH_Process+0x20>
    if(phost->gState != HOST_DEV_DISCONNECTED)
 80033a6:	7802      	ldrb	r2, [r0, #0]
 80033a8:	2a03      	cmp	r2, #3
      phost->gState = HOST_DEV_DISCONNECTED;
 80033aa:	bf1c      	itt	ne
 80033ac:	2203      	movne	r2, #3
 80033ae:	7002      	strbne	r2, [r0, #0]
  switch (phost->gState)
 80033b0:	7822      	ldrb	r2, [r4, #0]
 80033b2:	2a0b      	cmp	r2, #11
 80033b4:	d818      	bhi.n	80033e8 <USBH_Process+0x58>
 80033b6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80033ba:	000c      	.short	0x000c
 80033bc:	001f001a 	.word	0x001f001a
 80033c0:	00170121 	.word	0x00170121
 80033c4:	0107004f 	.word	0x0107004f
 80033c8:	00d000c6 	.word	0x00d000c6
 80033cc:	00e700da 	.word	0x00e700da
 80033d0:	0118      	.short	0x0118
    if (phost->device.is_connected)
 80033d2:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 80033d6:	b13b      	cbz	r3, 80033e8 <USBH_Process+0x58>
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80033d8:	2301      	movs	r3, #1
      USBH_Delay(200U);
 80033da:	20c8      	movs	r0, #200	; 0xc8
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80033dc:	7023      	strb	r3, [r4, #0]
      USBH_Delay(200U);
 80033de:	f001 fc67 	bl	8004cb0 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 80033e2:	4620      	mov	r0, r4
 80033e4:	f001 fbf2 	bl	8004bcc <USBH_LL_ResetPort>
}
 80033e8:	2000      	movs	r0, #0
 80033ea:	b007      	add	sp, #28
 80033ec:	bd30      	pop	{r4, r5, pc}
    if (phost->device.PortEnabled == 1U)
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d1fa      	bne.n	80033e8 <USBH_Process+0x58>
      phost->gState = HOST_DEV_ATTACHED;
 80033f2:	2302      	movs	r3, #2
        phost->gState  = HOST_SET_CONFIGURATION;
 80033f4:	7023      	strb	r3, [r4, #0]
 80033f6:	e7f7      	b.n	80033e8 <USBH_Process+0x58>
    USBH_Delay(100U);
 80033f8:	2064      	movs	r0, #100	; 0x64
 80033fa:	f001 fc59 	bl	8004cb0 <USBH_Delay>
    phost->device.speed = USBH_LL_GetSpeed(phost);
 80033fe:	4620      	mov	r0, r4
 8003400:	f001 fbd6 	bl	8004bb0 <USBH_LL_GetSpeed>
    phost->gState = HOST_ENUMERATION;
 8003404:	2305      	movs	r3, #5
 8003406:	7023      	strb	r3, [r4, #0]
    phost->device.speed = USBH_LL_GetSpeed(phost);
 8003408:	f884 031d 	strb.w	r0, [r4, #797]	; 0x31d
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800340c:	2100      	movs	r1, #0
 800340e:	4620      	mov	r0, r4
 8003410:	f000 fbd1 	bl	8003bb6 <USBH_AllocPipe>
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8003414:	2180      	movs	r1, #128	; 0x80
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8003416:	7160      	strb	r0, [r4, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8003418:	4620      	mov	r0, r4
 800341a:	f000 fbcc 	bl	8003bb6 <USBH_AllocPipe>
    USBH_OpenPipe (phost,
 800341e:	79a2      	ldrb	r2, [r4, #6]
 8003420:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8003424:	7120      	strb	r0, [r4, #4]
 8003426:	4601      	mov	r1, r0
    USBH_OpenPipe (phost,
 8003428:	9202      	str	r2, [sp, #8]
 800342a:	2500      	movs	r5, #0
      USBH_OpenPipe (phost,
 800342c:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 8003430:	9200      	str	r2, [sp, #0]
 8003432:	9501      	str	r5, [sp, #4]
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	4620      	mov	r0, r4
 8003438:	f000 fba9 	bl	8003b8e <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 800343c:	79a2      	ldrb	r2, [r4, #6]
 800343e:	9202      	str	r2, [sp, #8]
 8003440:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 8003444:	9200      	str	r2, [sp, #0]
 8003446:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800344a:	7961      	ldrb	r1, [r4, #5]
 800344c:	9501      	str	r5, [sp, #4]
 800344e:	462a      	mov	r2, r5
 8003450:	4620      	mov	r0, r4
 8003452:	f000 fb9c 	bl	8003b8e <USBH_OpenPipe>
 8003456:	e7c7      	b.n	80033e8 <USBH_Process+0x58>
  switch (phost->EnumState)
 8003458:	7863      	ldrb	r3, [r4, #1]
 800345a:	2b07      	cmp	r3, #7
 800345c:	d8c4      	bhi.n	80033e8 <USBH_Process+0x58>
 800345e:	e8df f003 	tbb	[pc, r3]
 8003462:	1504      	.short	0x1504
 8003464:	4138301e 	.word	0x4138301e
 8003468:	5d4f      	.short	0x5d4f
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800346a:	2108      	movs	r1, #8
 800346c:	4620      	mov	r0, r4
 800346e:	f000 f9fa 	bl	8003866 <USBH_Get_DevDesc>
 8003472:	4605      	mov	r5, r0
 8003474:	2800      	cmp	r0, #0
 8003476:	d1b7      	bne.n	80033e8 <USBH_Process+0x58>
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8003478:	2301      	movs	r3, #1
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800347a:	f894 2329 	ldrb.w	r2, [r4, #809]	; 0x329
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800347e:	7063      	strb	r3, [r4, #1]
      USBH_OpenPipe (phost,
 8003480:	7921      	ldrb	r1, [r4, #4]
 8003482:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8003486:	71a2      	strb	r2, [r4, #6]
      USBH_OpenPipe (phost,
 8003488:	9202      	str	r2, [sp, #8]
 800348a:	e7cf      	b.n	800342c <USBH_Process+0x9c>
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800348c:	2112      	movs	r1, #18
 800348e:	4620      	mov	r0, r4
 8003490:	f000 f9e9 	bl	8003866 <USBH_Get_DevDesc>
 8003494:	2800      	cmp	r0, #0
 8003496:	d1a7      	bne.n	80033e8 <USBH_Process+0x58>
      phost->EnumState = ENUM_SET_ADDR;
 8003498:	2302      	movs	r3, #2
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800349a:	7063      	strb	r3, [r4, #1]
 800349c:	e7a4      	b.n	80033e8 <USBH_Process+0x58>
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800349e:	2101      	movs	r1, #1
 80034a0:	4620      	mov	r0, r4
 80034a2:	f000 fadd 	bl	8003a60 <USBH_SetAddress>
 80034a6:	4605      	mov	r5, r0
 80034a8:	2800      	cmp	r0, #0
 80034aa:	d19d      	bne.n	80033e8 <USBH_Process+0x58>
      USBH_Delay(2U);
 80034ac:	2002      	movs	r0, #2
 80034ae:	f001 fbff 	bl	8004cb0 <USBH_Delay>
      phost->EnumState = ENUM_GET_CFG_DESC;
 80034b2:	2203      	movs	r2, #3
      phost->device.address = USBH_DEVICE_ADDRESS;
 80034b4:	2301      	movs	r3, #1
      phost->EnumState = ENUM_GET_CFG_DESC;
 80034b6:	7062      	strb	r2, [r4, #1]
      phost->device.address = USBH_DEVICE_ADDRESS;
 80034b8:	f884 331c 	strb.w	r3, [r4, #796]	; 0x31c
      USBH_OpenPipe (phost,
 80034bc:	7921      	ldrb	r1, [r4, #4]
 80034be:	79a2      	ldrb	r2, [r4, #6]
 80034c0:	e7e2      	b.n	8003488 <USBH_Process+0xf8>
    if ( USBH_Get_CfgDesc(phost,
 80034c2:	2109      	movs	r1, #9
 80034c4:	4620      	mov	r0, r4
 80034c6:	f000 fa16 	bl	80038f6 <USBH_Get_CfgDesc>
 80034ca:	2800      	cmp	r0, #0
 80034cc:	d18c      	bne.n	80033e8 <USBH_Process+0x58>
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80034ce:	2304      	movs	r3, #4
 80034d0:	e7e3      	b.n	800349a <USBH_Process+0x10a>
    if (USBH_Get_CfgDesc(phost,
 80034d2:	f8b4 1336 	ldrh.w	r1, [r4, #822]	; 0x336
 80034d6:	4620      	mov	r0, r4
 80034d8:	f000 fa0d 	bl	80038f6 <USBH_Get_CfgDesc>
 80034dc:	2800      	cmp	r0, #0
 80034de:	d183      	bne.n	80033e8 <USBH_Process+0x58>
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80034e0:	2305      	movs	r3, #5
 80034e2:	e7da      	b.n	800349a <USBH_Process+0x10a>
    if (phost->device.DevDesc.iManufacturer != 0U)
 80034e4:	f894 1330 	ldrb.w	r1, [r4, #816]	; 0x330
 80034e8:	b141      	cbz	r1, 80034fc <USBH_Process+0x16c>
      if ( USBH_Get_StringDesc(phost,
 80034ea:	23ff      	movs	r3, #255	; 0xff
 80034ec:	f504 728e 	add.w	r2, r4, #284	; 0x11c
 80034f0:	4620      	mov	r0, r4
 80034f2:	f000 fa8e 	bl	8003a12 <USBH_Get_StringDesc>
 80034f6:	2800      	cmp	r0, #0
 80034f8:	f47f af76 	bne.w	80033e8 <USBH_Process+0x58>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80034fc:	2306      	movs	r3, #6
 80034fe:	e7cc      	b.n	800349a <USBH_Process+0x10a>
    if (phost->device.DevDesc.iProduct != 0U)
 8003500:	f894 1331 	ldrb.w	r1, [r4, #817]	; 0x331
 8003504:	b141      	cbz	r1, 8003518 <USBH_Process+0x188>
      if ( USBH_Get_StringDesc(phost,
 8003506:	23ff      	movs	r3, #255	; 0xff
 8003508:	f504 728e 	add.w	r2, r4, #284	; 0x11c
 800350c:	4620      	mov	r0, r4
 800350e:	f000 fa80 	bl	8003a12 <USBH_Get_StringDesc>
 8003512:	2800      	cmp	r0, #0
 8003514:	f47f af68 	bne.w	80033e8 <USBH_Process+0x58>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8003518:	2307      	movs	r3, #7
 800351a:	e7be      	b.n	800349a <USBH_Process+0x10a>
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800351c:	f894 1332 	ldrb.w	r1, [r4, #818]	; 0x332
 8003520:	b141      	cbz	r1, 8003534 <USBH_Process+0x1a4>
      if ( USBH_Get_StringDesc(phost,
 8003522:	23ff      	movs	r3, #255	; 0xff
 8003524:	f504 728e 	add.w	r2, r4, #284	; 0x11c
 8003528:	4620      	mov	r0, r4
 800352a:	f000 fa72 	bl	8003a12 <USBH_Get_StringDesc>
 800352e:	2800      	cmp	r0, #0
 8003530:	f47f af5a 	bne.w	80033e8 <USBH_Process+0x58>
      phost->device.current_interface = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	f884 3320 	strb.w	r3, [r4, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800353a:	f894 3333 	ldrb.w	r3, [r4, #819]	; 0x333
 800353e:	2b01      	cmp	r3, #1
 8003540:	d009      	beq.n	8003556 <USBH_Process+0x1c6>
        phost->gState  = HOST_INPUT;
 8003542:	2307      	movs	r3, #7
 8003544:	e756      	b.n	80033f4 <USBH_Process+0x64>
      if(phost->pUser != NULL)
 8003546:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 800354a:	2b00      	cmp	r3, #0
 800354c:	f43f af4c 	beq.w	80033e8 <USBH_Process+0x58>
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8003550:	2101      	movs	r1, #1
 8003552:	4620      	mov	r0, r4
 8003554:	4798      	blx	r3
        phost->gState  = HOST_SET_CONFIGURATION;
 8003556:	2308      	movs	r3, #8
 8003558:	e74c      	b.n	80033f4 <USBH_Process+0x64>
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800355a:	f894 1339 	ldrb.w	r1, [r4, #825]	; 0x339
 800355e:	4620      	mov	r0, r4
 8003560:	f000 fa8c 	bl	8003a7c <USBH_SetCfg>
 8003564:	2800      	cmp	r0, #0
 8003566:	f47f af3f 	bne.w	80033e8 <USBH_Process+0x58>
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800356a:	2309      	movs	r3, #9
 800356c:	e742      	b.n	80033f4 <USBH_Process+0x64>
    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800356e:	f894 333b 	ldrb.w	r3, [r4, #827]	; 0x33b
 8003572:	069b      	lsls	r3, r3, #26
 8003574:	d506      	bpl.n	8003584 <USBH_Process+0x1f4>
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8003576:	2101      	movs	r1, #1
 8003578:	4620      	mov	r0, r4
 800357a:	f000 fa8d 	bl	8003a98 <USBH_SetFeature>
 800357e:	2800      	cmp	r0, #0
 8003580:	f47f af32 	bne.w	80033e8 <USBH_Process+0x58>
      phost->gState  = HOST_CHECK_CLASS;
 8003584:	230a      	movs	r3, #10
 8003586:	e735      	b.n	80033f4 <USBH_Process+0x64>
    if(phost->ClassNumber == 0U)
 8003588:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 800358c:	2b00      	cmp	r3, #0
 800358e:	f43f af2b 	beq.w	80033e8 <USBH_Process+0x58>
      phost->pActiveClass = NULL;
 8003592:	2300      	movs	r3, #0
 8003594:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8003598:	f8d4 3374 	ldr.w	r3, [r4, #884]	; 0x374
 800359c:	f894 2343 	ldrb.w	r2, [r4, #835]	; 0x343
 80035a0:	7919      	ldrb	r1, [r3, #4]
 80035a2:	4291      	cmp	r1, r2
          phost->pActiveClass = phost->pClass[idx];
 80035a4:	bf08      	it	eq
 80035a6:	f8c4 3378 	streq.w	r3, [r4, #888]	; 0x378
      if(phost->pActiveClass != NULL)
 80035aa:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 80035ae:	b1d3      	cbz	r3, 80035e6 <USBH_Process+0x256>
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	4620      	mov	r0, r4
 80035b4:	4798      	blx	r3
 80035b6:	b9b0      	cbnz	r0, 80035e6 <USBH_Process+0x256>
          phost->gState  = HOST_CLASS_REQUEST;
 80035b8:	2306      	movs	r3, #6
 80035ba:	7023      	strb	r3, [r4, #0]
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80035bc:	2103      	movs	r1, #3
 80035be:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 80035c2:	4620      	mov	r0, r4
 80035c4:	4798      	blx	r3
 80035c6:	e70f      	b.n	80033e8 <USBH_Process+0x58>
    if(phost->pActiveClass != NULL)
 80035c8:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 80035cc:	b15b      	cbz	r3, 80035e6 <USBH_Process+0x256>
      status = phost->pActiveClass->Requests(phost);
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	4620      	mov	r0, r4
 80035d2:	4798      	blx	r3
 80035d4:	f88d 0017 	strb.w	r0, [sp, #23]
      if(status == USBH_OK)
 80035d8:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f47f af03 	bne.w	80033e8 <USBH_Process+0x58>
        phost->gState  = HOST_CLASS;
 80035e2:	230b      	movs	r3, #11
 80035e4:	e706      	b.n	80033f4 <USBH_Process+0x64>
      phost->gState  = HOST_ABORT_STATE;
 80035e6:	230d      	movs	r3, #13
 80035e8:	e704      	b.n	80033f4 <USBH_Process+0x64>
    if(phost->pActiveClass != NULL)
 80035ea:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f43f aefa 	beq.w	80033e8 <USBH_Process+0x58>
      phost->pActiveClass->BgndProcess(phost);
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	4620      	mov	r0, r4
 80035f8:	4798      	blx	r3
 80035fa:	e6f5      	b.n	80033e8 <USBH_Process+0x58>
    DeInitStateMachine(phost);
 80035fc:	4620      	mov	r0, r4
 80035fe:	f7ff fe51 	bl	80032a4 <DeInitStateMachine>
    if(phost->pActiveClass != NULL)
 8003602:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 8003606:	2b00      	cmp	r3, #0
 8003608:	f43f aeee 	beq.w	80033e8 <USBH_Process+0x58>
      phost->pActiveClass->DeInit(phost);
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	4620      	mov	r0, r4
 8003610:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8003612:	2300      	movs	r3, #0
 8003614:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
 return USBH_OK;
 8003618:	e6e6      	b.n	80033e8 <USBH_Process+0x58>

0800361a <USBH_LL_SetTimer>:
  phost->Timer = time;
 800361a:	f8c0 13bc 	str.w	r1, [r0, #956]	; 0x3bc
 800361e:	4770      	bx	lr

08003620 <USBH_LL_IncTimer>:
  phost->Timer ++;
 8003620:	f8d0 23bc 	ldr.w	r2, [r0, #956]	; 0x3bc
 8003624:	3201      	adds	r2, #1
 8003626:	f8c0 23bc 	str.w	r2, [r0, #956]	; 0x3bc
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800362a:	7802      	ldrb	r2, [r0, #0]
 800362c:	2a0b      	cmp	r2, #11
 800362e:	d104      	bne.n	800363a <USBH_LL_IncTimer+0x1a>
 8003630:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8003634:	b10b      	cbz	r3, 800363a <USBH_LL_IncTimer+0x1a>
    phost->pActiveClass->SOFProcess(phost);
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	4718      	bx	r3
 800363a:	4770      	bx	lr

0800363c <USBH_LL_PortEnabled>:
  phost->device.PortEnabled = 1U;
 800363c:	2301      	movs	r3, #1
 800363e:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 8003642:	4770      	bx	lr

08003644 <USBH_LL_PortDisabled>:
  phost->device.PortEnabled = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 800364a:	4770      	bx	lr

0800364c <USBH_LL_Connect>:
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
  if(phost->gState == HOST_IDLE )
 800364c:	7802      	ldrb	r2, [r0, #0]
{
 800364e:	b508      	push	{r3, lr}
  if(phost->gState == HOST_IDLE )
 8003650:	b94a      	cbnz	r2, 8003666 <USBH_LL_Connect+0x1a>
  {
    phost->device.is_connected = 1U;

    if(phost->pUser != NULL)
 8003652:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
    phost->device.is_connected = 1U;
 8003656:	2201      	movs	r2, #1
 8003658:	f880 231e 	strb.w	r2, [r0, #798]	; 0x31e
    if(phost->pUser != NULL)
 800365c:	b10b      	cbz	r3, 8003662 <USBH_LL_Connect+0x16>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800365e:	2104      	movs	r1, #4
 8003660:	4798      	blx	r3
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8003662:	2000      	movs	r0, #0
 8003664:	bd08      	pop	{r3, pc}
    if (phost->device.PortEnabled == 1U)
 8003666:	f890 231f 	ldrb.w	r2, [r0, #799]	; 0x31f
 800366a:	2a01      	cmp	r2, #1
      phost->gState = HOST_DEV_ATTACHED;
 800366c:	bf04      	itt	eq
 800366e:	2202      	moveq	r2, #2
 8003670:	7002      	strbeq	r2, [r0, #0]
 8003672:	e7f6      	b.n	8003662 <USBH_LL_Connect+0x16>

08003674 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8003674:	b510      	push	{r4, lr}
 8003676:	4604      	mov	r4, r0
  /*Stop Host */
  USBH_LL_Stop(phost);
 8003678:	f001 fa8c 	bl	8004b94 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800367c:	7921      	ldrb	r1, [r4, #4]
 800367e:	4620      	mov	r0, r4
 8003680:	f000 fab0 	bl	8003be4 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8003684:	7961      	ldrb	r1, [r4, #5]
 8003686:	4620      	mov	r0, r4
 8003688:	f000 faac 	bl	8003be4 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e

  if(phost->pUser != NULL)
 8003692:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8003696:	b113      	cbz	r3, 800369e <USBH_LL_Disconnect+0x2a>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8003698:	2105      	movs	r1, #5
 800369a:	4620      	mov	r0, r4
 800369c:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800369e:	4620      	mov	r0, r4
 80036a0:	f001 fa6a 	bl	8004b78 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 80036a4:	2303      	movs	r3, #3
 80036a6:	7023      	strb	r3, [r4, #0]
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 80036a8:	2000      	movs	r0, #0
 80036aa:	bd10      	pop	{r4, pc}

080036ac <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 80036ac:	b513      	push	{r0, r1, r4, lr}
 80036ae:	4604      	mov	r4, r0
  USBH_StatusTypeDef status;
  status = USBH_BUSY;

  switch (phost->RequestState)
 80036b0:	7880      	ldrb	r0, [r0, #2]
 80036b2:	2801      	cmp	r0, #1
 80036b4:	d003      	beq.n	80036be <USBH_CtlReq+0x12>
 80036b6:	2802      	cmp	r0, #2
 80036b8:	d008      	beq.n	80036cc <USBH_CtlReq+0x20>
    {
      if (status == USBH_FAIL)
      {
        /* Failure Mode */
        phost->RequestState = CMD_SEND;
        status = USBH_FAIL;
 80036ba:	2001      	movs	r0, #1
    break;

  default:
    break;
  }
  return status;
 80036bc:	e004      	b.n	80036c8 <USBH_CtlReq+0x1c>
    phost->RequestState = CMD_WAIT;
 80036be:	2302      	movs	r3, #2
    phost->Control.buff = buff;
 80036c0:	60a1      	str	r1, [r4, #8]
    phost->Control.length = length;
 80036c2:	81a2      	strh	r2, [r4, #12]
    phost->Control.state = CTRL_SETUP;
 80036c4:	7620      	strb	r0, [r4, #24]
    phost->RequestState = CMD_WAIT;
 80036c6:	70a3      	strb	r3, [r4, #2]
}
 80036c8:	b002      	add	sp, #8
 80036ca:	bd10      	pop	{r4, pc}
{
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;

  switch (phost->Control.state)
 80036cc:	7e23      	ldrb	r3, [r4, #24]
 80036ce:	3b01      	subs	r3, #1
 80036d0:	2101      	movs	r1, #1
 80036d2:	2b0a      	cmp	r3, #10
 80036d4:	d8f1      	bhi.n	80036ba <USBH_CtlReq+0xe>
 80036d6:	e8df f003 	tbb	[pc, r3]
 80036da:	0f06      	.short	0x0f06
 80036dc:	4c40362b 	.word	0x4c40362b
 80036e0:	8c806f64 	.word	0x8c806f64
 80036e4:	95          	.byte	0x95
 80036e5:	00          	.byte	0x00
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80036e6:	7962      	ldrb	r2, [r4, #5]
 80036e8:	f104 0110 	add.w	r1, r4, #16
 80036ec:	4620      	mov	r0, r4
 80036ee:	f000 f9ef 	bl	8003ad0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 80036f2:	2302      	movs	r3, #2
      if (phost->Control.setup.b.wLength.w != 0U)
      {
        if (direction == USB_D2H)
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 80036f4:	7623      	strb	r3, [r4, #24]
 80036f6:	e7e0      	b.n	80036ba <USBH_CtlReq+0xe>
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80036f8:	7961      	ldrb	r1, [r4, #5]
 80036fa:	4620      	mov	r0, r4
 80036fc:	f001 fab8 	bl	8004c70 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 8003700:	2801      	cmp	r0, #1
 8003702:	d10f      	bne.n	8003724 <USBH_CtlReq+0x78>
      if (phost->Control.setup.b.wLength.w != 0U)
 8003704:	8ae2      	ldrh	r2, [r4, #22]
 8003706:	f994 3010 	ldrsb.w	r3, [r4, #16]
 800370a:	b12a      	cbz	r2, 8003718 <USBH_CtlReq+0x6c>
        if (direction == USB_D2H)
 800370c:	2b00      	cmp	r3, #0
 800370e:	da01      	bge.n	8003714 <USBH_CtlReq+0x68>
          phost->Control.state = CTRL_DATA_IN;
 8003710:	2303      	movs	r3, #3
 8003712:	e7ef      	b.n	80036f4 <USBH_CtlReq+0x48>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_DATA_OUT;
 8003714:	2305      	movs	r3, #5
 8003716:	e7ed      	b.n	80036f4 <USBH_CtlReq+0x48>
      }
      /* No DATA stage */
      else
      {
        /* If there is No Data Transfer Stage */
        if (direction == USB_D2H)
 8003718:	2b00      	cmp	r3, #0
 800371a:	da01      	bge.n	8003720 <USBH_CtlReq+0x74>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800371c:	2309      	movs	r3, #9
 800371e:	e7e9      	b.n	80036f4 <USBH_CtlReq+0x48>
          phost->Control.state = CTRL_STATUS_IN;
 8003720:	2307      	movs	r3, #7
 8003722:	e7e7      	b.n	80036f4 <USBH_CtlReq+0x48>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8003724:	2804      	cmp	r0, #4
 8003726:	d001      	beq.n	800372c <USBH_CtlReq+0x80>
 8003728:	2802      	cmp	r0, #2
 800372a:	d1c6      	bne.n	80036ba <USBH_CtlReq+0xe>
        phost->Control.state = CTRL_ERROR;
 800372c:	230b      	movs	r3, #11
 800372e:	e7e1      	b.n	80036f4 <USBH_CtlReq+0x48>
    phost->Control.timer = (uint16_t)phost->Timer;
 8003730:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 8003734:	81e3      	strh	r3, [r4, #14]
    USBH_CtlReceiveData(phost,
 8003736:	89a2      	ldrh	r2, [r4, #12]
 8003738:	7923      	ldrb	r3, [r4, #4]
 800373a:	68a1      	ldr	r1, [r4, #8]
 800373c:	4620      	mov	r0, r4
 800373e:	f000 f9ef 	bl	8003b20 <USBH_CtlReceiveData>
    phost->Control.state = CTRL_DATA_IN_WAIT;
 8003742:	2304      	movs	r3, #4
 8003744:	e7d6      	b.n	80036f4 <USBH_CtlReq+0x48>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8003746:	7921      	ldrb	r1, [r4, #4]
 8003748:	4620      	mov	r0, r4
 800374a:	f001 fa91 	bl	8004c70 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800374e:	2801      	cmp	r0, #1
 8003750:	d0e4      	beq.n	800371c <USBH_CtlReq+0x70>
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8003752:	2805      	cmp	r0, #5
 8003754:	d015      	beq.n	8003782 <USBH_CtlReq+0xd6>
#endif
#endif
    }
    else
    {
      if (URB_Status == USBH_URB_ERROR)
 8003756:	2804      	cmp	r0, #4
 8003758:	e7e7      	b.n	800372a <USBH_CtlReq+0x7e>
    USBH_CtlSendData (phost,
 800375a:	7963      	ldrb	r3, [r4, #5]
 800375c:	9100      	str	r1, [sp, #0]
 800375e:	89a2      	ldrh	r2, [r4, #12]
 8003760:	68a1      	ldr	r1, [r4, #8]
 8003762:	4620      	mov	r0, r4
 8003764:	f000 f9c5 	bl	8003af2 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 8003768:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 800376c:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800376e:	2306      	movs	r3, #6
 8003770:	e7c0      	b.n	80036f4 <USBH_CtlReq+0x48>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8003772:	7961      	ldrb	r1, [r4, #5]
 8003774:	4620      	mov	r0, r4
 8003776:	f001 fa7b 	bl	8004c70 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 800377a:	2801      	cmp	r0, #1
 800377c:	d0d0      	beq.n	8003720 <USBH_CtlReq+0x74>
    else if  (URB_Status == USBH_URB_STALL)
 800377e:	2805      	cmp	r0, #5
 8003780:	d105      	bne.n	800378e <USBH_CtlReq+0xe2>
      phost->RequestState = CMD_SEND;
 8003782:	2301      	movs	r3, #1
 8003784:	70a3      	strb	r3, [r4, #2]
      phost->Control.state = CTRL_IDLE;
 8003786:	2300      	movs	r3, #0
 8003788:	7623      	strb	r3, [r4, #24]
      status = USBH_NOT_SUPPORTED;
 800378a:	2003      	movs	r0, #3
 800378c:	e79c      	b.n	80036c8 <USBH_CtlReq+0x1c>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800378e:	2802      	cmp	r0, #2
 8003790:	d0c0      	beq.n	8003714 <USBH_CtlReq+0x68>
      if (URB_Status == USBH_URB_ERROR)
 8003792:	2804      	cmp	r0, #4
 8003794:	d191      	bne.n	80036ba <USBH_CtlReq+0xe>
        phost->Control.state = CTRL_ERROR;
 8003796:	230b      	movs	r3, #11
 8003798:	7623      	strb	r3, [r4, #24]
        phost->RequestState = CMD_SEND;
 800379a:	2301      	movs	r3, #1
 800379c:	70a3      	strb	r3, [r4, #2]
        status = USBH_FAIL;
 800379e:	2002      	movs	r0, #2
 80037a0:	e792      	b.n	80036c8 <USBH_CtlReq+0x1c>
    USBH_CtlReceiveData (phost,
 80037a2:	2200      	movs	r2, #0
 80037a4:	7923      	ldrb	r3, [r4, #4]
 80037a6:	4611      	mov	r1, r2
 80037a8:	4620      	mov	r0, r4
 80037aa:	f000 f9b9 	bl	8003b20 <USBH_CtlReceiveData>
    phost->Control.timer = (uint16_t)phost->Timer;
 80037ae:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 80037b2:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 80037b4:	2308      	movs	r3, #8
 80037b6:	e79d      	b.n	80036f4 <USBH_CtlReq+0x48>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 80037b8:	7921      	ldrb	r1, [r4, #4]
 80037ba:	4620      	mov	r0, r4
 80037bc:	f001 fa58 	bl	8004c70 <USBH_LL_GetURBState>
    if  ( URB_Status == USBH_URB_DONE)
 80037c0:	2801      	cmp	r0, #1
 80037c2:	d104      	bne.n	80037ce <USBH_CtlReq+0x122>
      phost->RequestState = CMD_SEND;
 80037c4:	2301      	movs	r3, #1
      phost->Control.state =CTRL_IDLE;
 80037c6:	2000      	movs	r0, #0
      phost->RequestState = CMD_SEND;
 80037c8:	70a3      	strb	r3, [r4, #2]
      phost->Control.state =CTRL_IDLE;
 80037ca:	7620      	strb	r0, [r4, #24]
 80037cc:	e77c      	b.n	80036c8 <USBH_CtlReq+0x1c>
    else if (URB_Status == USBH_URB_ERROR)
 80037ce:	2804      	cmp	r0, #4
 80037d0:	d0ac      	beq.n	800372c <USBH_CtlReq+0x80>
      if(URB_Status == USBH_URB_STALL)
 80037d2:	2805      	cmp	r0, #5
 80037d4:	f47f af71 	bne.w	80036ba <USBH_CtlReq+0xe>
 80037d8:	e7d3      	b.n	8003782 <USBH_CtlReq+0xd6>
    USBH_CtlSendData (phost,
 80037da:	2200      	movs	r2, #0
 80037dc:	7963      	ldrb	r3, [r4, #5]
 80037de:	9100      	str	r1, [sp, #0]
 80037e0:	4620      	mov	r0, r4
 80037e2:	4611      	mov	r1, r2
 80037e4:	f000 f985 	bl	8003af2 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 80037e8:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 80037ec:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80037ee:	230a      	movs	r3, #10
 80037f0:	e780      	b.n	80036f4 <USBH_CtlReq+0x48>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 80037f2:	7961      	ldrb	r1, [r4, #5]
 80037f4:	4620      	mov	r0, r4
 80037f6:	f001 fa3b 	bl	8004c70 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 80037fa:	2801      	cmp	r0, #1
 80037fc:	d0e2      	beq.n	80037c4 <USBH_CtlReq+0x118>
    else if  (URB_Status == USBH_URB_NOTREADY)
 80037fe:	2802      	cmp	r0, #2
 8003800:	d1a9      	bne.n	8003756 <USBH_CtlReq+0xaa>
 8003802:	e78b      	b.n	800371c <USBH_CtlReq+0x70>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8003804:	7e63      	ldrb	r3, [r4, #25]
 8003806:	3301      	adds	r3, #1
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	7663      	strb	r3, [r4, #25]
 800380e:	d806      	bhi.n	800381e <USBH_CtlReq+0x172>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8003810:	4620      	mov	r0, r4
 8003812:	f001 f9bf 	bl	8004b94 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8003816:	2301      	movs	r3, #1
 8003818:	7623      	strb	r3, [r4, #24]
      phost->RequestState = CMD_SEND;
 800381a:	70a3      	strb	r3, [r4, #2]
 800381c:	e74d      	b.n	80036ba <USBH_CtlReq+0xe>
    }
    else
    {
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800381e:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8003822:	2106      	movs	r1, #6
 8003824:	4620      	mov	r0, r4
 8003826:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	7663      	strb	r3, [r4, #25]
 800382c:	e7b5      	b.n	800379a <USBH_CtlReq+0xee>

0800382e <USBH_GetDescriptor>:
{
 800382e:	b430      	push	{r4, r5}
  if(phost->RequestState == CMD_SEND)
 8003830:	7884      	ldrb	r4, [r0, #2]
{
 8003832:	f8bd 5008 	ldrh.w	r5, [sp, #8]
  if(phost->RequestState == CMD_SEND)
 8003836:	2c01      	cmp	r4, #1
 8003838:	d110      	bne.n	800385c <USBH_GetDescriptor+0x2e>
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800383a:	f061 047f 	orn	r4, r1, #127	; 0x7f
 800383e:	7404      	strb	r4, [r0, #16]
    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8003840:	f402 447f 	and.w	r4, r2, #65280	; 0xff00
 8003844:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
    phost->Control.setup.b.wValue.w = value_idx;
 8003848:	8242      	strh	r2, [r0, #18]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800384a:	f04f 0106 	mov.w	r1, #6
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800384e:	bf0c      	ite	eq
 8003850:	f240 4209 	movweq	r2, #1033	; 0x409
      phost->Control.setup.b.wIndex.w = 0U;
 8003854:	2200      	movne	r2, #0
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8003856:	7441      	strb	r1, [r0, #17]
      phost->Control.setup.b.wIndex.w = 0U;
 8003858:	8282      	strh	r2, [r0, #20]
    phost->Control.setup.b.wLength.w = length;
 800385a:	82c5      	strh	r5, [r0, #22]
  return USBH_CtlReq(phost, buff, length);
 800385c:	462a      	mov	r2, r5
 800385e:	4619      	mov	r1, r3
}
 8003860:	bc30      	pop	{r4, r5}
  return USBH_CtlReq(phost, buff, length);
 8003862:	f7ff bf23 	b.w	80036ac <USBH_CtlReq>

08003866 <USBH_Get_DevDesc>:
{
 8003866:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if((status = USBH_GetDescriptor(phost,
 8003868:	f500 738e 	add.w	r3, r0, #284	; 0x11c
 800386c:	460d      	mov	r5, r1
 800386e:	9100      	str	r1, [sp, #0]
 8003870:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003874:	2100      	movs	r1, #0
{
 8003876:	4604      	mov	r4, r0
  if((status = USBH_GetDescriptor(phost,
 8003878:	f7ff ffd9 	bl	800382e <USBH_GetDescriptor>
 800387c:	bbc8      	cbnz	r0, 80038f2 <USBH_Get_DevDesc+0x8c>
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800387e:	f894 311c 	ldrb.w	r3, [r4, #284]	; 0x11c
 8003882:	f884 3322 	strb.w	r3, [r4, #802]	; 0x322
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8003886:	f894 311d 	ldrb.w	r3, [r4, #285]	; 0x11d
 800388a:	f884 3323 	strb.w	r3, [r4, #803]	; 0x323
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800388e:	f8b4 311e 	ldrh.w	r3, [r4, #286]	; 0x11e
 8003892:	f8a4 3324 	strh.w	r3, [r4, #804]	; 0x324
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8003896:	f894 3120 	ldrb.w	r3, [r4, #288]	; 0x120
 800389a:	f884 3326 	strb.w	r3, [r4, #806]	; 0x326
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800389e:	f894 3121 	ldrb.w	r3, [r4, #289]	; 0x121
 80038a2:	f884 3327 	strb.w	r3, [r4, #807]	; 0x327
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 80038a6:	f894 3122 	ldrb.w	r3, [r4, #290]	; 0x122
 80038aa:	f884 3328 	strb.w	r3, [r4, #808]	; 0x328
  if (length > 8U)
 80038ae:	2d08      	cmp	r5, #8
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 80038b0:	f894 3123 	ldrb.w	r3, [r4, #291]	; 0x123
 80038b4:	f884 3329 	strb.w	r3, [r4, #809]	; 0x329
  if (length > 8U)
 80038b8:	d91b      	bls.n	80038f2 <USBH_Get_DevDesc+0x8c>
    dev_desc->idVendor           = LE16 (buf +  8);
 80038ba:	f8b4 3124 	ldrh.w	r3, [r4, #292]	; 0x124
 80038be:	f8a4 332a 	strh.w	r3, [r4, #810]	; 0x32a
    dev_desc->idProduct          = LE16 (buf + 10);
 80038c2:	f8b4 3126 	ldrh.w	r3, [r4, #294]	; 0x126
 80038c6:	f8a4 332c 	strh.w	r3, [r4, #812]	; 0x32c
    dev_desc->bcdDevice          = LE16 (buf + 12);
 80038ca:	f8b4 3128 	ldrh.w	r3, [r4, #296]	; 0x128
 80038ce:	f8a4 332e 	strh.w	r3, [r4, #814]	; 0x32e
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80038d2:	f894 312a 	ldrb.w	r3, [r4, #298]	; 0x12a
 80038d6:	f884 3330 	strb.w	r3, [r4, #816]	; 0x330
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80038da:	f894 312b 	ldrb.w	r3, [r4, #299]	; 0x12b
 80038de:	f884 3331 	strb.w	r3, [r4, #817]	; 0x331
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 80038e2:	f894 312c 	ldrb.w	r3, [r4, #300]	; 0x12c
 80038e6:	f884 3332 	strb.w	r3, [r4, #818]	; 0x332
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 80038ea:	f894 312d 	ldrb.w	r3, [r4, #301]	; 0x12d
 80038ee:	f884 3333 	strb.w	r3, [r4, #819]	; 0x333
}
 80038f2:	b003      	add	sp, #12
 80038f4:	bd30      	pop	{r4, r5, pc}

080038f6 <USBH_Get_CfgDesc>:
{
 80038f6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  pData = phost->device.CfgDesc_Raw;
 80038fa:	f100 051c 	add.w	r5, r0, #28
{
 80038fe:	460e      	mov	r6, r1
  if((status = USBH_GetDescriptor(phost,
 8003900:	9100      	str	r1, [sp, #0]
 8003902:	462b      	mov	r3, r5
 8003904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003908:	2100      	movs	r1, #0
{
 800390a:	4604      	mov	r4, r0
  if((status = USBH_GetDescriptor(phost,
 800390c:	f7ff ff8f 	bl	800382e <USBH_GetDescriptor>
 8003910:	bb48      	cbnz	r0, 8003966 <USBH_Get_CfgDesc+0x70>
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8003912:	7f23      	ldrb	r3, [r4, #28]
 8003914:	f884 3334 	strb.w	r3, [r4, #820]	; 0x334
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8003918:	7f63      	ldrb	r3, [r4, #29]
 800391a:	f884 3335 	strb.w	r3, [r4, #821]	; 0x335
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800391e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8003922:	f884 3338 	strb.w	r3, [r4, #824]	; 0x338
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8003926:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 800392a:	f884 3339 	strb.w	r3, [r4, #825]	; 0x339
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800392e:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003932:	f884 333a 	strb.w	r3, [r4, #826]	; 0x33a
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8003936:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800393a:	f8b4 e01e 	ldrh.w	lr, [r4, #30]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800393e:	f884 333b 	strb.w	r3, [r4, #827]	; 0x33b
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8003942:	2e09      	cmp	r6, #9
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8003944:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8003948:	f8a4 e336 	strh.w	lr, [r4, #822]	; 0x336
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800394c:	f884 333c 	strb.w	r3, [r4, #828]	; 0x33c
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8003950:	d909      	bls.n	8003966 <USBH_Get_CfgDesc+0x70>
 8003952:	4627      	mov	r7, r4
 8003954:	462b      	mov	r3, r5
 8003956:	4606      	mov	r6, r0
 8003958:	2209      	movs	r2, #9
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800395a:	f04f 0c1a 	mov.w	ip, #26
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800395e:	2e02      	cmp	r6, #2
 8003960:	d001      	beq.n	8003966 <USBH_Get_CfgDesc+0x70>
 8003962:	4596      	cmp	lr, r2
 8003964:	d802      	bhi.n	800396c <USBH_Get_CfgDesc+0x76>
}
 8003966:	b003      	add	sp, #12
 8003968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800396c:	7819      	ldrb	r1, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800396e:	440b      	add	r3, r1
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8003970:	440a      	add	r2, r1
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8003972:	7859      	ldrb	r1, [r3, #1]
 8003974:	2904      	cmp	r1, #4
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8003976:	b292      	uxth	r2, r2
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8003978:	d1f1      	bne.n	800395e <USBH_Get_CfgDesc+0x68>
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800397a:	7819      	ldrb	r1, [r3, #0]
 800397c:	f887 133e 	strb.w	r1, [r7, #830]	; 0x33e
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8003980:	7859      	ldrb	r1, [r3, #1]
 8003982:	f887 133f 	strb.w	r1, [r7, #831]	; 0x33f
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8003986:	7899      	ldrb	r1, [r3, #2]
 8003988:	f887 1340 	strb.w	r1, [r7, #832]	; 0x340
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800398c:	78d9      	ldrb	r1, [r3, #3]
 800398e:	f887 1341 	strb.w	r1, [r7, #833]	; 0x341
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8003992:	7919      	ldrb	r1, [r3, #4]
 8003994:	f887 1342 	strb.w	r1, [r7, #834]	; 0x342
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8003998:	7959      	ldrb	r1, [r3, #5]
 800399a:	f887 1343 	strb.w	r1, [r7, #835]	; 0x343
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800399e:	7999      	ldrb	r1, [r3, #6]
 80039a0:	f887 1344 	strb.w	r1, [r7, #836]	; 0x344
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 80039a4:	79d9      	ldrb	r1, [r3, #7]
 80039a6:	f887 1345 	strb.w	r1, [r7, #837]	; 0x345
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 80039aa:	7a19      	ldrb	r1, [r3, #8]
 80039ac:	f887 1346 	strb.w	r1, [r7, #838]	; 0x346
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80039b0:	fb0c f806 	mul.w	r8, ip, r6
        ep_ix = 0U;
 80039b4:	2100      	movs	r1, #0
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80039b6:	f897 5342 	ldrb.w	r5, [r7, #834]	; 0x342
 80039ba:	428d      	cmp	r5, r1
 80039bc:	d802      	bhi.n	80039c4 <USBH_Get_CfgDesc+0xce>
 80039be:	3601      	adds	r6, #1
 80039c0:	371a      	adds	r7, #26
 80039c2:	e7cc      	b.n	800395e <USBH_Get_CfgDesc+0x68>
 80039c4:	4596      	cmp	lr, r2
 80039c6:	d9fa      	bls.n	80039be <USBH_Get_CfgDesc+0xc8>
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80039c8:	781d      	ldrb	r5, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80039ca:	442b      	add	r3, r5
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80039cc:	442a      	add	r2, r5
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80039ce:	785d      	ldrb	r5, [r3, #1]
 80039d0:	2d05      	cmp	r5, #5
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80039d2:	b292      	uxth	r2, r2
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80039d4:	d1ef      	bne.n	80039b6 <USBH_Get_CfgDesc+0xc0>
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80039d6:	1c4d      	adds	r5, r1, #1
 80039d8:	eb08 01c5 	add.w	r1, r8, r5, lsl #3
 80039dc:	4421      	add	r1, r4
 80039de:	f893 9000 	ldrb.w	r9, [r3]
 80039e2:	f881 9340 	strb.w	r9, [r1, #832]	; 0x340
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 80039e6:	f893 9001 	ldrb.w	r9, [r3, #1]
 80039ea:	f881 9341 	strb.w	r9, [r1, #833]	; 0x341
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 80039ee:	f893 9002 	ldrb.w	r9, [r3, #2]
 80039f2:	f881 9342 	strb.w	r9, [r1, #834]	; 0x342
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 80039f6:	f893 9003 	ldrb.w	r9, [r3, #3]
 80039fa:	f881 9343 	strb.w	r9, [r1, #835]	; 0x343
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80039fe:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8003a02:	f8a1 9344 	strh.w	r9, [r1, #836]	; 0x344
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8003a06:	f893 9006 	ldrb.w	r9, [r3, #6]
 8003a0a:	f881 9346 	strb.w	r9, [r1, #838]	; 0x346
            ep_ix++;
 8003a0e:	b2e9      	uxtb	r1, r5
 8003a10:	e7d1      	b.n	80039b6 <USBH_Get_CfgDesc+0xc0>

08003a12 <USBH_Get_StringDesc>:
{
 8003a12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
                                  phost->device.Data,
 8003a14:	f500 758e 	add.w	r5, r0, #284	; 0x11c
{
 8003a18:	4614      	mov	r4, r2
 8003a1a:	461f      	mov	r7, r3
  if((status = USBH_GetDescriptor(phost,
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	f441 7240 	orr.w	r2, r1, #768	; 0x300
 8003a22:	462b      	mov	r3, r5
 8003a24:	2100      	movs	r1, #0
{
 8003a26:	4606      	mov	r6, r0
  if((status = USBH_GetDescriptor(phost,
 8003a28:	f7ff ff01 	bl	800382e <USBH_GetDescriptor>
 8003a2c:	b978      	cbnz	r0, 8003a4e <USBH_Get_StringDesc+0x3c>
  if (psrc[1] == USB_DESC_TYPE_STRING)
 8003a2e:	f896 311d 	ldrb.w	r3, [r6, #285]	; 0x11d
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d10b      	bne.n	8003a4e <USBH_Get_StringDesc+0x3c>
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8003a36:	f896 311c 	ldrb.w	r3, [r6, #284]	; 0x11c
 8003a3a:	3b02      	subs	r3, #2
 8003a3c:	42bb      	cmp	r3, r7
 8003a3e:	bf28      	it	cs
 8003a40:	463b      	movcs	r3, r7
 8003a42:	b29b      	uxth	r3, r3
    for (idx = 0U; idx < strlength; idx += 2U)
 8003a44:	4602      	mov	r2, r0
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d803      	bhi.n	8003a52 <USBH_Get_StringDesc+0x40>
    *pdest = 0U; /* mark end of string */
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	7023      	strb	r3, [r4, #0]
}
 8003a4e:	b003      	add	sp, #12
 8003a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pdest =  psrc[idx];
 8003a52:	18a9      	adds	r1, r5, r2
    for (idx = 0U; idx < strlength; idx += 2U)
 8003a54:	3202      	adds	r2, #2
      *pdest =  psrc[idx];
 8003a56:	7889      	ldrb	r1, [r1, #2]
 8003a58:	f804 1b01 	strb.w	r1, [r4], #1
    for (idx = 0U; idx < strlength; idx += 2U)
 8003a5c:	b292      	uxth	r2, r2
 8003a5e:	e7f2      	b.n	8003a46 <USBH_Get_StringDesc+0x34>

08003a60 <USBH_SetAddress>:
  if(phost->RequestState == CMD_SEND)
 8003a60:	7883      	ldrb	r3, [r0, #2]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d106      	bne.n	8003a74 <USBH_SetAddress+0x14>
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8003a66:	2300      	movs	r3, #0
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8003a68:	2205      	movs	r2, #5
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8003a6a:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8003a6c:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8003a6e:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8003a70:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8003a72:	82c3      	strh	r3, [r0, #22]
  return USBH_CtlReq(phost, 0U, 0U);
 8003a74:	2200      	movs	r2, #0
 8003a76:	4611      	mov	r1, r2
 8003a78:	f7ff be18 	b.w	80036ac <USBH_CtlReq>

08003a7c <USBH_SetCfg>:
  if(phost->RequestState == CMD_SEND)
 8003a7c:	7883      	ldrb	r3, [r0, #2]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d106      	bne.n	8003a90 <USBH_SetCfg+0x14>
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8003a82:	2300      	movs	r3, #0
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8003a84:	2209      	movs	r2, #9
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8003a86:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8003a88:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8003a8a:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8003a8c:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8003a8e:	82c3      	strh	r3, [r0, #22]
  return USBH_CtlReq(phost, 0U , 0U);
 8003a90:	2200      	movs	r2, #0
 8003a92:	4611      	mov	r1, r2
 8003a94:	f7ff be0a 	b.w	80036ac <USBH_CtlReq>

08003a98 <USBH_SetFeature>:
  if(phost->RequestState == CMD_SEND)
 8003a98:	7883      	ldrb	r3, [r0, #2]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d106      	bne.n	8003aac <USBH_SetFeature+0x14>
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8003a9e:	2300      	movs	r3, #0
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8003aa0:	2203      	movs	r2, #3
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8003aa2:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8003aa4:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8003aa6:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8003aa8:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8003aaa:	82c3      	strh	r3, [r0, #22]
  return USBH_CtlReq(phost, 0U, 0U);
 8003aac:	2200      	movs	r2, #0
 8003aae:	4611      	mov	r1, r2
 8003ab0:	f7ff bdfc 	b.w	80036ac <USBH_CtlReq>

08003ab4 <USBH_ClrFeature>:
  if(phost->RequestState == CMD_SEND)
 8003ab4:	7883      	ldrb	r3, [r0, #2]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d106      	bne.n	8003ac8 <USBH_ClrFeature+0x14>
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8003aba:	2202      	movs	r2, #2
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8003abc:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8003abe:	2300      	movs	r3, #0
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8003ac0:	7402      	strb	r2, [r0, #16]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8003ac2:	8243      	strh	r3, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8003ac4:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8003ac6:	82c3      	strh	r3, [r0, #22]
  return USBH_CtlReq(phost, 0U , 0U);
 8003ac8:	2200      	movs	r2, #0
 8003aca:	4611      	mov	r1, r2
 8003acc:	f7ff bdee 	b.w	80036ac <USBH_CtlReq>

08003ad0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8003ad0:	b530      	push	{r4, r5, lr}
 8003ad2:	b085      	sub	sp, #20

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003ad4:	2400      	movs	r4, #0
{
 8003ad6:	4615      	mov	r5, r2
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003ad8:	2308      	movs	r3, #8
 8003ada:	9302      	str	r3, [sp, #8]
 8003adc:	9101      	str	r1, [sp, #4]
 8003ade:	9403      	str	r4, [sp, #12]
 8003ae0:	9400      	str	r4, [sp, #0]
 8003ae2:	4623      	mov	r3, r4
 8003ae4:	4622      	mov	r2, r4
 8003ae6:	4629      	mov	r1, r5
 8003ae8:	f001 f8a8 	bl	8004c3c <USBH_LL_SubmitURB>
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
}
 8003aec:	4620      	mov	r0, r4
 8003aee:	b005      	add	sp, #20
 8003af0:	bd30      	pop	{r4, r5, pc}

08003af2 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8003af2:	b530      	push	{r4, r5, lr}
  if(phost->device.speed != USBH_SPEED_HIGH)
 8003af4:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
{
 8003af8:	b085      	sub	sp, #20
  if(phost->device.speed != USBH_SPEED_HIGH)
 8003afa:	2d00      	cmp	r5, #0
{
 8003afc:	461c      	mov	r4, r3
 8003afe:	f89d 3020 	ldrb.w	r3, [sp, #32]
  {
    do_ping = 0U;
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b02:	9202      	str	r2, [sp, #8]
    do_ping = 0U;
 8003b04:	bf18      	it	ne
 8003b06:	2300      	movne	r3, #0
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b08:	9303      	str	r3, [sp, #12]
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	9101      	str	r1, [sp, #4]
 8003b12:	461a      	mov	r2, r3
 8003b14:	4621      	mov	r1, r4
 8003b16:	f001 f891 	bl	8004c3c <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
}
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	b005      	add	sp, #20
 8003b1e:	bd30      	pop	{r4, r5, pc}

08003b20 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8003b20:	b530      	push	{r4, r5, lr}
 8003b22:	b085      	sub	sp, #20
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b24:	2400      	movs	r4, #0
{
 8003b26:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b28:	9202      	str	r2, [sp, #8]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	9101      	str	r1, [sp, #4]
 8003b2e:	9403      	str	r4, [sp, #12]
 8003b30:	9200      	str	r2, [sp, #0]
 8003b32:	4623      	mov	r3, r4
 8003b34:	4629      	mov	r1, r5
 8003b36:	f001 f881 	bl	8004c3c <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;

}
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	b005      	add	sp, #20
 8003b3e:	bd30      	pop	{r4, r5, pc}

08003b40 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8003b40:	b530      	push	{r4, r5, lr}
  if(phost->device.speed != USBH_SPEED_HIGH)
 8003b42:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
{
 8003b46:	b085      	sub	sp, #20
  if(phost->device.speed != USBH_SPEED_HIGH)
 8003b48:	2d00      	cmp	r5, #0
{
 8003b4a:	461c      	mov	r4, r3
 8003b4c:	f89d 3020 	ldrb.w	r3, [sp, #32]
  {
    do_ping = 0U;
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b50:	9202      	str	r2, [sp, #8]
    do_ping = 0U;
 8003b52:	bf18      	it	ne
 8003b54:	2300      	movne	r3, #0
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b56:	9303      	str	r3, [sp, #12]
 8003b58:	2301      	movs	r3, #1
 8003b5a:	9101      	str	r1, [sp, #4]
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2302      	movs	r3, #2
 8003b62:	4621      	mov	r1, r4
 8003b64:	f001 f86a 	bl	8004c3c <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
}
 8003b68:	2000      	movs	r0, #0
 8003b6a:	b005      	add	sp, #20
 8003b6c:	bd30      	pop	{r4, r5, pc}

08003b6e <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8003b6e:	b530      	push	{r4, r5, lr}
 8003b70:	b085      	sub	sp, #20
 8003b72:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8003b74:	2400      	movs	r4, #0
 8003b76:	9202      	str	r2, [sp, #8]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	9101      	str	r1, [sp, #4]
 8003b7c:	9403      	str	r4, [sp, #12]
 8003b7e:	9200      	str	r2, [sp, #0]
 8003b80:	2302      	movs	r3, #2
 8003b82:	4629      	mov	r1, r5
 8003b84:	f001 f85a 	bl	8004c3c <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
}
 8003b88:	4620      	mov	r0, r4
 8003b8a:	b005      	add	sp, #20
 8003b8c:	bd30      	pop	{r4, r5, pc}

08003b8e <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8003b8e:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  USBH_LL_OpenPipe(phost,
 8003b90:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8003b94:	9402      	str	r4, [sp, #8]
 8003b96:	f89d 401c 	ldrb.w	r4, [sp, #28]
 8003b9a:	9401      	str	r4, [sp, #4]
 8003b9c:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8003ba0:	9400      	str	r4, [sp, #0]
 8003ba2:	f001 f825 	bl	8004bf0 <USBH_LL_OpenPipe>
                        ep_type,
                        mps);

  return USBH_OK;

}
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	b004      	add	sp, #16
 8003baa:	bd10      	pop	{r4, pc}

08003bac <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8003bac:	b508      	push	{r3, lr}

  USBH_LL_ClosePipe(phost, pipe_num);
 8003bae:	f001 f837 	bl	8004c20 <USBH_LL_ClosePipe>

  return USBH_OK;

}
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	bd08      	pop	{r3, pc}

08003bb6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8003bb6:	b530      	push	{r4, r5, lr}
 8003bb8:	2300      	movs	r3, #0
 8003bba:	f500 7460 	add.w	r4, r0, #896	; 0x380
{
  uint8_t idx = 0U;

  for (idx = 0U ; idx < 11U ; idx++)
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8003bbe:	f854 5b04 	ldr.w	r5, [r4], #4
 8003bc2:	042d      	lsls	r5, r5, #16
 8003bc4:	b2da      	uxtb	r2, r3
 8003bc6:	d407      	bmi.n	8003bd8 <USBH_AllocPipe+0x22>
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8003bc8:	33e0      	adds	r3, #224	; 0xe0
 8003bca:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8003bce:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	{
	   return (uint16_t)idx;
 8003bd2:	b292      	uxth	r2, r2
}
 8003bd4:	b2d0      	uxtb	r0, r2
 8003bd6:	bd30      	pop	{r4, r5, pc}
 8003bd8:	3301      	adds	r3, #1
  for (idx = 0U ; idx < 11U ; idx++)
 8003bda:	2b0b      	cmp	r3, #11
 8003bdc:	d1ef      	bne.n	8003bbe <USBH_AllocPipe+0x8>
	}
  }
  return 0xFFFFU;
 8003bde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003be2:	e7f7      	b.n	8003bd4 <USBH_AllocPipe+0x1e>

08003be4 <USBH_FreePipe>:
   if(idx < 11U)
 8003be4:	290a      	cmp	r1, #10
 8003be6:	bf9f      	itttt	ls
 8003be8:	eb00 0081 	addls.w	r0, r0, r1, lsl #2
	 phost->Pipes[idx] &= 0x7FFFU;
 8003bec:	f8d0 3380 	ldrls.w	r3, [r0, #896]	; 0x380
 8003bf0:	f3c3 030e 	ubfxls	r3, r3, #0, #15
 8003bf4:	f8c0 3380 	strls.w	r3, [r0, #896]	; 0x380
}
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	4770      	bx	lr

08003bfc <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8003bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c00:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c02:	2214      	movs	r2, #20
 8003c04:	2100      	movs	r1, #0
 8003c06:	a807      	add	r0, sp, #28
 8003c08:	f001 f8c2 	bl	8004d90 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c0c:	2400      	movs	r4, #0
 8003c0e:	4b54      	ldr	r3, [pc, #336]	; (8003d60 <MX_GPIO_Init+0x164>)
 8003c10:	9401      	str	r4, [sp, #4]
 8003c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003c14:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8003d78 <MX_GPIO_Init+0x17c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003c18:	4e52      	ldr	r6, [pc, #328]	; (8003d64 <MX_GPIO_Init+0x168>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8003c1a:	4f53      	ldr	r7, [pc, #332]	; (8003d68 <MX_GPIO_Init+0x16c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c1c:	f042 0210 	orr.w	r2, r2, #16
 8003c20:	631a      	str	r2, [r3, #48]	; 0x30
 8003c22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c24:	f002 0210 	and.w	r2, r2, #16
 8003c28:	9201      	str	r2, [sp, #4]
 8003c2a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c2c:	9402      	str	r4, [sp, #8]
 8003c2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c30:	f042 0204 	orr.w	r2, r2, #4
 8003c34:	631a      	str	r2, [r3, #48]	; 0x30
 8003c36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c38:	f002 0204 	and.w	r2, r2, #4
 8003c3c:	9202      	str	r2, [sp, #8]
 8003c3e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c40:	9403      	str	r4, [sp, #12]
 8003c42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c48:	631a      	str	r2, [r3, #48]	; 0x30
 8003c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c4c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003c50:	9203      	str	r2, [sp, #12]
 8003c52:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c54:	9404      	str	r4, [sp, #16]
 8003c56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c58:	f042 0201 	orr.w	r2, r2, #1
 8003c5c:	631a      	str	r2, [r3, #48]	; 0x30
 8003c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c60:	f002 0201 	and.w	r2, r2, #1
 8003c64:	9204      	str	r2, [sp, #16]
 8003c66:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c68:	9405      	str	r4, [sp, #20]
 8003c6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c6c:	f042 0202 	orr.w	r2, r2, #2
 8003c70:	631a      	str	r2, [r3, #48]	; 0x30
 8003c72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c74:	f002 0202 	and.w	r2, r2, #2
 8003c78:	9205      	str	r2, [sp, #20]
 8003c7a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c7c:	9406      	str	r4, [sp, #24]
 8003c7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c80:	f042 0208 	orr.w	r2, r2, #8
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30
 8003c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c88:	f003 0308 	and.w	r3, r3, #8
 8003c8c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003c8e:	4622      	mov	r2, r4
 8003c90:	4640      	mov	r0, r8
 8003c92:	2108      	movs	r1, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c94:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003c96:	f7fc fddf 	bl	8000858 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	4611      	mov	r1, r2
 8003c9e:	4630      	mov	r0, r6
 8003ca0:	f7fc fdda 	bl	8000858 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003ca4:	4622      	mov	r2, r4
 8003ca6:	4630      	mov	r0, r6
 8003ca8:	2108      	movs	r1, #8
 8003caa:	f7fc fdd5 	bl	8000858 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8003cae:	4622      	mov	r2, r4
 8003cb0:	4638      	mov	r0, r7
 8003cb2:	f24f 0110 	movw	r1, #61456	; 0xf010
 8003cb6:	f7fc fdcf 	bl	8000858 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cba:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8003cbc:	2308      	movs	r3, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8003cbe:	a907      	add	r1, sp, #28
 8003cc0:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8003cc2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cc4:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8003cca:	f7fc fce5 	bl	8000698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PC3 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_3;
 8003cce:	2309      	movs	r3, #9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cd0:	a907      	add	r1, sp, #28
 8003cd2:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_3;
 8003cd4:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003cd6:	f04f 0802 	mov.w	r8, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cda:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cde:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ce0:	f7fc fcda 	bl	8000698 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003ce4:	4b21      	ldr	r3, [pc, #132]	; (8003d6c <MX_GPIO_Init+0x170>)
 8003ce6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ce8:	a907      	add	r1, sp, #28
 8003cea:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003cec:	f8cd 801c 	str.w	r8, [sp, #28]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003cf0:	f5a6 6680 	sub.w	r6, r6, #1024	; 0x400
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cf4:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cf6:	f7fc fccf 	bl	8000698 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003cfa:	4b1d      	ldr	r3, [pc, #116]	; (8003d70 <MX_GPIO_Init+0x174>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003cfc:	481d      	ldr	r0, [pc, #116]	; (8003d74 <MX_GPIO_Init+0x178>)
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003cfe:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003d00:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = B1_Pin;
 8003d02:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d04:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003d06:	f7fc fcc7 	bl	8000698 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003d0a:	2304      	movs	r3, #4
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003d0c:	a907      	add	r1, sp, #28
 8003d0e:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003d10:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d12:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d14:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003d16:	f7fc fcbf 	bl	8000698 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8003d1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d1e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003d20:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003d22:	2305      	movs	r3, #5
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003d24:	4630      	mov	r0, r6
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003d26:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d28:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d2e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8003d30:	f7fc fcb2 	bl	8000698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin 
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8003d34:	f24f 0310 	movw	r3, #61456	; 0xf010
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d38:	a907      	add	r1, sp, #28
 8003d3a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8003d3c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d3e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d40:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d42:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d44:	f7fc fca8 	bl	8000698 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003d48:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003d4a:	a907      	add	r1, sp, #28
 8003d4c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003d4e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d50:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d52:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003d54:	f7fc fca0 	bl	8000698 <HAL_GPIO_Init>

}
 8003d58:	b00c      	add	sp, #48	; 0x30
 8003d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d5e:	bf00      	nop
 8003d60:	40023800 	.word	0x40023800
 8003d64:	40020800 	.word	0x40020800
 8003d68:	40020c00 	.word	0x40020c00
 8003d6c:	10310000 	.word	0x10310000
 8003d70:	10120000 	.word	0x10120000
 8003d74:	40020000 	.word	0x40020000
 8003d78:	40021000 	.word	0x40021000

08003d7c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003d7c:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8003d7e:	480c      	ldr	r0, [pc, #48]	; (8003db0 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 100000;
 8003d80:	4b0c      	ldr	r3, [pc, #48]	; (8003db4 <MX_I2C1_Init+0x38>)
 8003d82:	f8df e034 	ldr.w	lr, [pc, #52]	; 8003db8 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 100000;
 8003d8a:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003d92:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d94:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d96:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003d98:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d9a:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d9c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d9e:	f7fd f9bb 	bl	8001118 <HAL_I2C_Init>
 8003da2:	b118      	cbz	r0, 8003dac <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 8003da4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003da8:	f000 bae6 	b.w	8004378 <Error_Handler>
 8003dac:	bd08      	pop	{r3, pc}
 8003dae:	bf00      	nop
 8003db0:	200000f0 	.word	0x200000f0
 8003db4:	40005400 	.word	0x40005400
 8003db8:	000186a0 	.word	0x000186a0

08003dbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003dbc:	b530      	push	{r4, r5, lr}
 8003dbe:	4604      	mov	r4, r0
 8003dc0:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc2:	2214      	movs	r2, #20
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	a803      	add	r0, sp, #12
 8003dc8:	f000 ffe2 	bl	8004d90 <memset>
  if(i2cHandle->Instance==I2C1)
 8003dcc:	6822      	ldr	r2, [r4, #0]
 8003dce:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <HAL_I2C_MspInit+0x64>)
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d122      	bne.n	8003e1a <HAL_I2C_MspInit+0x5e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd4:	4c13      	ldr	r4, [pc, #76]	; (8003e24 <HAL_I2C_MspInit+0x68>)
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dd6:	4814      	ldr	r0, [pc, #80]	; (8003e28 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd8:	2500      	movs	r5, #0
 8003dda:	9501      	str	r5, [sp, #4]
 8003ddc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003dde:	f043 0302 	orr.w	r3, r3, #2
 8003de2:	6323      	str	r3, [r4, #48]	; 0x30
 8003de4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	9301      	str	r3, [sp, #4]
 8003dec:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8003dee:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003df2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003df4:	2312      	movs	r3, #18
 8003df6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dfc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003dfe:	2304      	movs	r3, #4
 8003e00:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e02:	f7fc fc49 	bl	8000698 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e06:	9502      	str	r5, [sp, #8]
 8003e08:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e0e:	6423      	str	r3, [r4, #64]	; 0x40
 8003e10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e16:	9302      	str	r3, [sp, #8]
 8003e18:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003e1a:	b009      	add	sp, #36	; 0x24
 8003e1c:	bd30      	pop	{r4, r5, pc}
 8003e1e:	bf00      	nop
 8003e20:	40005400 	.word	0x40005400
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40020400 	.word	0x40020400

08003e2c <MX_I2S3_Init>:

/* I2S3 init function */
void MX_I2S3_Init(void)
{

  hi2s3.Instance = SPI3;
 8003e2c:	480b      	ldr	r0, [pc, #44]	; (8003e5c <MX_I2S3_Init+0x30>)
{
 8003e2e:	b508      	push	{r3, lr}
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8003e30:	f44f 7200 	mov.w	r2, #512	; 0x200
  hi2s3.Instance = SPI3;
 8003e34:	4b0a      	ldr	r3, [pc, #40]	; (8003e60 <MX_I2S3_Init+0x34>)
 8003e36:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8003e38:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8003e3a:	2300      	movs	r3, #0
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8003e3c:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8003e3e:	4a09      	ldr	r2, [pc, #36]	; (8003e64 <MX_I2S3_Init+0x38>)
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8003e40:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8003e42:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8003e44:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8003e46:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8003e48:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003e4a:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8003e4c:	f7fd fa10 	bl	8001270 <HAL_I2S_Init>
 8003e50:	b118      	cbz	r0, 8003e5a <MX_I2S3_Init+0x2e>
  {
    Error_Handler();
  }

}
 8003e52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003e56:	f000 ba8f 	b.w	8004378 <Error_Handler>
 8003e5a:	bd08      	pop	{r3, pc}
 8003e5c:	20000144 	.word	0x20000144
 8003e60:	40003c00 	.word	0x40003c00
 8003e64:	00017700 	.word	0x00017700

08003e68 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8003e68:	b570      	push	{r4, r5, r6, lr}
 8003e6a:	4604      	mov	r4, r0
 8003e6c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e6e:	2214      	movs	r2, #20
 8003e70:	2100      	movs	r1, #0
 8003e72:	a803      	add	r0, sp, #12
 8003e74:	f000 ff8c 	bl	8004d90 <memset>
  if(i2sHandle->Instance==SPI3)
 8003e78:	6822      	ldr	r2, [r4, #0]
 8003e7a:	4b1d      	ldr	r3, [pc, #116]	; (8003ef0 <HAL_I2S_MspInit+0x88>)
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d135      	bne.n	8003eec <HAL_I2S_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003e80:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8003e84:	2400      	movs	r4, #0
 8003e86:	9400      	str	r4, [sp, #0]
 8003e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003e8a:	481a      	ldr	r0, [pc, #104]	; (8003ef4 <HAL_I2S_MspInit+0x8c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003e8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e90:	641a      	str	r2, [r3, #64]	; 0x40
 8003e92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e94:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003e98:	9200      	str	r2, [sp, #0]
 8003e9a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e9c:	9401      	str	r4, [sp, #4]
 8003e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ea0:	f042 0201 	orr.w	r2, r2, #1
 8003ea4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ea8:	f002 0201 	and.w	r2, r2, #1
 8003eac:	9201      	str	r2, [sp, #4]
 8003eae:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eb0:	9402      	str	r4, [sp, #8]
 8003eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eb4:	f042 0204 	orr.w	r2, r2, #4
 8003eb8:	631a      	str	r2, [r3, #48]	; 0x30
 8003eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	9302      	str	r3, [sp, #8]
 8003ec2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec4:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8003ec6:	2310      	movs	r3, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003ec8:	2506      	movs	r5, #6
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003eca:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8003ecc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ece:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003ed0:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8003ed2:	f7fc fbe1 	bl	8000698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003ed6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003eda:	a903      	add	r1, sp, #12
 8003edc:	4806      	ldr	r0, [pc, #24]	; (8003ef8 <HAL_I2S_MspInit+0x90>)
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003ede:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee0:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee2:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee4:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003ee6:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ee8:	f7fc fbd6 	bl	8000698 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003eec:	b008      	add	sp, #32
 8003eee:	bd70      	pop	{r4, r5, r6, pc}
 8003ef0:	40003c00 	.word	0x40003c00
 8003ef4:	40020000 	.word	0x40020000
 8003ef8:	40020800 	.word	0x40020800

08003efc <micros>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t micros() {
  return (uwTick&0x3FFFFF)*1000 + (SYSTICK_LOAD-SysTick->VAL)/SYS_CLOCK;
 8003efc:	4b08      	ldr	r3, [pc, #32]	; (8003f20 <micros+0x24>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4b08      	ldr	r3, [pc, #32]	; (8003f24 <micros+0x28>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f5c3 3324 	rsb	r3, r3, #167936	; 0x29000
 8003f08:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8003f0c:	20a8      	movs	r0, #168	; 0xa8
 8003f0e:	333f      	adds	r3, #63	; 0x3f
 8003f10:	fbb3 f3f0 	udiv	r3, r3, r0
}
 8003f14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f18:	fb00 3002 	mla	r0, r0, r2, r3
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	200000dc 	.word	0x200000dc
 8003f24:	e000e010 	.word	0xe000e010

08003f28 <HAL_GPIO_EXTI_Callback>:
    else     temp = micros();
  }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //External interrupt for Sonar
{
 8003f28:	b508      	push	{r3, lr}
	static uint32_t ss=0;
	uint32_t temp = GPIOC->IDR & 0x0002;//PC1 2^(1)=2
 8003f2a:	4b0e      	ldr	r3, [pc, #56]	; (8003f64 <HAL_GPIO_EXTI_Callback+0x3c>)
 8003f2c:	691b      	ldr	r3, [r3, #16]
	switch (temp) {
 8003f2e:	f013 0302 	ands.w	r3, r3, #2
 8003f32:	d005      	beq.n	8003f40 <HAL_GPIO_EXTI_Callback+0x18>
 8003f34:	b1a3      	cbz	r3, 8003f60 <HAL_GPIO_EXTI_Callback+0x38>
	  case 0x0002:
		 ss = micros();
 8003f36:	f7ff ffe1 	bl	8003efc <micros>
 8003f3a:	4b0b      	ldr	r3, [pc, #44]	; (8003f68 <HAL_GPIO_EXTI_Callback+0x40>)
 8003f3c:	6018      	str	r0, [r3, #0]
		 break;
 8003f3e:	bd08      	pop	{r3, pc}

	  case 0x0000 :
		 distance = (micros() - ss) / 58;
 8003f40:	f7ff ffdc 	bl	8003efc <micros>
 8003f44:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <HAL_GPIO_EXTI_Callback+0x40>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	1ac0      	subs	r0, r0, r3
 8003f4a:	233a      	movs	r3, #58	; 0x3a
 8003f4c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003f50:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <HAL_GPIO_EXTI_Callback+0x44>)
 8003f52:	6018      	str	r0, [r3, #0]
		 if(distance <= 3){
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2b03      	cmp	r3, #3
			 distance_flag = true;
 8003f58:	bf9e      	ittt	ls
 8003f5a:	4b05      	ldrls	r3, [pc, #20]	; (8003f70 <HAL_GPIO_EXTI_Callback+0x48>)
 8003f5c:	2201      	movls	r2, #1
 8003f5e:	701a      	strbls	r2, [r3, #0]
 8003f60:	bd08      	pop	{r3, pc}
 8003f62:	bf00      	nop
 8003f64:	40020800 	.word	0x40020800
 8003f68:	200000d8 	.word	0x200000d8
 8003f6c:	200001a4 	.word	0x200001a4
 8003f70:	200000cc 	.word	0x200000cc

08003f74 <TEST1>:

}

void TEST1(void)
{	//pwm[1](3)-120, pwm[4](2)-620, pwm[2]()-430
	if(mode[1] == 1 && mode[4] == 1 && mode[2] == 1 && grab_mode == 1){
 8003f74:	4a5e      	ldr	r2, [pc, #376]	; (80040f0 <TEST1+0x17c>)
 8003f76:	6851      	ldr	r1, [r2, #4]
 8003f78:	2901      	cmp	r1, #1
{	//pwm[1](3)-120, pwm[4](2)-620, pwm[2]()-430
 8003f7a:	b538      	push	{r3, r4, r5, lr}
 8003f7c:	4613      	mov	r3, r2
	if(mode[1] == 1 && mode[4] == 1 && mode[2] == 1 && grab_mode == 1){
 8003f7e:	d130      	bne.n	8003fe2 <TEST1+0x6e>
 8003f80:	6910      	ldr	r0, [r2, #16]
 8003f82:	2801      	cmp	r0, #1
 8003f84:	d113      	bne.n	8003fae <TEST1+0x3a>
 8003f86:	6890      	ldr	r0, [r2, #8]
 8003f88:	2801      	cmp	r0, #1
 8003f8a:	d143      	bne.n	8004014 <TEST1+0xa0>
 8003f8c:	4859      	ldr	r0, [pc, #356]	; (80040f4 <TEST1+0x180>)
 8003f8e:	6800      	ldr	r0, [r0, #0]
 8003f90:	2801      	cmp	r0, #1
 8003f92:	d13f      	bne.n	8004014 <TEST1+0xa0>
		MOTOR_PWM[4]--;
 8003f94:	4958      	ldr	r1, [pc, #352]	; (80040f8 <TEST1+0x184>)
 8003f96:	690b      	ldr	r3, [r1, #16]
 8003f98:	3b01      	subs	r3, #1
		if(MOTOR_PWM[4]<160){
 8003f9a:	2b9f      	cmp	r3, #159	; 0x9f
		MOTOR_PWM[4]--;
 8003f9c:	610b      	str	r3, [r1, #16]
			mode[4] = 2;
 8003f9e:	bfdc      	itt	le
 8003fa0:	2302      	movle	r3, #2
 8003fa2:	6113      	strle	r3, [r2, #16]
		}
		HAL_Delay(10);
 8003fa4:	200a      	movs	r0, #10
			HAL_Delay(3000);
			HAL_UART_Transmit(&huart2, &turn_right_go, 1, 100);
		}
		HAL_Delay(10);
	}
}
 8003fa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_Delay(100);
 8003faa:	f7fc bae5 	b.w	8000578 <HAL_Delay>
	else if(mode[1] == 1 && mode[4] == 2 && mode[2] == 1 && grab_mode == 1){
 8003fae:	2802      	cmp	r0, #2
 8003fb0:	d130      	bne.n	8004014 <TEST1+0xa0>
 8003fb2:	6892      	ldr	r2, [r2, #8]
 8003fb4:	2a01      	cmp	r2, #1
 8003fb6:	d12d      	bne.n	8004014 <TEST1+0xa0>
 8003fb8:	4a4e      	ldr	r2, [pc, #312]	; (80040f4 <TEST1+0x180>)
 8003fba:	6812      	ldr	r2, [r2, #0]
 8003fbc:	2a01      	cmp	r2, #1
 8003fbe:	d129      	bne.n	8004014 <TEST1+0xa0>
		if(MOTOR_PWM[4] < 400){
 8003fc0:	4a4d      	ldr	r2, [pc, #308]	; (80040f8 <TEST1+0x184>)
 8003fc2:	6911      	ldr	r1, [r2, #16]
 8003fc4:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
 8003fc8:	da04      	bge.n	8003fd4 <TEST1+0x60>
			MOTOR_PWM[1]++;
 8003fca:	6850      	ldr	r0, [r2, #4]
			MOTOR_PWM[4]++;
 8003fcc:	3101      	adds	r1, #1
			MOTOR_PWM[1]++;
 8003fce:	3001      	adds	r0, #1
 8003fd0:	6050      	str	r0, [r2, #4]
			MOTOR_PWM[4]++;
 8003fd2:	6111      	str	r1, [r2, #16]
		if(distance_flag){//distance <= 3
 8003fd4:	4a49      	ldr	r2, [pc, #292]	; (80040fc <TEST1+0x188>)
 8003fd6:	7812      	ldrb	r2, [r2, #0]
 8003fd8:	b10a      	cbz	r2, 8003fde <TEST1+0x6a>
			mode[1] = 2;
 8003fda:	2202      	movs	r2, #2
 8003fdc:	605a      	str	r2, [r3, #4]
		HAL_Delay(100);
 8003fde:	2064      	movs	r0, #100	; 0x64
 8003fe0:	e7e1      	b.n	8003fa6 <TEST1+0x32>
	else if(mode[1] == 2 && mode[4] == 2 && mode[2] == 1 && grab_mode == 1){
 8003fe2:	2902      	cmp	r1, #2
 8003fe4:	d113      	bne.n	800400e <TEST1+0x9a>
 8003fe6:	6914      	ldr	r4, [r2, #16]
 8003fe8:	2c02      	cmp	r4, #2
 8003fea:	d110      	bne.n	800400e <TEST1+0x9a>
 8003fec:	6890      	ldr	r0, [r2, #8]
 8003fee:	2801      	cmp	r0, #1
 8003ff0:	d10d      	bne.n	800400e <TEST1+0x9a>
 8003ff2:	4840      	ldr	r0, [pc, #256]	; (80040f4 <TEST1+0x180>)
 8003ff4:	6800      	ldr	r0, [r0, #0]
 8003ff6:	2801      	cmp	r0, #1
 8003ff8:	d109      	bne.n	800400e <TEST1+0x9a>
		MOTOR_PWM[2]--;
 8003ffa:	493f      	ldr	r1, [pc, #252]	; (80040f8 <TEST1+0x184>)
 8003ffc:	688b      	ldr	r3, [r1, #8]
 8003ffe:	3b01      	subs	r3, #1
		if(MOTOR_PWM[2]<200){//250
 8004000:	2bc7      	cmp	r3, #199	; 0xc7
		MOTOR_PWM[2]--;
 8004002:	608b      	str	r3, [r1, #8]
		if(MOTOR_PWM[2]<200){//250
 8004004:	dcce      	bgt.n	8003fa4 <TEST1+0x30>
			mode[1] = 1;
 8004006:	6050      	str	r0, [r2, #4]
			mode[4] = 1;
 8004008:	6110      	str	r0, [r2, #16]
			mode[2] = 2;
 800400a:	6094      	str	r4, [r2, #8]
 800400c:	e7ca      	b.n	8003fa4 <TEST1+0x30>
	else if((mode[1] == 1 || mode[4] == 1) && mode[2] == 2 && grab_mode == 1){
 800400e:	691a      	ldr	r2, [r3, #16]
 8004010:	2a01      	cmp	r2, #1
 8004012:	d11e      	bne.n	8004052 <TEST1+0xde>
 8004014:	6898      	ldr	r0, [r3, #8]
 8004016:	2802      	cmp	r0, #2
 8004018:	d11b      	bne.n	8004052 <TEST1+0xde>
 800401a:	4a36      	ldr	r2, [pc, #216]	; (80040f4 <TEST1+0x180>)
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	2a01      	cmp	r2, #1
 8004020:	d117      	bne.n	8004052 <TEST1+0xde>
		if(MOTOR_PWM[4] > 400){
 8004022:	4a35      	ldr	r2, [pc, #212]	; (80040f8 <TEST1+0x184>)
 8004024:	6911      	ldr	r1, [r2, #16]
 8004026:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
			MOTOR_PWM[4]++;
 800402a:	bfdc      	itt	le
 800402c:	3101      	addle	r1, #1
 800402e:	6111      	strle	r1, [r2, #16]
		if(MOTOR_PWM[1]<120){
 8004030:	6851      	ldr	r1, [r2, #4]
			mode[4] = 2;
 8004032:	bfc8      	it	gt
 8004034:	6118      	strgt	r0, [r3, #16]
		if(MOTOR_PWM[1]<120){
 8004036:	2977      	cmp	r1, #119	; 0x77
 8004038:	dc08      	bgt.n	800404c <TEST1+0xd8>
			mode[1] = 2;
 800403a:	2202      	movs	r2, #2
 800403c:	605a      	str	r2, [r3, #4]
			HAL_UART_Transmit(&huart2, &turn_right_go, 1, 100);
 800403e:	2364      	movs	r3, #100	; 0x64
 8004040:	2201      	movs	r2, #1
 8004042:	492f      	ldr	r1, [pc, #188]	; (8004100 <TEST1+0x18c>)
 8004044:	482f      	ldr	r0, [pc, #188]	; (8004104 <TEST1+0x190>)
 8004046:	f7fe faa7 	bl	8002598 <HAL_UART_Transmit>
 800404a:	e7ab      	b.n	8003fa4 <TEST1+0x30>
			MOTOR_PWM[1]--;
 800404c:	3901      	subs	r1, #1
 800404e:	6051      	str	r1, [r2, #4]
 8004050:	e7a8      	b.n	8003fa4 <TEST1+0x30>
	else if((mode[1] == 2 || mode[4] == 2) && mode[2] == 2 && grab_mode == 2){
 8004052:	2902      	cmp	r1, #2
 8004054:	d002      	beq.n	800405c <TEST1+0xe8>
 8004056:	691a      	ldr	r2, [r3, #16]
 8004058:	2a02      	cmp	r2, #2
 800405a:	d114      	bne.n	8004086 <TEST1+0x112>
 800405c:	689a      	ldr	r2, [r3, #8]
 800405e:	2a02      	cmp	r2, #2
 8004060:	d111      	bne.n	8004086 <TEST1+0x112>
 8004062:	4a24      	ldr	r2, [pc, #144]	; (80040f4 <TEST1+0x180>)
 8004064:	6812      	ldr	r2, [r2, #0]
 8004066:	2a02      	cmp	r2, #2
 8004068:	d10d      	bne.n	8004086 <TEST1+0x112>
		if(MOTOR_PWM[4] < 300){
 800406a:	4923      	ldr	r1, [pc, #140]	; (80040f8 <TEST1+0x184>)
 800406c:	690a      	ldr	r2, [r1, #16]
 800406e:	f5b2 7f96 	cmp.w	r2, #300	; 0x12c
			mode[1] = 1;
 8004072:	bfb7      	itett	lt
 8004074:	2201      	movlt	r2, #1
			MOTOR_PWM[4]--;
 8004076:	f102 32ff 	addge.w	r2, r2, #4294967295
			mode[1] = 1;
 800407a:	605a      	strlt	r2, [r3, #4]
			mode[4] = 1;
 800407c:	611a      	strlt	r2, [r3, #16]
			mode[2] = 1;
 800407e:	bfb4      	ite	lt
 8004080:	609a      	strlt	r2, [r3, #8]
			MOTOR_PWM[4]--;
 8004082:	610a      	strge	r2, [r1, #16]
 8004084:	e78e      	b.n	8003fa4 <TEST1+0x30>
	else if(mode[1] == 1 && mode[4] == 1 && mode[2] == 1 && grab_mode == 2){
 8004086:	2901      	cmp	r1, #1
 8004088:	d130      	bne.n	80040ec <TEST1+0x178>
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	2a01      	cmp	r2, #1
 800408e:	d12d      	bne.n	80040ec <TEST1+0x178>
 8004090:	689a      	ldr	r2, [r3, #8]
 8004092:	2a01      	cmp	r2, #1
 8004094:	d10e      	bne.n	80040b4 <TEST1+0x140>
 8004096:	4a17      	ldr	r2, [pc, #92]	; (80040f4 <TEST1+0x180>)
 8004098:	6811      	ldr	r1, [r2, #0]
 800409a:	2902      	cmp	r1, #2
 800409c:	d10a      	bne.n	80040b4 <TEST1+0x140>
		MOTOR_PWM[2]++;
 800409e:	4916      	ldr	r1, [pc, #88]	; (80040f8 <TEST1+0x184>)
 80040a0:	688b      	ldr	r3, [r1, #8]
 80040a2:	3301      	adds	r3, #1
		if(MOTOR_PWM[2] > 430){
 80040a4:	f5b3 7fd7 	cmp.w	r3, #430	; 0x1ae
		MOTOR_PWM[2]++;
 80040a8:	608b      	str	r3, [r1, #8]
		if(MOTOR_PWM[2] > 430){
 80040aa:	f77f af7b 	ble.w	8003fa4 <TEST1+0x30>
			grab_mode = 3;
 80040ae:	2303      	movs	r3, #3
 80040b0:	6013      	str	r3, [r2, #0]
 80040b2:	e777      	b.n	8003fa4 <TEST1+0x30>
	else if(mode[1] == 1 && mode[4] == 1 && mode[2] == 1 && grab_mode == 3){
 80040b4:	689d      	ldr	r5, [r3, #8]
 80040b6:	2d01      	cmp	r5, #1
 80040b8:	d118      	bne.n	80040ec <TEST1+0x178>
 80040ba:	4a0e      	ldr	r2, [pc, #56]	; (80040f4 <TEST1+0x180>)
 80040bc:	6812      	ldr	r2, [r2, #0]
 80040be:	2a03      	cmp	r2, #3
 80040c0:	d114      	bne.n	80040ec <TEST1+0x178>
		MOTOR_PWM[1]--;
 80040c2:	480d      	ldr	r0, [pc, #52]	; (80040f8 <TEST1+0x184>)
 80040c4:	6841      	ldr	r1, [r0, #4]
		MOTOR_PWM[4]--;
 80040c6:	6904      	ldr	r4, [r0, #16]
		MOTOR_PWM[1]--;
 80040c8:	3901      	subs	r1, #1
		MOTOR_PWM[4]--;
 80040ca:	3c01      	subs	r4, #1
		if(MOTOR_PWM[1] < 120){
 80040cc:	2977      	cmp	r1, #119	; 0x77
		MOTOR_PWM[1]--;
 80040ce:	6041      	str	r1, [r0, #4]
		MOTOR_PWM[4]--;
 80040d0:	6104      	str	r4, [r0, #16]
		if(MOTOR_PWM[1] < 120){
 80040d2:	f73f af67 	bgt.w	8003fa4 <TEST1+0x30>
			mode[1] = 0;
 80040d6:	2100      	movs	r1, #0
 80040d8:	6059      	str	r1, [r3, #4]
			mode[4] = 0;
 80040da:	6119      	str	r1, [r3, #16]
			mode[2] = 0;
 80040dc:	6099      	str	r1, [r3, #8]
			distance_flag = false;
 80040de:	4b07      	ldr	r3, [pc, #28]	; (80040fc <TEST1+0x188>)
			HAL_Delay(3000);
 80040e0:	f640 30b8 	movw	r0, #3000	; 0xbb8
			distance_flag = false;
 80040e4:	7019      	strb	r1, [r3, #0]
			HAL_Delay(3000);
 80040e6:	f7fc fa47 	bl	8000578 <HAL_Delay>
 80040ea:	e7a8      	b.n	800403e <TEST1+0xca>
 80040ec:	bd38      	pop	{r3, r4, r5, pc}
 80040ee:	bf00      	nop
 80040f0:	2000002c 	.word	0x2000002c
 80040f4:	200000d0 	.word	0x200000d0
 80040f8:	2000018c 	.word	0x2000018c
 80040fc:	200000cc 	.word	0x200000cc
 8004100:	20000040 	.word	0x20000040
 8004104:	20000340 	.word	0x20000340

08004108 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004108:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800410a:	2230      	movs	r2, #48	; 0x30
{
 800410c:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800410e:	eb0d 0002 	add.w	r0, sp, r2
 8004112:	2100      	movs	r1, #0
 8004114:	f000 fe3c 	bl	8004d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004118:	2214      	movs	r2, #20
 800411a:	2100      	movs	r1, #0
 800411c:	a807      	add	r0, sp, #28
 800411e:	f000 fe37 	bl	8004d90 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004122:	2100      	movs	r1, #0
 8004124:	2210      	movs	r2, #16
 8004126:	a803      	add	r0, sp, #12
 8004128:	f000 fe32 	bl	8004d90 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800412c:	2500      	movs	r5, #0
 800412e:	4b21      	ldr	r3, [pc, #132]	; (80041b4 <SystemClock_Config+0xac>)
 8004130:	9501      	str	r5, [sp, #4]
 8004132:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004134:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004138:	641a      	str	r2, [r3, #64]	; 0x40
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004140:	9301      	str	r3, [sp, #4]
 8004142:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004144:	4b1c      	ldr	r3, [pc, #112]	; (80041b8 <SystemClock_Config+0xb0>)
 8004146:	9502      	str	r5, [sp, #8]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004156:	9302      	str	r3, [sp, #8]
 8004158:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800415a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800415e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004160:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004164:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004166:	2308      	movs	r3, #8
 8004168:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800416a:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800416e:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004170:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004172:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004174:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004176:	2307      	movs	r3, #7
 8004178:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800417a:	960c      	str	r6, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800417c:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800417e:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004180:	f7fd faae 	bl	80016e0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004184:	230f      	movs	r3, #15
 8004186:	9307      	str	r3, [sp, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004188:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800418c:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800418e:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004194:	a807      	add	r0, sp, #28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004196:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004198:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800419a:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800419c:	f7fd fc74 	bl	8001a88 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80041a0:	23c0      	movs	r3, #192	; 0xc0
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041a2:	a803      	add	r0, sp, #12
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80041a4:	9603      	str	r6, [sp, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80041a6:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80041a8:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041aa:	f7fd fd29 	bl	8001c00 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80041ae:	b018      	add	sp, #96	; 0x60
 80041b0:	bd70      	pop	{r4, r5, r6, pc}
 80041b2:	bf00      	nop
 80041b4:	40023800 	.word	0x40023800
 80041b8:	40007000 	.word	0x40007000

080041bc <main>:
	MOTOR_PWM_MEAN[0] = 620;
 80041bc:	4b55      	ldr	r3, [pc, #340]	; (8004314 <main+0x158>)
	MOTOR_PWM[0] = 620;//-(mid)
 80041be:	4c56      	ldr	r4, [pc, #344]	; (8004318 <main+0x15c>)
{
 80041c0:	b580      	push	{r7, lr}
	MOTOR_PWM[0] = 620;//-(mid)
 80041c2:	f44f 721b 	mov.w	r2, #620	; 0x26c
	MOTOR_PWM[3] = 350;//1-mid
 80041c6:	f44f 76af 	mov.w	r6, #350	; 0x15e
	MOTOR_PWM_MEAN[1] = 400;
 80041ca:	f44f 75c8 	mov.w	r5, #400	; 0x190
	MOTOR_PWM_MEAN[2] = 250;//  (300->4cm)
 80041ce:	27fa      	movs	r7, #250	; 0xfa
	MOTOR_PWM_MEAN[0] = 620;
 80041d0:	601a      	str	r2, [r3, #0]
	MOTOR_PWM_MEAN[1] = 400;
 80041d2:	605d      	str	r5, [r3, #4]
	MOTOR_PWM_MEAN[2] = 250;//  (300->4cm)
 80041d4:	609f      	str	r7, [r3, #8]
	MOTOR_PWM_MEAN[3] = 350;
 80041d6:	60de      	str	r6, [r3, #12]
	MOTOR_PWM_MEAN[4] = 400;
 80041d8:	611d      	str	r5, [r3, #16]
	MOTOR_PWM_MAX[0] = 630;//left about 5 degree
 80041da:	4b50      	ldr	r3, [pc, #320]	; (800431c <main+0x160>)
	MOTOR_PWM[3] = 350;//1-mid
 80041dc:	60e6      	str	r6, [r4, #12]
	MOTOR_PWM[2] = 430;//-max
 80041de:	f44f 70d7 	mov.w	r0, #430	; 0x1ae
	MOTOR_PWM_MAX[2] = 430;
 80041e2:	6098      	str	r0, [r3, #8]
	MOTOR_PWM[2] = 430;//-max
 80041e4:	60a0      	str	r0, [r4, #8]
	MOTOR_PWM_MAX[1] = 530;
 80041e6:	f240 2576 	movw	r5, #630	; 0x276
 80041ea:	f240 2612 	movw	r6, #530	; 0x212
	MOTOR_PWM_MAX[3] = 590;
 80041ee:	f240 204e 	movw	r0, #590	; 0x24e
	MOTOR_PWM_MAX[1] = 530;
 80041f2:	e883 0060 	stmia.w	r3, {r5, r6}
	MOTOR_PWM_MAX[4] = 620;
 80041f6:	611a      	str	r2, [r3, #16]
	MOTOR_PWM_MAX[3] = 590;
 80041f8:	60d8      	str	r0, [r3, #12]
	MOTOR_PWM_MIN[0] = 380;//right 90 degree
 80041fa:	4b49      	ldr	r3, [pc, #292]	; (8004320 <main+0x164>)
	MOTOR_PWM[0] = 620;//-(mid)
 80041fc:	6022      	str	r2, [r4, #0]
	MOTOR_PWM[4] = 620;//2- (max)
 80041fe:	6122      	str	r2, [r4, #16]
	MOTOR_PWM_MIN[0] = 380;//right 90 degree
 8004200:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8004204:	601a      	str	r2, [r3, #0]
	MOTOR_PWM_MIN[2] = 215;
 8004206:	22d7      	movs	r2, #215	; 0xd7
 8004208:	609a      	str	r2, [r3, #8]
	MOTOR_PWM_MIN[3] = 110;
 800420a:	226e      	movs	r2, #110	; 0x6e
 800420c:	60da      	str	r2, [r3, #12]
	MOTOR_PWM[1] = 120;//3-(min)
 800420e:	2178      	movs	r1, #120	; 0x78
	MOTOR_PWM_MIN[4] = 160;
 8004210:	22a0      	movs	r2, #160	; 0xa0
	MOTOR_PWM_MIN[1] = 120;
 8004212:	6059      	str	r1, [r3, #4]
	MOTOR_PWM_MIN[4] = 160;
 8004214:	611a      	str	r2, [r3, #16]
	MOTOR_PWM[1] = 120;//3-(min)
 8004216:	6061      	str	r1, [r4, #4]
  HAL_Init();
 8004218:	f7fc f982 	bl	8000520 <HAL_Init>
  SystemClock_Config();
 800421c:	f7ff ff74 	bl	8004108 <SystemClock_Config>
  MX_GPIO_Init();
 8004220:	f7ff fcec 	bl	8003bfc <MX_GPIO_Init>
  MX_I2C1_Init();
 8004224:	f7ff fdaa 	bl	8003d7c <MX_I2C1_Init>
  MX_I2S3_Init();
 8004228:	f7ff fe00 	bl	8003e2c <MX_I2S3_Init>
  MX_SPI1_Init();
 800422c:	f000 f8a6 	bl	800437c <MX_SPI1_Init>
  MX_TIM3_Init();
 8004230:	f000 fa7c 	bl	800472c <MX_TIM3_Init>
  MX_TIM12_Init();
 8004234:	f000 fae2 	bl	80047fc <MX_TIM12_Init>
  MX_USB_HOST_Init();
 8004238:	f000 fbf4 	bl	8004a24 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 800423c:	f000 fa0a 	bl	8004654 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8004240:	f000 fb2e 	bl	80048a0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004244:	f000 fb48 	bl	80048d8 <MX_USART3_UART_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004248:	2200      	movs	r2, #0
 800424a:	4611      	mov	r1, r2
 800424c:	2007      	movs	r0, #7
 800424e:	f7fc f9b9 	bl	80005c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004252:	2007      	movs	r0, #7
 8004254:	f7fc f9ea 	bl	800062c <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004258:	2200      	movs	r2, #0
 800425a:	4611      	mov	r1, r2
 800425c:	2027      	movs	r0, #39	; 0x27
 800425e:	f7fc f9b1 	bl	80005c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004262:	2027      	movs	r0, #39	; 0x27
 8004264:	f7fc f9e2 	bl	800062c <HAL_NVIC_EnableIRQ>
  HAL_UART_Receive_IT(&huart3,&rx3_data,1);
 8004268:	2201      	movs	r2, #1
 800426a:	492e      	ldr	r1, [pc, #184]	; (8004324 <main+0x168>)
 800426c:	482e      	ldr	r0, [pc, #184]	; (8004328 <main+0x16c>)
	  if(rx3_data != 0){
 800426e:	4d2d      	ldr	r5, [pc, #180]	; (8004324 <main+0x168>)
    	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 8004270:	4e2e      	ldr	r6, [pc, #184]	; (800432c <main+0x170>)
  HAL_UART_Receive_IT(&huart3,&rx3_data,1);
 8004272:	f7fe f9f0 	bl	8002656 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8004276:	2104      	movs	r1, #4
 8004278:	482d      	ldr	r0, [pc, #180]	; (8004330 <main+0x174>)
 800427a:	f7fe f833 	bl	80022e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 800427e:	2108      	movs	r1, #8
 8004280:	482b      	ldr	r0, [pc, #172]	; (8004330 <main+0x174>)
 8004282:	f7fe f82f 	bl	80022e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 8004286:	2100      	movs	r1, #0
 8004288:	482a      	ldr	r0, [pc, #168]	; (8004334 <main+0x178>)
 800428a:	f7fe f82b 	bl	80022e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_2);
 800428e:	2104      	movs	r1, #4
 8004290:	4828      	ldr	r0, [pc, #160]	; (8004334 <main+0x178>)
 8004292:	f7fe f827 	bl	80022e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8004296:	2100      	movs	r1, #0
 8004298:	4827      	ldr	r0, [pc, #156]	; (8004338 <main+0x17c>)
 800429a:	f7fe f823 	bl	80022e4 <HAL_TIM_PWM_Start>
 800429e:	462f      	mov	r7, r5
	  if(rx3_data != 0){
 80042a0:	782a      	ldrb	r2, [r5, #0]
 80042a2:	b1a2      	cbz	r2, 80042ce <main+0x112>
		  if(rx3_data == 1){
 80042a4:	2a01      	cmp	r2, #1
 80042a6:	d105      	bne.n	80042b4 <main+0xf8>
			  HAL_UART_Transmit(&huart2, &go_left, 1, 100);
 80042a8:	4924      	ldr	r1, [pc, #144]	; (800433c <main+0x180>)
 80042aa:	2364      	movs	r3, #100	; 0x64
			  HAL_UART_Transmit(&huart2, &turn_right_stop, 1, 100);
 80042ac:	4824      	ldr	r0, [pc, #144]	; (8004340 <main+0x184>)
 80042ae:	f7fe f973 	bl	8002598 <HAL_UART_Transmit>
 80042b2:	e00a      	b.n	80042ca <main+0x10e>
		  else if(rx3_data == 2){
 80042b4:	2a02      	cmp	r2, #2
 80042b6:	d103      	bne.n	80042c0 <main+0x104>
			  HAL_UART_Transmit(&huart2, &go_right, 1, 100);
 80042b8:	2364      	movs	r3, #100	; 0x64
 80042ba:	2201      	movs	r2, #1
 80042bc:	4921      	ldr	r1, [pc, #132]	; (8004344 <main+0x188>)
 80042be:	e7f5      	b.n	80042ac <main+0xf0>
		  else if(rx3_data == 3){
 80042c0:	2a03      	cmp	r2, #3
 80042c2:	d11c      	bne.n	80042fe <main+0x142>
			  grab_mode = 1;
 80042c4:	2201      	movs	r2, #1
			  grab_mode = 2;
 80042c6:	4b20      	ldr	r3, [pc, #128]	; (8004348 <main+0x18c>)
 80042c8:	601a      	str	r2, [r3, #0]
		  rx3_data = 0;
 80042ca:	2300      	movs	r3, #0
 80042cc:	703b      	strb	r3, [r7, #0]
      if(distance_flag){
 80042ce:	4b1f      	ldr	r3, [pc, #124]	; (800434c <main+0x190>)
 80042d0:	781a      	ldrb	r2, [r3, #0]
 80042d2:	b102      	cbz	r2, 80042d6 <main+0x11a>
    	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_SET);
 80042d4:	2201      	movs	r2, #1
    	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 80042d6:	2108      	movs	r1, #8
 80042d8:	4630      	mov	r0, r6
 80042da:	f7fc fabd 	bl	8000858 <HAL_GPIO_WritePin>
	TIM3->CCR2=MOTOR_PWM[1];
 80042de:	4b1c      	ldr	r3, [pc, #112]	; (8004350 <main+0x194>)
 80042e0:	6862      	ldr	r2, [r4, #4]
 80042e2:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3=MOTOR_PWM[2];
 80042e4:	68a2      	ldr	r2, [r4, #8]
 80042e6:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM12->CCR1=MOTOR_PWM[3];
 80042e8:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80042ec:	68e2      	ldr	r2, [r4, #12]
 80042ee:	635a      	str	r2, [r3, #52]	; 0x34
	TIM12->CCR2=MOTOR_PWM[4];
 80042f0:	6922      	ldr	r2, [r4, #16]
 80042f2:	639a      	str	r2, [r3, #56]	; 0x38
	TEST1();
 80042f4:	f7ff fe3e 	bl	8003f74 <TEST1>
    MX_USB_HOST_Process();
 80042f8:	f000 fbb4 	bl	8004a64 <MX_USB_HOST_Process>
	  if(rx3_data != 0){
 80042fc:	e7d0      	b.n	80042a0 <main+0xe4>
		  else if(rx3_data == 4){
 80042fe:	2a04      	cmp	r2, #4
 8004300:	d101      	bne.n	8004306 <main+0x14a>
			  grab_mode = 2;
 8004302:	2202      	movs	r2, #2
 8004304:	e7df      	b.n	80042c6 <main+0x10a>
		  else if(rx3_data == 5){
 8004306:	3a05      	subs	r2, #5
 8004308:	2a01      	cmp	r2, #1
 800430a:	d8de      	bhi.n	80042ca <main+0x10e>
			  HAL_UART_Transmit(&huart2, &turn_right_stop, 1, 100);
 800430c:	2364      	movs	r3, #100	; 0x64
 800430e:	2201      	movs	r2, #1
 8004310:	4910      	ldr	r1, [pc, #64]	; (8004354 <main+0x198>)
 8004312:	e7cb      	b.n	80042ac <main+0xf0>
 8004314:	200001d4 	.word	0x200001d4
 8004318:	2000018c 	.word	0x2000018c
 800431c:	200001ac 	.word	0x200001ac
 8004320:	200001c0 	.word	0x200001c0
 8004324:	200000d4 	.word	0x200000d4
 8004328:	20000300 	.word	0x20000300
 800432c:	40020800 	.word	0x40020800
 8004330:	20000240 	.word	0x20000240
 8004334:	200002c0 	.word	0x200002c0
 8004338:	20000280 	.word	0x20000280
 800433c:	20000028 	.word	0x20000028
 8004340:	20000340 	.word	0x20000340
 8004344:	20000029 	.word	0x20000029
 8004348:	200000d0 	.word	0x200000d0
 800434c:	200000cc 	.word	0x200000cc
 8004350:	40000400 	.word	0x40000400
 8004354:	20000041 	.word	0x20000041

08004358 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  if(huart->Instance==USART3){
 8004358:	6802      	ldr	r2, [r0, #0]
 800435a:	4b04      	ldr	r3, [pc, #16]	; (800436c <HAL_UART_RxCpltCallback+0x14>)
 800435c:	429a      	cmp	r2, r3
 800435e:	d104      	bne.n	800436a <HAL_UART_RxCpltCallback+0x12>
	  HAL_UART_Receive_IT(&huart3,&rx3_data,1);
 8004360:	2201      	movs	r2, #1
 8004362:	4903      	ldr	r1, [pc, #12]	; (8004370 <HAL_UART_RxCpltCallback+0x18>)
 8004364:	4803      	ldr	r0, [pc, #12]	; (8004374 <HAL_UART_RxCpltCallback+0x1c>)
 8004366:	f7fe b976 	b.w	8002656 <HAL_UART_Receive_IT>
 800436a:	4770      	bx	lr
 800436c:	40004800 	.word	0x40004800
 8004370:	200000d4 	.word	0x200000d4
 8004374:	20000300 	.word	0x20000300

08004378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004378:	4770      	bx	lr
	...

0800437c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800437c:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 800437e:	480e      	ldr	r0, [pc, #56]	; (80043b8 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004380:	4b0e      	ldr	r3, [pc, #56]	; (80043bc <MX_SPI1_Init+0x40>)
 8004382:	f44f 7e82 	mov.w	lr, #260	; 0x104
 8004386:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800438a:	2300      	movs	r3, #0
 800438c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800438e:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004390:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004392:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004394:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004398:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800439a:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800439c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800439e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80043a0:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80043a2:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 80043a4:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80043a6:	f7fd fcf1 	bl	8001d8c <HAL_SPI_Init>
 80043aa:	b118      	cbz	r0, 80043b4 <MX_SPI1_Init+0x38>
  {
    Error_Handler();
  }

}
 80043ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80043b0:	f7ff bfe2 	b.w	8004378 <Error_Handler>
 80043b4:	bd08      	pop	{r3, pc}
 80043b6:	bf00      	nop
 80043b8:	200001e8 	.word	0x200001e8
 80043bc:	40013000 	.word	0x40013000

080043c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80043c0:	b510      	push	{r4, lr}
 80043c2:	4604      	mov	r4, r0
 80043c4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c6:	2214      	movs	r2, #20
 80043c8:	2100      	movs	r1, #0
 80043ca:	a803      	add	r0, sp, #12
 80043cc:	f000 fce0 	bl	8004d90 <memset>
  if(spiHandle->Instance==SPI1)
 80043d0:	6822      	ldr	r2, [r4, #0]
 80043d2:	4b13      	ldr	r3, [pc, #76]	; (8004420 <HAL_SPI_MspInit+0x60>)
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d120      	bne.n	800441a <HAL_SPI_MspInit+0x5a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043d8:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 80043dc:	2100      	movs	r1, #0
 80043de:	9101      	str	r1, [sp, #4]
 80043e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e2:	4810      	ldr	r0, [pc, #64]	; (8004424 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80043e8:	645a      	str	r2, [r3, #68]	; 0x44
 80043ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ec:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80043f0:	9201      	str	r2, [sp, #4]
 80043f2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043f4:	9102      	str	r1, [sp, #8]
 80043f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043f8:	f042 0201 	orr.w	r2, r2, #1
 80043fc:	631a      	str	r2, [r3, #48]	; 0x30
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	f003 0301 	and.w	r3, r3, #1
 8004404:	9302      	str	r3, [sp, #8]
 8004406:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8004408:	23e0      	movs	r3, #224	; 0xe0
 800440a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800440c:	2302      	movs	r3, #2
 800440e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004410:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004412:	2305      	movs	r3, #5
 8004414:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004416:	f7fc f93f 	bl	8000698 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800441a:	b008      	add	sp, #32
 800441c:	bd10      	pop	{r4, pc}
 800441e:	bf00      	nop
 8004420:	40013000 	.word	0x40013000
 8004424:	40020000 	.word	0x40020000

08004428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004428:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800442a:	4b0e      	ldr	r3, [pc, #56]	; (8004464 <HAL_MspInit+0x3c>)
 800442c:	2100      	movs	r1, #0
 800442e:	9100      	str	r1, [sp, #0]
 8004430:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004432:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004436:	645a      	str	r2, [r3, #68]	; 0x44
 8004438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800443a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800443e:	9200      	str	r2, [sp, #0]
 8004440:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004442:	9101      	str	r1, [sp, #4]
 8004444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004446:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800444a:	641a      	str	r2, [r3, #64]	; 0x40
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004452:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004454:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8004456:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004458:	f7fc f8a2 	bl	80005a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800445c:	b003      	add	sp, #12
 800445e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004462:	bf00      	nop
 8004464:	40023800 	.word	0x40023800

08004468 <NMI_Handler>:
 8004468:	4770      	bx	lr

0800446a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800446a:	e7fe      	b.n	800446a <HardFault_Handler>

0800446c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800446c:	e7fe      	b.n	800446c <MemManage_Handler>

0800446e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800446e:	e7fe      	b.n	800446e <BusFault_Handler>

08004470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004470:	e7fe      	b.n	8004470 <UsageFault_Handler>

08004472 <SVC_Handler>:
 8004472:	4770      	bx	lr

08004474 <DebugMon_Handler>:
 8004474:	4770      	bx	lr

08004476 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004476:	4770      	bx	lr

08004478 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004478:	f7fc b86c 	b.w	8000554 <HAL_IncTick>

0800447c <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800447c:	2002      	movs	r0, #2
 800447e:	f7fc b9f1 	b.w	8000864 <HAL_GPIO_EXTI_IRQHandler>
	...

08004484 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004484:	4801      	ldr	r0, [pc, #4]	; (800448c <USART3_IRQHandler+0x8>)
 8004486:	f7fe b94d 	b.w	8002724 <HAL_UART_IRQHandler>
 800448a:	bf00      	nop
 800448c:	20000300 	.word	0x20000300

08004490 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8004490:	4801      	ldr	r0, [pc, #4]	; (8004498 <OTG_FS_IRQHandler+0x8>)
 8004492:	f7fc bae9 	b.w	8000a68 <HAL_HCD_IRQHandler>
 8004496:	bf00      	nop
 8004498:	2000074c 	.word	0x2000074c

0800449c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800449c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800449e:	4b0a      	ldr	r3, [pc, #40]	; (80044c8 <_sbrk+0x2c>)
 80044a0:	6819      	ldr	r1, [r3, #0]
{
 80044a2:	4602      	mov	r2, r0
	if (heap_end == 0)
 80044a4:	b909      	cbnz	r1, 80044aa <_sbrk+0xe>
		heap_end = &end;
 80044a6:	4909      	ldr	r1, [pc, #36]	; (80044cc <_sbrk+0x30>)
 80044a8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80044aa:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80044ac:	4669      	mov	r1, sp
 80044ae:	4402      	add	r2, r0
 80044b0:	428a      	cmp	r2, r1
 80044b2:	d906      	bls.n	80044c2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80044b4:	f000 fc32 	bl	8004d1c <__errno>
 80044b8:	230c      	movs	r3, #12
 80044ba:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80044bc:	f04f 30ff 	mov.w	r0, #4294967295
 80044c0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80044c2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80044c4:	bd08      	pop	{r3, pc}
 80044c6:	bf00      	nop
 80044c8:	200000e0 	.word	0x200000e0
 80044cc:	20000a14 	.word	0x20000a14

080044d0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044d0:	4b05      	ldr	r3, [pc, #20]	; (80044e8 <SystemInit+0x18>)
 80044d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80044d6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80044da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044e2:	609a      	str	r2, [r3, #8]
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	e000ed00 	.word	0xe000ed00

080044ec <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 80044ec:	6803      	ldr	r3, [r0, #0]
 80044ee:	4a19      	ldr	r2, [pc, #100]	; (8004554 <HAL_TIM_Base_MspInit+0x68>)
 80044f0:	4293      	cmp	r3, r2
{
 80044f2:	b084      	sub	sp, #16
  if(tim_baseHandle->Instance==TIM1)
 80044f4:	d10d      	bne.n	8004512 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044f6:	2300      	movs	r3, #0
 80044f8:	9301      	str	r3, [sp, #4]
 80044fa:	4b17      	ldr	r3, [pc, #92]	; (8004558 <HAL_TIM_Base_MspInit+0x6c>)
 80044fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044fe:	f042 0201 	orr.w	r2, r2, #1
 8004502:	645a      	str	r2, [r3, #68]	; 0x44
 8004504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	9301      	str	r3, [sp, #4]
 800450c:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 800450e:	b004      	add	sp, #16
 8004510:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM3)
 8004512:	4a12      	ldr	r2, [pc, #72]	; (800455c <HAL_TIM_Base_MspInit+0x70>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d10c      	bne.n	8004532 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004518:	2300      	movs	r3, #0
 800451a:	9302      	str	r3, [sp, #8]
 800451c:	4b0e      	ldr	r3, [pc, #56]	; (8004558 <HAL_TIM_Base_MspInit+0x6c>)
 800451e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004520:	f042 0202 	orr.w	r2, r2, #2
 8004524:	641a      	str	r2, [r3, #64]	; 0x40
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	9302      	str	r3, [sp, #8]
 800452e:	9b02      	ldr	r3, [sp, #8]
 8004530:	e7ed      	b.n	800450e <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM12)
 8004532:	4a0b      	ldr	r2, [pc, #44]	; (8004560 <HAL_TIM_Base_MspInit+0x74>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d1ea      	bne.n	800450e <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004538:	2300      	movs	r3, #0
 800453a:	9303      	str	r3, [sp, #12]
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <HAL_TIM_Base_MspInit+0x6c>)
 800453e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004540:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004544:	641a      	str	r2, [r3, #64]	; 0x40
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800454c:	9303      	str	r3, [sp, #12]
 800454e:	9b03      	ldr	r3, [sp, #12]
}
 8004550:	e7dd      	b.n	800450e <HAL_TIM_Base_MspInit+0x22>
 8004552:	bf00      	nop
 8004554:	40010000 	.word	0x40010000
 8004558:	40023800 	.word	0x40023800
 800455c:	40000400 	.word	0x40000400
 8004560:	40001800 	.word	0x40001800

08004564 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004564:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004566:	2214      	movs	r2, #20
{
 8004568:	b08b      	sub	sp, #44	; 0x2c
 800456a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800456c:	2100      	movs	r1, #0
 800456e:	eb0d 0002 	add.w	r0, sp, r2
 8004572:	f000 fc0d 	bl	8004d90 <memset>
  if(timHandle->Instance==TIM1)
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	4a2f      	ldr	r2, [pc, #188]	; (8004638 <HAL_TIM_MspPostInit+0xd4>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d118      	bne.n	80045b0 <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800457e:	2300      	movs	r3, #0
 8004580:	9301      	str	r3, [sp, #4]
 8004582:	4b2e      	ldr	r3, [pc, #184]	; (800463c <HAL_TIM_MspPostInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004584:	482e      	ldr	r0, [pc, #184]	; (8004640 <HAL_TIM_MspPostInit+0xdc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004588:	f042 0201 	orr.w	r2, r2, #1
 800458c:	631a      	str	r2, [r3, #48]	; 0x30
 800458e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	9301      	str	r3, [sp, #4]
 8004596:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004598:	f44f 7380 	mov.w	r3, #256	; 0x100
 800459c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800459e:	2302      	movs	r3, #2
 80045a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80045a2:	2301      	movs	r3, #1
 80045a4:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045a8:	f7fc f876 	bl	8000698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80045ac:	b00b      	add	sp, #44	; 0x2c
 80045ae:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM3)
 80045b0:	4a24      	ldr	r2, [pc, #144]	; (8004644 <HAL_TIM_MspPostInit+0xe0>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d127      	bne.n	8004606 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045b6:	4b21      	ldr	r3, [pc, #132]	; (800463c <HAL_TIM_MspPostInit+0xd8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045b8:	4823      	ldr	r0, [pc, #140]	; (8004648 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045ba:	2500      	movs	r5, #0
 80045bc:	9502      	str	r5, [sp, #8]
 80045be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045c0:	f042 0202 	orr.w	r2, r2, #2
 80045c4:	631a      	str	r2, [r3, #48]	; 0x30
 80045c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045c8:	f002 0202 	and.w	r2, r2, #2
 80045cc:	9202      	str	r2, [sp, #8]
 80045ce:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045d0:	9503      	str	r5, [sp, #12]
 80045d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045d4:	f042 0204 	orr.w	r2, r2, #4
 80045d8:	631a      	str	r2, [r3, #48]	; 0x30
 80045da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e2:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045e4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e6:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80045e8:	2321      	movs	r3, #33	; 0x21
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ea:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 80045ec:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045ee:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f0:	f7fc f852 	bl	8000698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80045f4:	2340      	movs	r3, #64	; 0x40
 80045f6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f8:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fa:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045fc:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045fe:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004600:	a905      	add	r1, sp, #20
 8004602:	4812      	ldr	r0, [pc, #72]	; (800464c <HAL_TIM_MspPostInit+0xe8>)
 8004604:	e7d0      	b.n	80045a8 <HAL_TIM_MspPostInit+0x44>
  else if(timHandle->Instance==TIM12)
 8004606:	4a12      	ldr	r2, [pc, #72]	; (8004650 <HAL_TIM_MspPostInit+0xec>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d1cf      	bne.n	80045ac <HAL_TIM_MspPostInit+0x48>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800460c:	2300      	movs	r3, #0
 800460e:	9304      	str	r3, [sp, #16]
 8004610:	4b0a      	ldr	r3, [pc, #40]	; (800463c <HAL_TIM_MspPostInit+0xd8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004612:	480d      	ldr	r0, [pc, #52]	; (8004648 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004616:	f042 0202 	orr.w	r2, r2, #2
 800461a:	631a      	str	r2, [r3, #48]	; 0x30
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	9304      	str	r3, [sp, #16]
 8004624:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004626:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800462a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462c:	2302      	movs	r3, #2
 800462e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004630:	2309      	movs	r3, #9
 8004632:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004634:	a905      	add	r1, sp, #20
 8004636:	e7b7      	b.n	80045a8 <HAL_TIM_MspPostInit+0x44>
 8004638:	40010000 	.word	0x40010000
 800463c:	40023800 	.word	0x40023800
 8004640:	40020000 	.word	0x40020000
 8004644:	40000400 	.word	0x40000400
 8004648:	40020400 	.word	0x40020400
 800464c:	40020800 	.word	0x40020800
 8004650:	40001800 	.word	0x40001800

08004654 <MX_TIM1_Init>:
{
 8004654:	b510      	push	{r4, lr}
 8004656:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004658:	2210      	movs	r2, #16
 800465a:	2100      	movs	r1, #0
 800465c:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800465e:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004660:	f000 fb96 	bl	8004d90 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004664:	221c      	movs	r2, #28
 8004666:	4621      	mov	r1, r4
 8004668:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800466c:	9401      	str	r4, [sp, #4]
 800466e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004670:	f000 fb8e 	bl	8004d90 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004674:	2220      	movs	r2, #32
 8004676:	4621      	mov	r1, r4
 8004678:	a80e      	add	r0, sp, #56	; 0x38
 800467a:	f000 fb89 	bl	8004d90 <memset>
  htim1.Instance = TIM1;
 800467e:	4829      	ldr	r0, [pc, #164]	; (8004724 <MX_TIM1_Init+0xd0>)
  htim1.Init.Prescaler = 168-1;
 8004680:	4a29      	ldr	r2, [pc, #164]	; (8004728 <MX_TIM1_Init+0xd4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004682:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 168-1;
 8004684:	23a7      	movs	r3, #167	; 0xa7
 8004686:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 50000-1;
 800468a:	f24c 334f 	movw	r3, #49999	; 0xc34f
 800468e:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004690:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8004692:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004694:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004696:	f7fd fcad 	bl	8001ff4 <HAL_TIM_Base_Init>
 800469a:	b108      	cbz	r0, 80046a0 <MX_TIM1_Init+0x4c>
    Error_Handler();
 800469c:	f7ff fe6c 	bl	8004378 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80046a4:	a903      	add	r1, sp, #12
 80046a6:	481f      	ldr	r0, [pc, #124]	; (8004724 <MX_TIM1_Init+0xd0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046a8:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80046aa:	f7fd fd79 	bl	80021a0 <HAL_TIM_ConfigClockSource>
 80046ae:	b108      	cbz	r0, 80046b4 <MX_TIM1_Init+0x60>
    Error_Handler();
 80046b0:	f7ff fe62 	bl	8004378 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80046b4:	481b      	ldr	r0, [pc, #108]	; (8004724 <MX_TIM1_Init+0xd0>)
 80046b6:	f7fd fcb7 	bl	8002028 <HAL_TIM_PWM_Init>
 80046ba:	b108      	cbz	r0, 80046c0 <MX_TIM1_Init+0x6c>
    Error_Handler();
 80046bc:	f7ff fe5c 	bl	8004378 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046c0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80046c2:	a901      	add	r1, sp, #4
 80046c4:	4817      	ldr	r0, [pc, #92]	; (8004724 <MX_TIM1_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046c6:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046c8:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80046ca:	f7fd fe2b 	bl	8002324 <HAL_TIMEx_MasterConfigSynchronization>
 80046ce:	b108      	cbz	r0, 80046d4 <MX_TIM1_Init+0x80>
    Error_Handler();
 80046d0:	f7ff fe52 	bl	8004378 <Error_Handler>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046d4:	2400      	movs	r4, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046d6:	2360      	movs	r3, #96	; 0x60
 80046d8:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046da:	4622      	mov	r2, r4
  sConfigOC.Pulse = 15;
 80046dc:	230f      	movs	r3, #15
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046de:	a907      	add	r1, sp, #28
 80046e0:	4810      	ldr	r0, [pc, #64]	; (8004724 <MX_TIM1_Init+0xd0>)
  sConfigOC.Pulse = 15;
 80046e2:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046e4:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80046e6:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046e8:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80046ea:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046ec:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046ee:	f7fd fceb 	bl	80020c8 <HAL_TIM_PWM_ConfigChannel>
 80046f2:	b108      	cbz	r0, 80046f8 <MX_TIM1_Init+0xa4>
    Error_Handler();
 80046f4:	f7ff fe40 	bl	8004378 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046fc:	a90e      	add	r1, sp, #56	; 0x38
 80046fe:	4809      	ldr	r0, [pc, #36]	; (8004724 <MX_TIM1_Init+0xd0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004700:	940e      	str	r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004702:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004704:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 8004706:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004708:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800470a:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800470c:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800470e:	f7fd fe4b 	bl	80023a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004712:	b108      	cbz	r0, 8004718 <MX_TIM1_Init+0xc4>
    Error_Handler();
 8004714:	f7ff fe30 	bl	8004378 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8004718:	4802      	ldr	r0, [pc, #8]	; (8004724 <MX_TIM1_Init+0xd0>)
 800471a:	f7ff ff23 	bl	8004564 <HAL_TIM_MspPostInit>
}
 800471e:	b016      	add	sp, #88	; 0x58
 8004720:	bd10      	pop	{r4, pc}
 8004722:	bf00      	nop
 8004724:	20000280 	.word	0x20000280
 8004728:	40010000 	.word	0x40010000

0800472c <MX_TIM3_Init>:
{
 800472c:	b510      	push	{r4, lr}
 800472e:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004730:	2210      	movs	r2, #16
 8004732:	2100      	movs	r1, #0
 8004734:	a803      	add	r0, sp, #12
 8004736:	f000 fb2b 	bl	8004d90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800473a:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800473c:	221c      	movs	r2, #28
 800473e:	eb0d 0002 	add.w	r0, sp, r2
 8004742:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004744:	9401      	str	r4, [sp, #4]
 8004746:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004748:	f000 fb22 	bl	8004d90 <memset>
  htim3.Instance = TIM3;
 800474c:	4829      	ldr	r0, [pc, #164]	; (80047f4 <MX_TIM3_Init+0xc8>)
  htim3.Init.Prescaler = 336-1;
 800474e:	4a2a      	ldr	r2, [pc, #168]	; (80047f8 <MX_TIM3_Init+0xcc>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004750:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 336-1;
 8004752:	f240 134f 	movw	r3, #335	; 0x14f
 8004756:	e880 000c 	stmia.w	r0, {r2, r3}
  htim3.Init.Period = 10000-1;
 800475a:	f242 730f 	movw	r3, #9999	; 0x270f
 800475e:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004760:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004762:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004764:	f7fd fc46 	bl	8001ff4 <HAL_TIM_Base_Init>
 8004768:	b108      	cbz	r0, 800476e <MX_TIM3_Init+0x42>
    Error_Handler();
 800476a:	f7ff fe05 	bl	8004378 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800476e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004772:	a903      	add	r1, sp, #12
 8004774:	481f      	ldr	r0, [pc, #124]	; (80047f4 <MX_TIM3_Init+0xc8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004776:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004778:	f7fd fd12 	bl	80021a0 <HAL_TIM_ConfigClockSource>
 800477c:	b108      	cbz	r0, 8004782 <MX_TIM3_Init+0x56>
    Error_Handler();
 800477e:	f7ff fdfb 	bl	8004378 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004782:	481c      	ldr	r0, [pc, #112]	; (80047f4 <MX_TIM3_Init+0xc8>)
 8004784:	f7fd fc50 	bl	8002028 <HAL_TIM_PWM_Init>
 8004788:	b108      	cbz	r0, 800478e <MX_TIM3_Init+0x62>
    Error_Handler();
 800478a:	f7ff fdf5 	bl	8004378 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800478e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004790:	a901      	add	r1, sp, #4
 8004792:	4818      	ldr	r0, [pc, #96]	; (80047f4 <MX_TIM3_Init+0xc8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004794:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004796:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004798:	f7fd fdc4 	bl	8002324 <HAL_TIMEx_MasterConfigSynchronization>
 800479c:	b108      	cbz	r0, 80047a2 <MX_TIM3_Init+0x76>
    Error_Handler();
 800479e:	f7ff fdeb 	bl	8004378 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047a2:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047a4:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047a6:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047a8:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 620;
 80047aa:	f44f 731b 	mov.w	r3, #620	; 0x26c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047ae:	4811      	ldr	r0, [pc, #68]	; (80047f4 <MX_TIM3_Init+0xc8>)
  sConfigOC.Pulse = 620;
 80047b0:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047b2:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047b4:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047b6:	f7fd fc87 	bl	80020c8 <HAL_TIM_PWM_ConfigChannel>
 80047ba:	b108      	cbz	r0, 80047c0 <MX_TIM3_Init+0x94>
    Error_Handler();
 80047bc:	f7ff fddc 	bl	8004378 <Error_Handler>
  sConfigOC.Pulse = 120;
 80047c0:	2378      	movs	r3, #120	; 0x78
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047c2:	2204      	movs	r2, #4
 80047c4:	a907      	add	r1, sp, #28
 80047c6:	480b      	ldr	r0, [pc, #44]	; (80047f4 <MX_TIM3_Init+0xc8>)
  sConfigOC.Pulse = 120;
 80047c8:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047ca:	f7fd fc7d 	bl	80020c8 <HAL_TIM_PWM_ConfigChannel>
 80047ce:	b108      	cbz	r0, 80047d4 <MX_TIM3_Init+0xa8>
    Error_Handler();
 80047d0:	f7ff fdd2 	bl	8004378 <Error_Handler>
  sConfigOC.Pulse = 420;
 80047d4:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80047d8:	2208      	movs	r2, #8
 80047da:	a907      	add	r1, sp, #28
 80047dc:	4805      	ldr	r0, [pc, #20]	; (80047f4 <MX_TIM3_Init+0xc8>)
  sConfigOC.Pulse = 420;
 80047de:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80047e0:	f7fd fc72 	bl	80020c8 <HAL_TIM_PWM_ConfigChannel>
 80047e4:	b108      	cbz	r0, 80047ea <MX_TIM3_Init+0xbe>
    Error_Handler();
 80047e6:	f7ff fdc7 	bl	8004378 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 80047ea:	4802      	ldr	r0, [pc, #8]	; (80047f4 <MX_TIM3_Init+0xc8>)
 80047ec:	f7ff feba 	bl	8004564 <HAL_TIM_MspPostInit>
}
 80047f0:	b00e      	add	sp, #56	; 0x38
 80047f2:	bd10      	pop	{r4, pc}
 80047f4:	20000240 	.word	0x20000240
 80047f8:	40000400 	.word	0x40000400

080047fc <MX_TIM12_Init>:
{
 80047fc:	b500      	push	{lr}
 80047fe:	b08d      	sub	sp, #52	; 0x34
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004800:	2210      	movs	r2, #16
 8004802:	2100      	movs	r1, #0
 8004804:	a801      	add	r0, sp, #4
 8004806:	f000 fac3 	bl	8004d90 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800480a:	221c      	movs	r2, #28
 800480c:	2100      	movs	r1, #0
 800480e:	a805      	add	r0, sp, #20
 8004810:	f000 fabe 	bl	8004d90 <memset>
  htim12.Instance = TIM12;
 8004814:	4820      	ldr	r0, [pc, #128]	; (8004898 <MX_TIM12_Init+0x9c>)
  htim12.Init.Prescaler = 336-1;
 8004816:	4921      	ldr	r1, [pc, #132]	; (800489c <MX_TIM12_Init+0xa0>)
 8004818:	f240 134f 	movw	r3, #335	; 0x14f
 800481c:	e880 000a 	stmia.w	r0, {r1, r3}
  htim12.Init.Period = 10000-1;
 8004820:	f242 720f 	movw	r2, #9999	; 0x270f
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004824:	2300      	movs	r3, #0
 8004826:	6083      	str	r3, [r0, #8]
  htim12.Init.Period = 10000-1;
 8004828:	60c2      	str	r2, [r0, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800482a:	6103      	str	r3, [r0, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800482c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800482e:	f7fd fbe1 	bl	8001ff4 <HAL_TIM_Base_Init>
 8004832:	b108      	cbz	r0, 8004838 <MX_TIM12_Init+0x3c>
    Error_Handler();
 8004834:	f7ff fda0 	bl	8004378 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800483c:	a901      	add	r1, sp, #4
 800483e:	4816      	ldr	r0, [pc, #88]	; (8004898 <MX_TIM12_Init+0x9c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004840:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8004842:	f7fd fcad 	bl	80021a0 <HAL_TIM_ConfigClockSource>
 8004846:	b108      	cbz	r0, 800484c <MX_TIM12_Init+0x50>
    Error_Handler();
 8004848:	f7ff fd96 	bl	8004378 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800484c:	4812      	ldr	r0, [pc, #72]	; (8004898 <MX_TIM12_Init+0x9c>)
 800484e:	f7fd fbeb 	bl	8002028 <HAL_TIM_PWM_Init>
 8004852:	b108      	cbz	r0, 8004858 <MX_TIM12_Init+0x5c>
    Error_Handler();
 8004854:	f7ff fd90 	bl	8004378 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004858:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800485a:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800485c:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800485e:	a905      	add	r1, sp, #20
  sConfigOC.Pulse = 350;
 8004860:	f44f 73af 	mov.w	r3, #350	; 0x15e
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004864:	480c      	ldr	r0, [pc, #48]	; (8004898 <MX_TIM12_Init+0x9c>)
  sConfigOC.Pulse = 350;
 8004866:	9306      	str	r3, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004868:	9207      	str	r2, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800486a:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800486c:	f7fd fc2c 	bl	80020c8 <HAL_TIM_PWM_ConfigChannel>
 8004870:	b108      	cbz	r0, 8004876 <MX_TIM12_Init+0x7a>
    Error_Handler();
 8004872:	f7ff fd81 	bl	8004378 <Error_Handler>
  sConfigOC.Pulse = 620;
 8004876:	f44f 731b 	mov.w	r3, #620	; 0x26c
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800487a:	2204      	movs	r2, #4
 800487c:	a905      	add	r1, sp, #20
 800487e:	4806      	ldr	r0, [pc, #24]	; (8004898 <MX_TIM12_Init+0x9c>)
  sConfigOC.Pulse = 620;
 8004880:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004882:	f7fd fc21 	bl	80020c8 <HAL_TIM_PWM_ConfigChannel>
 8004886:	b108      	cbz	r0, 800488c <MX_TIM12_Init+0x90>
    Error_Handler();
 8004888:	f7ff fd76 	bl	8004378 <Error_Handler>
  HAL_TIM_MspPostInit(&htim12);
 800488c:	4802      	ldr	r0, [pc, #8]	; (8004898 <MX_TIM12_Init+0x9c>)
 800488e:	f7ff fe69 	bl	8004564 <HAL_TIM_MspPostInit>
}
 8004892:	b00d      	add	sp, #52	; 0x34
 8004894:	f85d fb04 	ldr.w	pc, [sp], #4
 8004898:	200002c0 	.word	0x200002c0
 800489c:	40001800 	.word	0x40001800

080048a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80048a0:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 80048a2:	480b      	ldr	r0, [pc, #44]	; (80048d0 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 9600;
 80048a4:	4b0b      	ldr	r3, [pc, #44]	; (80048d4 <MX_USART2_UART_Init+0x34>)
 80048a6:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 80048aa:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80048ae:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80048b0:	2300      	movs	r3, #0
 80048b2:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80048b4:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80048b6:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80048b8:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048ba:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80048bc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80048be:	f7fd fe3d 	bl	800253c <HAL_UART_Init>
 80048c2:	b118      	cbz	r0, 80048cc <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80048c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80048c8:	f7ff bd56 	b.w	8004378 <Error_Handler>
 80048cc:	bd08      	pop	{r3, pc}
 80048ce:	bf00      	nop
 80048d0:	20000340 	.word	0x20000340
 80048d4:	40004400 	.word	0x40004400

080048d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80048d8:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 80048da:	480b      	ldr	r0, [pc, #44]	; (8004908 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 80048dc:	4b0b      	ldr	r3, [pc, #44]	; (800490c <MX_USART3_UART_Init+0x34>)
 80048de:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80048e2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80048e6:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80048e8:	2300      	movs	r3, #0
 80048ea:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80048ec:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80048ee:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80048f0:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048f2:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80048f4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80048f6:	f7fd fe21 	bl	800253c <HAL_UART_Init>
 80048fa:	b118      	cbz	r0, 8004904 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80048fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004900:	f7ff bd3a 	b.w	8004378 <Error_Handler>
 8004904:	bd08      	pop	{r3, pc}
 8004906:	bf00      	nop
 8004908:	20000300 	.word	0x20000300
 800490c:	40004800 	.word	0x40004800

08004910 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004910:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004912:	2214      	movs	r2, #20
{
 8004914:	b08b      	sub	sp, #44	; 0x2c
 8004916:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004918:	2100      	movs	r1, #0
 800491a:	eb0d 0002 	add.w	r0, sp, r2
 800491e:	f000 fa37 	bl	8004d90 <memset>
  if(uartHandle->Instance==USART2)
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	4a30      	ldr	r2, [pc, #192]	; (80049e8 <HAL_UART_MspInit+0xd8>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d123      	bne.n	8004972 <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800492a:	4b30      	ldr	r3, [pc, #192]	; (80049ec <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800492c:	4830      	ldr	r0, [pc, #192]	; (80049f0 <HAL_UART_MspInit+0xe0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800492e:	2100      	movs	r1, #0
 8004930:	9100      	str	r1, [sp, #0]
 8004932:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004934:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004938:	641a      	str	r2, [r3, #64]	; 0x40
 800493a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800493c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004940:	9200      	str	r2, [sp, #0]
 8004942:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004944:	9101      	str	r1, [sp, #4]
 8004946:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004948:	f042 0201 	orr.w	r2, r2, #1
 800494c:	631a      	str	r2, [r3, #48]	; 0x30
 800494e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004958:	230c      	movs	r3, #12
 800495a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800495c:	2302      	movs	r3, #2
 800495e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004960:	2303      	movs	r3, #3
 8004962:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004964:	2307      	movs	r3, #7
 8004966:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004968:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800496a:	f7fb fe95 	bl	8000698 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800496e:	b00b      	add	sp, #44	; 0x2c
 8004970:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(uartHandle->Instance==USART3)
 8004972:	4a20      	ldr	r2, [pc, #128]	; (80049f4 <HAL_UART_MspInit+0xe4>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d1fa      	bne.n	800496e <HAL_UART_MspInit+0x5e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004978:	4b1c      	ldr	r3, [pc, #112]	; (80049ec <HAL_UART_MspInit+0xdc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800497a:	481f      	ldr	r0, [pc, #124]	; (80049f8 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800497c:	2400      	movs	r4, #0
 800497e:	9402      	str	r4, [sp, #8]
 8004980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004982:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004986:	641a      	str	r2, [r3, #64]	; 0x40
 8004988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800498a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800498e:	9202      	str	r2, [sp, #8]
 8004990:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004992:	9403      	str	r4, [sp, #12]
 8004994:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004996:	f042 0202 	orr.w	r2, r2, #2
 800499a:	631a      	str	r2, [r3, #48]	; 0x30
 800499c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800499e:	f002 0202 	and.w	r2, r2, #2
 80049a2:	9203      	str	r2, [sp, #12]
 80049a4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80049a6:	9404      	str	r4, [sp, #16]
 80049a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049aa:	f042 0208 	orr.w	r2, r2, #8
 80049ae:	631a      	str	r2, [r3, #48]	; 0x30
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	9304      	str	r3, [sp, #16]
 80049b8:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ba:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80049bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c0:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049c2:	2507      	movs	r5, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80049c6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c8:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049ca:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049cc:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049ce:	f7fb fe63 	bl	8000698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80049d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049d6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d8:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049da:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049dc:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80049de:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049e0:	a905      	add	r1, sp, #20
 80049e2:	4806      	ldr	r0, [pc, #24]	; (80049fc <HAL_UART_MspInit+0xec>)
 80049e4:	e7c1      	b.n	800496a <HAL_UART_MspInit+0x5a>
 80049e6:	bf00      	nop
 80049e8:	40004400 	.word	0x40004400
 80049ec:	40023800 	.word	0x40023800
 80049f0:	40020000 	.word	0x40020000
 80049f4:	40004800 	.word	0x40004800
 80049f8:	40020400 	.word	0x40020400
 80049fc:	40020c00 	.word	0x40020c00

08004a00 <USBH_UserProcess>:
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8004a00:	2904      	cmp	r1, #4
 8004a02:	d00a      	beq.n	8004a1a <USBH_UserProcess+0x1a>
 8004a04:	2905      	cmp	r1, #5
 8004a06:	d004      	beq.n	8004a12 <USBH_UserProcess+0x12>
 8004a08:	2902      	cmp	r1, #2
 8004a0a:	d105      	bne.n	8004a18 <USBH_UserProcess+0x18>
  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
  break;

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8004a0c:	4b04      	ldr	r3, [pc, #16]	; (8004a20 <USBH_UserProcess+0x20>)
 8004a0e:	7019      	strb	r1, [r3, #0]
  break;
 8004a10:	4770      	bx	lr
  Appli_state = APPLICATION_DISCONNECT;
 8004a12:	2203      	movs	r2, #3

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8004a14:	4b02      	ldr	r3, [pc, #8]	; (8004a20 <USBH_UserProcess+0x20>)
 8004a16:	701a      	strb	r2, [r3, #0]
 8004a18:	4770      	bx	lr
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	e7fa      	b.n	8004a14 <USBH_UserProcess+0x14>
 8004a1e:	bf00      	nop
 8004a20:	200000e4 	.word	0x200000e4

08004a24 <MX_USB_HOST_Init>:
{
 8004a24:	b508      	push	{r3, lr}
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8004a26:	2201      	movs	r2, #1
 8004a28:	490b      	ldr	r1, [pc, #44]	; (8004a58 <MX_USB_HOST_Init+0x34>)
 8004a2a:	480c      	ldr	r0, [pc, #48]	; (8004a5c <MX_USB_HOST_Init+0x38>)
 8004a2c:	f7fe fc5c 	bl	80032e8 <USBH_Init>
 8004a30:	b108      	cbz	r0, 8004a36 <MX_USB_HOST_Init+0x12>
    Error_Handler();
 8004a32:	f7ff fca1 	bl	8004378 <Error_Handler>
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8004a36:	490a      	ldr	r1, [pc, #40]	; (8004a60 <MX_USB_HOST_Init+0x3c>)
 8004a38:	4808      	ldr	r0, [pc, #32]	; (8004a5c <MX_USB_HOST_Init+0x38>)
 8004a3a:	f7fe fc6c 	bl	8003316 <USBH_RegisterClass>
 8004a3e:	b108      	cbz	r0, 8004a44 <MX_USB_HOST_Init+0x20>
    Error_Handler();
 8004a40:	f7ff fc9a 	bl	8004378 <Error_Handler>
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8004a44:	4805      	ldr	r0, [pc, #20]	; (8004a5c <MX_USB_HOST_Init+0x38>)
 8004a46:	f7fe fc99 	bl	800337c <USBH_Start>
 8004a4a:	b118      	cbz	r0, 8004a54 <MX_USB_HOST_Init+0x30>
}
 8004a4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004a50:	f7ff bc92 	b.w	8004378 <Error_Handler>
 8004a54:	bd08      	pop	{r3, pc}
 8004a56:	bf00      	nop
 8004a58:	08004a01 	.word	0x08004a01
 8004a5c:	20000380 	.word	0x20000380
 8004a60:	20000008 	.word	0x20000008

08004a64 <MX_USB_HOST_Process>:
  USBH_Process(&hUsbHostFS);
 8004a64:	4801      	ldr	r0, [pc, #4]	; (8004a6c <MX_USB_HOST_Process+0x8>)
 8004a66:	f7fe bc93 	b.w	8003390 <USBH_Process>
 8004a6a:	bf00      	nop
 8004a6c:	20000380 	.word	0x20000380

08004a70 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8004a70:	b530      	push	{r4, r5, lr}
 8004a72:	4604      	mov	r4, r0
 8004a74:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a76:	2214      	movs	r2, #20
 8004a78:	2100      	movs	r1, #0
 8004a7a:	a803      	add	r0, sp, #12
 8004a7c:	f000 f988 	bl	8004d90 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a86:	d135      	bne.n	8004af4 <HAL_HCD_MspInit+0x84>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a88:	4c1b      	ldr	r4, [pc, #108]	; (8004af8 <HAL_HCD_MspInit+0x88>)
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8004a8a:	481c      	ldr	r0, [pc, #112]	; (8004afc <HAL_HCD_MspInit+0x8c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a8c:	2500      	movs	r5, #0
 8004a8e:	9501      	str	r5, [sp, #4]
 8004a90:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a92:	f043 0301 	orr.w	r3, r3, #1
 8004a96:	6323      	str	r3, [r4, #48]	; 0x30
 8004a98:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	9301      	str	r3, [sp, #4]
 8004aa0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8004aa2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8004aa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004aa8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8004aaa:	f7fb fdf5 	bl	8000698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8004aae:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004ab2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004aba:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004abc:	480f      	ldr	r0, [pc, #60]	; (8004afc <HAL_HCD_MspInit+0x8c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004abe:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac0:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ac2:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac4:	f7fb fde8 	bl	8000698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004ac8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004aca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ace:	6363      	str	r3, [r4, #52]	; 0x34
 8004ad0:	9502      	str	r5, [sp, #8]
 8004ad2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ad8:	6463      	str	r3, [r4, #68]	; 0x44
 8004ada:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004adc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ae0:	9302      	str	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8004ae2:	2043      	movs	r0, #67	; 0x43
 8004ae4:	462a      	mov	r2, r5
 8004ae6:	4629      	mov	r1, r5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004ae8:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8004aea:	f7fb fd6b 	bl	80005c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8004aee:	2043      	movs	r0, #67	; 0x43
 8004af0:	f7fb fd9c 	bl	800062c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8004af4:	b009      	add	sp, #36	; 0x24
 8004af6:	bd30      	pop	{r4, r5, pc}
 8004af8:	40023800 	.word	0x40023800
 8004afc:	40020000 	.word	0x40020000

08004b00 <HAL_HCD_SOF_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_IncTimer(hhcd->pData);
 8004b00:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004b04:	f7fe bd8c 	b.w	8003620 <USBH_LL_IncTimer>

08004b08 <HAL_HCD_Connect_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_Connect(hhcd->pData);
 8004b08:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004b0c:	f7fe bd9e 	b.w	800364c <USBH_LL_Connect>

08004b10 <HAL_HCD_Disconnect_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_Disconnect(hhcd->pData);
 8004b10:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004b14:	f7fe bdae 	b.w	8003674 <USBH_LL_Disconnect>

08004b18 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8004b18:	4770      	bx	lr

08004b1a <HAL_HCD_PortEnabled_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_PortEnabled(hhcd->pData);
 8004b1a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004b1e:	f7fe bd8d 	b.w	800363c <USBH_LL_PortEnabled>

08004b22 <HAL_HCD_PortDisabled_Callback>:
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
  USBH_LL_PortDisabled(hhcd->pData);
 8004b22:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8004b26:	f7fe bd8d 	b.w	8003644 <USBH_LL_PortDisabled>
	...

08004b2c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8004b2c:	b510      	push	{r4, lr}
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8004b2e:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 8004b32:	2b01      	cmp	r3, #1
{
 8004b34:	4604      	mov	r4, r0
  if (phost->id == HOST_FS) {
 8004b36:	d11b      	bne.n	8004b70 <USBH_LL_Init+0x44>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8004b38:	480e      	ldr	r0, [pc, #56]	; (8004b74 <USBH_LL_Init+0x48>)
  phost->pData = &hhcd_USB_OTG_FS;
 8004b3a:	f8c4 03c4 	str.w	r0, [r4, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8004b3e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004b42:	6002      	str	r2, [r0, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8004b44:	2208      	movs	r2, #8
 8004b46:	6082      	str	r2, [r0, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8004b48:	60c3      	str	r3, [r0, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8004b4a:	2202      	movs	r2, #2
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004b4c:	2300      	movs	r3, #0
  hhcd_USB_OTG_FS.pData = phost;
 8004b4e:	f8c0 42c0 	str.w	r4, [r0, #704]	; 0x2c0
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004b52:	6103      	str	r3, [r0, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8004b54:	6182      	str	r2, [r0, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004b56:	61c3      	str	r3, [r0, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8004b58:	f7fb feda 	bl	8000910 <HAL_HCD_Init>
 8004b5c:	b108      	cbz	r0, 8004b62 <USBH_LL_Init+0x36>
  {
    Error_Handler( );
 8004b5e:	f7ff fc0b 	bl	8004378 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8004b62:	4804      	ldr	r0, [pc, #16]	; (8004b74 <USBH_LL_Init+0x48>)
 8004b64:	f7fc fad2 	bl	800110c <HAL_HCD_GetCurrentFrame>
 8004b68:	4601      	mov	r1, r0
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f7fe fd55 	bl	800361a <USBH_LL_SetTimer>
  }
  return USBH_OK;
}
 8004b70:	2000      	movs	r0, #0
 8004b72:	bd10      	pop	{r4, pc}
 8004b74:	2000074c 	.word	0x2000074c

08004b78 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8004b78:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_Start(phost->pData);
 8004b7a:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004b7e:	f7fc fa8f 	bl	80010a0 <HAL_HCD_Start>
 8004b82:	2803      	cmp	r0, #3
 8004b84:	bf9a      	itte	ls
 8004b86:	4b02      	ldrls	r3, [pc, #8]	; (8004b90 <USBH_LL_Start+0x18>)
 8004b88:	5c18      	ldrbls	r0, [r3, r0]
 8004b8a:	2002      	movhi	r0, #2

  usb_status = USBH_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8004b8c:	bd08      	pop	{r3, pc}
 8004b8e:	bf00      	nop
 8004b90:	08004f53 	.word	0x08004f53

08004b94 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8004b94:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_Stop(phost->pData);
 8004b96:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004b9a:	f7fc fa97 	bl	80010cc <HAL_HCD_Stop>
 8004b9e:	2803      	cmp	r0, #3
 8004ba0:	bf9a      	itte	ls
 8004ba2:	4b02      	ldrls	r3, [pc, #8]	; (8004bac <USBH_LL_Stop+0x18>)
 8004ba4:	5c18      	ldrbls	r0, [r3, r0]
 8004ba6:	2002      	movhi	r0, #2

  usb_status = USBH_Get_USB_Status(hal_status);
 
  return usb_status;
}
 8004ba8:	bd08      	pop	{r3, pc}
 8004baa:	bf00      	nop
 8004bac:	08004f53 	.word	0x08004f53

08004bb0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8004bb0:	b508      	push	{r3, lr}
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8004bb2:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004bb6:	f7fc faac 	bl	8001112 <HAL_HCD_GetCurrentSpeed>
 8004bba:	2802      	cmp	r0, #2
 8004bbc:	bf9a      	itte	ls
 8004bbe:	4b02      	ldrls	r3, [pc, #8]	; (8004bc8 <USBH_LL_GetSpeed+0x18>)
 8004bc0:	5c18      	ldrbls	r0, [r3, r0]
 8004bc2:	2001      	movhi	r0, #1
  default:
   speed = USBH_SPEED_FULL;
    break;
  }
  return  speed;
}
 8004bc4:	bd08      	pop	{r3, pc}
 8004bc6:	bf00      	nop
 8004bc8:	08004f50 	.word	0x08004f50

08004bcc <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8004bcc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8004bce:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004bd2:	f7fc fa8d 	bl	80010f0 <HAL_HCD_ResetPort>
 8004bd6:	2803      	cmp	r0, #3
 8004bd8:	bf9a      	itte	ls
 8004bda:	4b02      	ldrls	r3, [pc, #8]	; (8004be4 <USBH_LL_ResetPort+0x18>)
 8004bdc:	5c18      	ldrbls	r0, [r3, r0]
 8004bde:	2002      	movhi	r0, #2
  
  usb_status = USBH_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8004be0:	bd08      	pop	{r3, pc}
 8004be2:	bf00      	nop
 8004be4:	08004f53 	.word	0x08004f53

08004be8 <USBH_LL_GetLastXferSize>:
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8004be8:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004bec:	f7fc ba89 	b.w	8001102 <HAL_HCD_HC_GetXferCount>

08004bf0 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8004bf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8004bf2:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8004bf6:	9402      	str	r4, [sp, #8]
 8004bf8:	f89d 401c 	ldrb.w	r4, [sp, #28]
 8004bfc:	9401      	str	r4, [sp, #4]
 8004bfe:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8004c02:	9400      	str	r4, [sp, #0]
 8004c04:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004c08:	f7fb fe38 	bl	800087c <HAL_HCD_HC_Init>
 8004c0c:	2803      	cmp	r0, #3
 8004c0e:	bf9a      	itte	ls
 8004c10:	4b02      	ldrls	r3, [pc, #8]	; (8004c1c <USBH_LL_OpenPipe+0x2c>)
 8004c12:	5c18      	ldrbls	r0, [r3, r0]
 8004c14:	2002      	movhi	r0, #2
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8004c16:	b004      	add	sp, #16
 8004c18:	bd10      	pop	{r4, pc}
 8004c1a:	bf00      	nop
 8004c1c:	08004f53 	.word	0x08004f53

08004c20 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004c20:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8004c22:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004c26:	f7fb fe61 	bl	80008ec <HAL_HCD_HC_Halt>
 8004c2a:	2803      	cmp	r0, #3
 8004c2c:	bf9a      	itte	ls
 8004c2e:	4b02      	ldrls	r3, [pc, #8]	; (8004c38 <USBH_LL_ClosePipe+0x18>)
 8004c30:	5c18      	ldrbls	r0, [r3, r0]
 8004c32:	2002      	movhi	r0, #2

  usb_status = USBH_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8004c34:	bd08      	pop	{r3, pc}
 8004c36:	bf00      	nop
 8004c38:	08004f53 	.word	0x08004f53

08004c3c <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8004c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBH_StatusTypeDef usb_status = USBH_OK;

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8004c3e:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 8004c42:	9403      	str	r4, [sp, #12]
 8004c44:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8004c48:	9402      	str	r4, [sp, #8]
 8004c4a:	9c07      	ldr	r4, [sp, #28]
 8004c4c:	9401      	str	r4, [sp, #4]
 8004c4e:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8004c52:	9400      	str	r4, [sp, #0]
 8004c54:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004c58:	f7fb fea4 	bl	80009a4 <HAL_HCD_HC_SubmitRequest>
 8004c5c:	2803      	cmp	r0, #3
 8004c5e:	bf9a      	itte	ls
 8004c60:	4b02      	ldrls	r3, [pc, #8]	; (8004c6c <USBH_LL_SubmitURB+0x30>)
 8004c62:	5c18      	ldrbls	r0, [r3, r0]
 8004c64:	2002      	movhi	r0, #2
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8004c66:	b004      	add	sp, #16
 8004c68:	bd10      	pop	{r4, pc}
 8004c6a:	bf00      	nop
 8004c6c:	08004f53 	.word	0x08004f53

08004c70 <USBH_LL_GetURBState>:
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8004c70:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8004c74:	f7fc ba3f 	b.w	80010f6 <HAL_HCD_HC_GetURBState>

08004c78 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8004c78:	b508      	push	{r3, lr}
  if (phost->id == HOST_FS) {
 8004c7a:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d102      	bne.n	8004c88 <USBH_LL_DriverVBUS+0x10>
    MX_DriverVbusFS(state);
 8004c82:	4608      	mov	r0, r1
 8004c84:	f000 f816 	bl	8004cb4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8004c88:	20c8      	movs	r0, #200	; 0xc8
 8004c8a:	f7fb fc75 	bl	8000578 <HAL_Delay>
  return USBH_OK;
}
 8004c8e:	2000      	movs	r0, #0
 8004c90:	bd08      	pop	{r3, pc}

08004c92 <USBH_LL_SetToggle>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8004c92:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 8004c96:	2328      	movs	r3, #40	; 0x28
 8004c98:	fb03 0101 	mla	r1, r3, r1, r0
 8004c9c:	f891 303b 	ldrb.w	r3, [r1, #59]	; 0x3b
 8004ca0:	b11b      	cbz	r3, 8004caa <USBH_LL_SetToggle+0x18>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8004ca2:	f881 2050 	strb.w	r2, [r1, #80]	; 0x50
  {
    pHandle->hc[pipe].toggle_out = toggle;
  }

  return USBH_OK;
}
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	4770      	bx	lr
    pHandle->hc[pipe].toggle_out = toggle;
 8004caa:	f881 2051 	strb.w	r2, [r1, #81]	; 0x51
 8004cae:	e7fa      	b.n	8004ca6 <USBH_LL_SetToggle+0x14>

08004cb0 <USBH_Delay>:
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 8004cb0:	f7fb bc62 	b.w	8000578 <HAL_Delay>

08004cb4 <MX_DriverVbusFS>:
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8004cb4:	fab0 f280 	clz	r2, r0
 8004cb8:	0952      	lsrs	r2, r2, #5
 8004cba:	2101      	movs	r1, #1
 8004cbc:	4801      	ldr	r0, [pc, #4]	; (8004cc4 <MX_DriverVbusFS+0x10>)
 8004cbe:	f7fb bdcb 	b.w	8000858 <HAL_GPIO_WritePin>
 8004cc2:	bf00      	nop
 8004cc4:	40020800 	.word	0x40020800

08004cc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004cc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004ccc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004cce:	e003      	b.n	8004cd8 <LoopCopyDataInit>

08004cd0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004cd0:	4b0c      	ldr	r3, [pc, #48]	; (8004d04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004cd2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004cd4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004cd6:	3104      	adds	r1, #4

08004cd8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004cd8:	480b      	ldr	r0, [pc, #44]	; (8004d08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004cda:	4b0c      	ldr	r3, [pc, #48]	; (8004d0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004cdc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004cde:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004ce0:	d3f6      	bcc.n	8004cd0 <CopyDataInit>
  ldr  r2, =_sbss
 8004ce2:	4a0b      	ldr	r2, [pc, #44]	; (8004d10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004ce4:	e002      	b.n	8004cec <LoopFillZerobss>

08004ce6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004ce6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004ce8:	f842 3b04 	str.w	r3, [r2], #4

08004cec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004cec:	4b09      	ldr	r3, [pc, #36]	; (8004d14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004cee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004cf0:	d3f9      	bcc.n	8004ce6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004cf2:	f7ff fbed 	bl	80044d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004cf6:	f000 f817 	bl	8004d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cfa:	f7ff fa5f 	bl	80041bc <main>
  bx  lr    
 8004cfe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004d00:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004d04:	08004f68 	.word	0x08004f68
  ldr  r0, =_sdata
 8004d08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004d0c:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 8004d10:	200000ac 	.word	0x200000ac
  ldr  r3, = _ebss
 8004d14:	20000a14 	.word	0x20000a14

08004d18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d18:	e7fe      	b.n	8004d18 <ADC_IRQHandler>
	...

08004d1c <__errno>:
 8004d1c:	4b01      	ldr	r3, [pc, #4]	; (8004d24 <__errno+0x8>)
 8004d1e:	6818      	ldr	r0, [r3, #0]
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	20000048 	.word	0x20000048

08004d28 <__libc_init_array>:
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	4e0d      	ldr	r6, [pc, #52]	; (8004d60 <__libc_init_array+0x38>)
 8004d2c:	4c0d      	ldr	r4, [pc, #52]	; (8004d64 <__libc_init_array+0x3c>)
 8004d2e:	1ba4      	subs	r4, r4, r6
 8004d30:	10a4      	asrs	r4, r4, #2
 8004d32:	2500      	movs	r5, #0
 8004d34:	42a5      	cmp	r5, r4
 8004d36:	d109      	bne.n	8004d4c <__libc_init_array+0x24>
 8004d38:	4e0b      	ldr	r6, [pc, #44]	; (8004d68 <__libc_init_array+0x40>)
 8004d3a:	4c0c      	ldr	r4, [pc, #48]	; (8004d6c <__libc_init_array+0x44>)
 8004d3c:	f000 f8ee 	bl	8004f1c <_init>
 8004d40:	1ba4      	subs	r4, r4, r6
 8004d42:	10a4      	asrs	r4, r4, #2
 8004d44:	2500      	movs	r5, #0
 8004d46:	42a5      	cmp	r5, r4
 8004d48:	d105      	bne.n	8004d56 <__libc_init_array+0x2e>
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}
 8004d4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d50:	4798      	blx	r3
 8004d52:	3501      	adds	r5, #1
 8004d54:	e7ee      	b.n	8004d34 <__libc_init_array+0xc>
 8004d56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d5a:	4798      	blx	r3
 8004d5c:	3501      	adds	r5, #1
 8004d5e:	e7f2      	b.n	8004d46 <__libc_init_array+0x1e>
 8004d60:	08004f60 	.word	0x08004f60
 8004d64:	08004f60 	.word	0x08004f60
 8004d68:	08004f60 	.word	0x08004f60
 8004d6c:	08004f64 	.word	0x08004f64

08004d70 <malloc>:
 8004d70:	4b02      	ldr	r3, [pc, #8]	; (8004d7c <malloc+0xc>)
 8004d72:	4601      	mov	r1, r0
 8004d74:	6818      	ldr	r0, [r3, #0]
 8004d76:	f000 b861 	b.w	8004e3c <_malloc_r>
 8004d7a:	bf00      	nop
 8004d7c:	20000048 	.word	0x20000048

08004d80 <free>:
 8004d80:	4b02      	ldr	r3, [pc, #8]	; (8004d8c <free+0xc>)
 8004d82:	4601      	mov	r1, r0
 8004d84:	6818      	ldr	r0, [r3, #0]
 8004d86:	f000 b80b 	b.w	8004da0 <_free_r>
 8004d8a:	bf00      	nop
 8004d8c:	20000048 	.word	0x20000048

08004d90 <memset>:
 8004d90:	4402      	add	r2, r0
 8004d92:	4603      	mov	r3, r0
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d100      	bne.n	8004d9a <memset+0xa>
 8004d98:	4770      	bx	lr
 8004d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d9e:	e7f9      	b.n	8004d94 <memset+0x4>

08004da0 <_free_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	4605      	mov	r5, r0
 8004da4:	2900      	cmp	r1, #0
 8004da6:	d045      	beq.n	8004e34 <_free_r+0x94>
 8004da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dac:	1f0c      	subs	r4, r1, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	bfb8      	it	lt
 8004db2:	18e4      	addlt	r4, r4, r3
 8004db4:	f000 f8b0 	bl	8004f18 <__malloc_lock>
 8004db8:	4a1f      	ldr	r2, [pc, #124]	; (8004e38 <_free_r+0x98>)
 8004dba:	6813      	ldr	r3, [r2, #0]
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	b933      	cbnz	r3, 8004dce <_free_r+0x2e>
 8004dc0:	6063      	str	r3, [r4, #4]
 8004dc2:	6014      	str	r4, [r2, #0]
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dca:	f000 b8a6 	b.w	8004f1a <__malloc_unlock>
 8004dce:	42a3      	cmp	r3, r4
 8004dd0:	d90c      	bls.n	8004dec <_free_r+0x4c>
 8004dd2:	6821      	ldr	r1, [r4, #0]
 8004dd4:	1862      	adds	r2, r4, r1
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	bf04      	itt	eq
 8004dda:	681a      	ldreq	r2, [r3, #0]
 8004ddc:	685b      	ldreq	r3, [r3, #4]
 8004dde:	6063      	str	r3, [r4, #4]
 8004de0:	bf04      	itt	eq
 8004de2:	1852      	addeq	r2, r2, r1
 8004de4:	6022      	streq	r2, [r4, #0]
 8004de6:	6004      	str	r4, [r0, #0]
 8004de8:	e7ec      	b.n	8004dc4 <_free_r+0x24>
 8004dea:	4613      	mov	r3, r2
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	b10a      	cbz	r2, 8004df4 <_free_r+0x54>
 8004df0:	42a2      	cmp	r2, r4
 8004df2:	d9fa      	bls.n	8004dea <_free_r+0x4a>
 8004df4:	6819      	ldr	r1, [r3, #0]
 8004df6:	1858      	adds	r0, r3, r1
 8004df8:	42a0      	cmp	r0, r4
 8004dfa:	d10b      	bne.n	8004e14 <_free_r+0x74>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	4401      	add	r1, r0
 8004e00:	1858      	adds	r0, r3, r1
 8004e02:	4282      	cmp	r2, r0
 8004e04:	6019      	str	r1, [r3, #0]
 8004e06:	d1dd      	bne.n	8004dc4 <_free_r+0x24>
 8004e08:	6810      	ldr	r0, [r2, #0]
 8004e0a:	6852      	ldr	r2, [r2, #4]
 8004e0c:	605a      	str	r2, [r3, #4]
 8004e0e:	4401      	add	r1, r0
 8004e10:	6019      	str	r1, [r3, #0]
 8004e12:	e7d7      	b.n	8004dc4 <_free_r+0x24>
 8004e14:	d902      	bls.n	8004e1c <_free_r+0x7c>
 8004e16:	230c      	movs	r3, #12
 8004e18:	602b      	str	r3, [r5, #0]
 8004e1a:	e7d3      	b.n	8004dc4 <_free_r+0x24>
 8004e1c:	6820      	ldr	r0, [r4, #0]
 8004e1e:	1821      	adds	r1, r4, r0
 8004e20:	428a      	cmp	r2, r1
 8004e22:	bf04      	itt	eq
 8004e24:	6811      	ldreq	r1, [r2, #0]
 8004e26:	6852      	ldreq	r2, [r2, #4]
 8004e28:	6062      	str	r2, [r4, #4]
 8004e2a:	bf04      	itt	eq
 8004e2c:	1809      	addeq	r1, r1, r0
 8004e2e:	6021      	streq	r1, [r4, #0]
 8004e30:	605c      	str	r4, [r3, #4]
 8004e32:	e7c7      	b.n	8004dc4 <_free_r+0x24>
 8004e34:	bd38      	pop	{r3, r4, r5, pc}
 8004e36:	bf00      	nop
 8004e38:	200000e8 	.word	0x200000e8

08004e3c <_malloc_r>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	1ccd      	adds	r5, r1, #3
 8004e40:	f025 0503 	bic.w	r5, r5, #3
 8004e44:	3508      	adds	r5, #8
 8004e46:	2d0c      	cmp	r5, #12
 8004e48:	bf38      	it	cc
 8004e4a:	250c      	movcc	r5, #12
 8004e4c:	2d00      	cmp	r5, #0
 8004e4e:	4606      	mov	r6, r0
 8004e50:	db01      	blt.n	8004e56 <_malloc_r+0x1a>
 8004e52:	42a9      	cmp	r1, r5
 8004e54:	d903      	bls.n	8004e5e <_malloc_r+0x22>
 8004e56:	230c      	movs	r3, #12
 8004e58:	6033      	str	r3, [r6, #0]
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	bd70      	pop	{r4, r5, r6, pc}
 8004e5e:	f000 f85b 	bl	8004f18 <__malloc_lock>
 8004e62:	4a23      	ldr	r2, [pc, #140]	; (8004ef0 <_malloc_r+0xb4>)
 8004e64:	6814      	ldr	r4, [r2, #0]
 8004e66:	4621      	mov	r1, r4
 8004e68:	b991      	cbnz	r1, 8004e90 <_malloc_r+0x54>
 8004e6a:	4c22      	ldr	r4, [pc, #136]	; (8004ef4 <_malloc_r+0xb8>)
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	b91b      	cbnz	r3, 8004e78 <_malloc_r+0x3c>
 8004e70:	4630      	mov	r0, r6
 8004e72:	f000 f841 	bl	8004ef8 <_sbrk_r>
 8004e76:	6020      	str	r0, [r4, #0]
 8004e78:	4629      	mov	r1, r5
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	f000 f83c 	bl	8004ef8 <_sbrk_r>
 8004e80:	1c43      	adds	r3, r0, #1
 8004e82:	d126      	bne.n	8004ed2 <_malloc_r+0x96>
 8004e84:	230c      	movs	r3, #12
 8004e86:	6033      	str	r3, [r6, #0]
 8004e88:	4630      	mov	r0, r6
 8004e8a:	f000 f846 	bl	8004f1a <__malloc_unlock>
 8004e8e:	e7e4      	b.n	8004e5a <_malloc_r+0x1e>
 8004e90:	680b      	ldr	r3, [r1, #0]
 8004e92:	1b5b      	subs	r3, r3, r5
 8004e94:	d41a      	bmi.n	8004ecc <_malloc_r+0x90>
 8004e96:	2b0b      	cmp	r3, #11
 8004e98:	d90f      	bls.n	8004eba <_malloc_r+0x7e>
 8004e9a:	600b      	str	r3, [r1, #0]
 8004e9c:	50cd      	str	r5, [r1, r3]
 8004e9e:	18cc      	adds	r4, r1, r3
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	f000 f83a 	bl	8004f1a <__malloc_unlock>
 8004ea6:	f104 000b 	add.w	r0, r4, #11
 8004eaa:	1d23      	adds	r3, r4, #4
 8004eac:	f020 0007 	bic.w	r0, r0, #7
 8004eb0:	1ac3      	subs	r3, r0, r3
 8004eb2:	d01b      	beq.n	8004eec <_malloc_r+0xb0>
 8004eb4:	425a      	negs	r2, r3
 8004eb6:	50e2      	str	r2, [r4, r3]
 8004eb8:	bd70      	pop	{r4, r5, r6, pc}
 8004eba:	428c      	cmp	r4, r1
 8004ebc:	bf0d      	iteet	eq
 8004ebe:	6863      	ldreq	r3, [r4, #4]
 8004ec0:	684b      	ldrne	r3, [r1, #4]
 8004ec2:	6063      	strne	r3, [r4, #4]
 8004ec4:	6013      	streq	r3, [r2, #0]
 8004ec6:	bf18      	it	ne
 8004ec8:	460c      	movne	r4, r1
 8004eca:	e7e9      	b.n	8004ea0 <_malloc_r+0x64>
 8004ecc:	460c      	mov	r4, r1
 8004ece:	6849      	ldr	r1, [r1, #4]
 8004ed0:	e7ca      	b.n	8004e68 <_malloc_r+0x2c>
 8004ed2:	1cc4      	adds	r4, r0, #3
 8004ed4:	f024 0403 	bic.w	r4, r4, #3
 8004ed8:	42a0      	cmp	r0, r4
 8004eda:	d005      	beq.n	8004ee8 <_malloc_r+0xac>
 8004edc:	1a21      	subs	r1, r4, r0
 8004ede:	4630      	mov	r0, r6
 8004ee0:	f000 f80a 	bl	8004ef8 <_sbrk_r>
 8004ee4:	3001      	adds	r0, #1
 8004ee6:	d0cd      	beq.n	8004e84 <_malloc_r+0x48>
 8004ee8:	6025      	str	r5, [r4, #0]
 8004eea:	e7d9      	b.n	8004ea0 <_malloc_r+0x64>
 8004eec:	bd70      	pop	{r4, r5, r6, pc}
 8004eee:	bf00      	nop
 8004ef0:	200000e8 	.word	0x200000e8
 8004ef4:	200000ec 	.word	0x200000ec

08004ef8 <_sbrk_r>:
 8004ef8:	b538      	push	{r3, r4, r5, lr}
 8004efa:	4c06      	ldr	r4, [pc, #24]	; (8004f14 <_sbrk_r+0x1c>)
 8004efc:	2300      	movs	r3, #0
 8004efe:	4605      	mov	r5, r0
 8004f00:	4608      	mov	r0, r1
 8004f02:	6023      	str	r3, [r4, #0]
 8004f04:	f7ff faca 	bl	800449c <_sbrk>
 8004f08:	1c43      	adds	r3, r0, #1
 8004f0a:	d102      	bne.n	8004f12 <_sbrk_r+0x1a>
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	b103      	cbz	r3, 8004f12 <_sbrk_r+0x1a>
 8004f10:	602b      	str	r3, [r5, #0]
 8004f12:	bd38      	pop	{r3, r4, r5, pc}
 8004f14:	20000a10 	.word	0x20000a10

08004f18 <__malloc_lock>:
 8004f18:	4770      	bx	lr

08004f1a <__malloc_unlock>:
 8004f1a:	4770      	bx	lr

08004f1c <_init>:
 8004f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1e:	bf00      	nop
 8004f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f22:	bc08      	pop	{r3}
 8004f24:	469e      	mov	lr, r3
 8004f26:	4770      	bx	lr

08004f28 <_fini>:
 8004f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2a:	bf00      	nop
 8004f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f2e:	bc08      	pop	{r3}
 8004f30:	469e      	mov	lr, r3
 8004f32:	4770      	bx	lr
