diff --git a/arch/arm/mach-meson6/pm.c b/arch/arm/mach-meson6/pm.c
index 6536e72..1eba574 100755
--- a/arch/arm/mach-meson6/pm.c
+++ b/arch/arm/mach-meson6/pm.c
@@ -523,9 +523,9 @@ void early_pll_switch(int flag)//for MX only
                 {
                     do{
 	                    aml_write_reg32(P_HHI_VID_PLL_CNTL,1<<29);
-				        aml_write_reg32(P_HHI_VID_PLL_CNTL2,early_pll_settings[i][1]);
-				        aml_write_reg32(P_HHI_VID_PLL_CNTL3,early_pll_settings[i][2]);
-				        aml_write_reg32(P_HHI_VID_PLL_CNTL4,early_pll_settings[i][3]);
+				        aml_write_reg32(P_HHI_VID_PLL_CNTL2,0x814d3928);//early_pll_settings[i][1]);
+				        aml_write_reg32(P_HHI_VID_PLL_CNTL3,0x6b425012);//early_pll_settings[i][2]);
+				        aml_write_reg32(P_HHI_VID_PLL_CNTL4,0x110);//early_pll_settings[i][3]);
 
                         aml_write_reg32(P_HHI_VID_PLL_CNTL,(early_pll_settings[i][0] & ~(1<<30))|1<<29);
                         aml_write_reg32(P_HHI_VID_PLL_CNTL,early_pll_settings[i][0] & ~(3<<30));
@@ -536,9 +536,9 @@ void early_pll_switch(int flag)//for MX only
                 {
                     do{
                         aml_write_reg32(P_HHI_VIID_PLL_CNTL,1<<29);
-                        aml_write_reg32(P_HHI_VIID_PLL_CNTL2,early_pll_settings[i][1]);
-                        aml_write_reg32(P_HHI_VIID_PLL_CNTL3,early_pll_settings[i][2]);
-                        aml_write_reg32(P_HHI_VIID_PLL_CNTL4,early_pll_settings[i][3]);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL2,0x814d3928);//early_pll_settings[i][1]);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL3,0x6b425012);//early_pll_settings[i][2]);
+                        aml_write_reg32(P_HHI_VIID_PLL_CNTL4,0x110);//early_pll_settings[i][3]);
 
                         aml_write_reg32(P_HHI_VIID_PLL_CNTL,(early_pll_settings[i][0] & ~(1<<30))|1<<29);
                         aml_write_reg32(P_HHI_VIID_PLL_CNTL,early_pll_settings[i][0] & ~(3<<30));
