// Seed: 1474889188
module module_0;
  tri  id_1 = 1'b0;
  wire id_2;
  wire id_3;
endmodule
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output wor  module_1
);
  module_0 modCall_1 ();
  wire id_4;
  assign id_0 = id_1;
  id_5(
      .id_0(id_1), .id_1(~id_1), .id_2(id_4), .id_3({1, 1})
  );
endmodule
module module_2 (
    output uwire id_0,
    output wor id_1,
    output wire id_2,
    output wire id_3,
    output tri1 id_4,
    output tri1 id_5,
    output tri1 id_6,
    output tri id_7,
    input wand id_8,
    output uwire id_9,
    output wire id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input wand id_19,
    output uwire id_20,
    input tri1 id_21,
    input wire id_22,
    input supply1 id_23,
    input tri id_24,
    output supply0 id_25,
    input tri0 id_26,
    input tri1 id_27,
    output supply1 id_28,
    output wire id_29,
    input wand id_30,
    input tri id_31
);
  assign id_12 = id_8;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  assign id_5 = id_22 ? 1 : 1;
  wire id_33;
endmodule
