$date
	Sun Jun 01 01:53:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4_1_tb $end
$var wire 1 ! Y $end
$var reg 4 " I [3:0] $end
$var reg 2 # s [1:0] $end
$scope module uut $end
$var wire 4 $ I [3:0] $end
$var wire 1 ! Y $end
$var wire 2 % s [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b0 #
b1 "
1!
$end
#10
b1 #
b1 %
b10 "
b10 $
#20
b10 #
b10 %
b100 "
b100 $
#30
b11 #
b11 %
b1000 "
b1000 $
#40
