   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"mss_comblk.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.complete_request,"ax",%progbits
  19              		.align	1
  20              		.thumb
  21              		.thumb_func
  23              	complete_request:
  24              	.LFB70:
  25              		.file 1 "../src/drivers/mss_sys_services/mss_comblk.c"
   1:../src/drivers/mss_sys_services/mss_comblk.c **** /*******************************************************************************
   2:../src/drivers/mss_sys_services/mss_comblk.c ****  * (c) Copyright 2012-2016 Microsemi SoC Products Group.  All rights reserved.
   3:../src/drivers/mss_sys_services/mss_comblk.c ****  *
   4:../src/drivers/mss_sys_services/mss_comblk.c ****  * SmartFusion2 COMBLK access functions.
   5:../src/drivers/mss_sys_services/mss_comblk.c ****  *
   6:../src/drivers/mss_sys_services/mss_comblk.c ****  * SVN $Revision: 8345 $
   7:../src/drivers/mss_sys_services/mss_comblk.c ****  * SVN $Date: 2016-03-23 11:53:04 +0530 (Wed, 23 Mar 2016) $
   8:../src/drivers/mss_sys_services/mss_comblk.c ****  */
   9:../src/drivers/mss_sys_services/mss_comblk.c **** 
  10:../src/drivers/mss_sys_services/mss_comblk.c **** #include "mss_comblk.h"
  11:../src/drivers/mss_sys_services/mss_comblk.c **** #include "../../CMSIS/mss_assert.h"
  12:../src/drivers/mss_sys_services/mss_comblk.c **** 
  13:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
  14:../src/drivers/mss_sys_services/mss_comblk.c ****  *
  15:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  16:../src/drivers/mss_sys_services/mss_comblk.c **** /*------------------------------------------------------------------------------
  17:../src/drivers/mss_sys_services/mss_comblk.c ****  * Control register bit masks.
  18:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  19:../src/drivers/mss_sys_services/mss_comblk.c **** #define CR_FLUSHOUT_MASK    0x01u
  20:../src/drivers/mss_sys_services/mss_comblk.c **** #define CR_FLUSHIN_MASK     0x02u
  21:../src/drivers/mss_sys_services/mss_comblk.c **** #define CR_SIZETX_MASK      0x04u
  22:../src/drivers/mss_sys_services/mss_comblk.c **** #define CR_ENABLE_MASK      0x10u
  23:../src/drivers/mss_sys_services/mss_comblk.c **** #define CR_LOOPBACK_MASK    0x20u
  24:../src/drivers/mss_sys_services/mss_comblk.c **** 
  25:../src/drivers/mss_sys_services/mss_comblk.c **** /*------------------------------------------------------------------------------
  26:../src/drivers/mss_sys_services/mss_comblk.c ****  * Status and interrupt enable registers bit masks.
  27:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  28:../src/drivers/mss_sys_services/mss_comblk.c **** #define TXTOKAY_MASK        0x01u
  29:../src/drivers/mss_sys_services/mss_comblk.c **** #define RCVOKAY_MASK        0x02u
  30:../src/drivers/mss_sys_services/mss_comblk.c **** #define TXOVERFLOW_MASK     0x04u
  31:../src/drivers/mss_sys_services/mss_comblk.c **** #define RXUNDERFLOW_MASK    0x08u
  32:../src/drivers/mss_sys_services/mss_comblk.c **** /*------------------------------------------------------------------------------
  33:../src/drivers/mss_sys_services/mss_comblk.c ****  * DATA8 register bit masks.
  34:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  35:../src/drivers/mss_sys_services/mss_comblk.c **** #define DATA8_COMMAND_MASK  0x8000u
  36:../src/drivers/mss_sys_services/mss_comblk.c **** 
  37:../src/drivers/mss_sys_services/mss_comblk.c **** /*------------------------------------------------------------------------------
  38:../src/drivers/mss_sys_services/mss_comblk.c ****  * COMBLK driver states.
  39:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  40:../src/drivers/mss_sys_services/mss_comblk.c **** #define COMBLK_IDLE             0u
  41:../src/drivers/mss_sys_services/mss_comblk.c **** #define COMBLK_TX_CMD           1u
  42:../src/drivers/mss_sys_services/mss_comblk.c **** #define COMBLK_TX_DATA          2u
  43:../src/drivers/mss_sys_services/mss_comblk.c **** #define COMBLK_WAIT_RESPONSE    3u
  44:../src/drivers/mss_sys_services/mss_comblk.c **** #define COMBLK_RX_RESPONSE      4u
  45:../src/drivers/mss_sys_services/mss_comblk.c **** #define COMBLK_TX_PAGED_DATA    5u
  46:../src/drivers/mss_sys_services/mss_comblk.c **** 
  47:../src/drivers/mss_sys_services/mss_comblk.c **** #define POR_DIGEST_ERROR_OPCODE         0xF1u
  48:../src/drivers/mss_sys_services/mss_comblk.c **** 
  49:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
  50:../src/drivers/mss_sys_services/mss_comblk.c ****  * COMBLK interrupt service routine.
  51:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  52:../src/drivers/mss_sys_services/mss_comblk.c **** void ComBlk_IRQHandler(void);
  53:../src/drivers/mss_sys_services/mss_comblk.c **** 
  54:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
  55:../src/drivers/mss_sys_services/mss_comblk.c ****  * Local functions.
  56:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  57:../src/drivers/mss_sys_services/mss_comblk.c **** static void abort_current_cmd(void);
  58:../src/drivers/mss_sys_services/mss_comblk.c **** static void send_cmd_opcode(uint8_t opcode);
  59:../src/drivers/mss_sys_services/mss_comblk.c **** static uint32_t fill_tx_fifo(const uint8_t * p_cmd, uint32_t cmd_size);
  60:../src/drivers/mss_sys_services/mss_comblk.c **** static void handle_tx_okay_irq(void);
  61:../src/drivers/mss_sys_services/mss_comblk.c **** static void handle_rx_okay_irq(void);
  62:../src/drivers/mss_sys_services/mss_comblk.c **** static void complete_request(uint16_t response_length);
  63:../src/drivers/mss_sys_services/mss_comblk.c **** static void process_sys_ctrl_command(uint8_t cmd_opcode);
  64:../src/drivers/mss_sys_services/mss_comblk.c **** 
  65:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
  66:../src/drivers/mss_sys_services/mss_comblk.c ****  * Global variables:
  67:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  68:../src/drivers/mss_sys_services/mss_comblk.c **** static volatile uint8_t g_comblk_cmd_opcode = 0u;
  69:../src/drivers/mss_sys_services/mss_comblk.c **** static const uint8_t * g_comblk_p_cmd = 0u;
  70:../src/drivers/mss_sys_services/mss_comblk.c **** static volatile uint16_t g_comblk_cmd_size = 0u;
  71:../src/drivers/mss_sys_services/mss_comblk.c **** static const uint8_t * g_comblk_p_data = 0u;
  72:../src/drivers/mss_sys_services/mss_comblk.c **** static volatile uint32_t g_comblk_data_size = 0u;
  73:../src/drivers/mss_sys_services/mss_comblk.c **** static uint8_t * g_comblk_p_response = 0u;
  74:../src/drivers/mss_sys_services/mss_comblk.c **** static uint16_t g_comblk_response_size = 0u;
  75:../src/drivers/mss_sys_services/mss_comblk.c **** static volatile uint16_t g_comblk_response_idx = 0u;
  76:../src/drivers/mss_sys_services/mss_comblk.c **** static comblk_completion_handler_t g_comblk_completion_handler = 0;
  77:../src/drivers/mss_sys_services/mss_comblk.c **** static uint32_t (*g_comblk_page_handler)(uint8_t const ** pp_next_page) = 0;
  78:../src/drivers/mss_sys_services/mss_comblk.c **** static volatile uint8_t g_request_in_progress = 0u;
  79:../src/drivers/mss_sys_services/mss_comblk.c **** static uint8_t g_comblk_state = COMBLK_IDLE;
  80:../src/drivers/mss_sys_services/mss_comblk.c **** static volatile comblk_async_event_handler_t g_async_event_handler = 0;
  81:../src/drivers/mss_sys_services/mss_comblk.c **** 
  82:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
  83:../src/drivers/mss_sys_services/mss_comblk.c ****  *
  84:../src/drivers/mss_sys_services/mss_comblk.c ****  */
  85:../src/drivers/mss_sys_services/mss_comblk.c **** void MSS_COMBLK_init
  86:../src/drivers/mss_sys_services/mss_comblk.c **** (
  87:../src/drivers/mss_sys_services/mss_comblk.c ****     comblk_async_event_handler_t async_event_handler,
  88:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t* p_response
  89:../src/drivers/mss_sys_services/mss_comblk.c **** )
  90:../src/drivers/mss_sys_services/mss_comblk.c **** {
  91:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
  92:../src/drivers/mss_sys_services/mss_comblk.c ****      * Disable and clear previous interrupts.
  93:../src/drivers/mss_sys_services/mss_comblk.c ****      */
  94:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_DisableIRQ(ComBlk_IRQn);
  95:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE = 0u;
  96:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
  97:../src/drivers/mss_sys_services/mss_comblk.c ****     
  98:../src/drivers/mss_sys_services/mss_comblk.c ****     g_async_event_handler = async_event_handler;
  99:../src/drivers/mss_sys_services/mss_comblk.c ****     
 100:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 101:../src/drivers/mss_sys_services/mss_comblk.c ****      * Initialize COMBLK driver state variables:
 102:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 103:../src/drivers/mss_sys_services/mss_comblk.c ****     g_request_in_progress = 0u;
 104:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = 0u;
 105:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = 0u;
 106:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = 0u;
 107:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0u;
 108:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 109:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 110:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = 0u;
 111:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 112:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = 0;
 113:../src/drivers/mss_sys_services/mss_comblk.c ****     
 114:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_state = COMBLK_IDLE;
 115:../src/drivers/mss_sys_services/mss_comblk.c ****     
 116:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 117:../src/drivers/mss_sys_services/mss_comblk.c ****      * Disable loopback before enabling the MSS COMM_BLK to ensure that any
 118:../src/drivers/mss_sys_services/mss_comblk.c ****      * codes waiting in the TX FIFO of the System Controller’s COMM_BLK are
 119:../src/drivers/mss_sys_services/mss_comblk.c ****      * not lost.
 120:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 121:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
 122:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL |= CR_ENABLE_MASK;
 123:../src/drivers/mss_sys_services/mss_comblk.c ****     
 124:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 125:../src/drivers/mss_sys_services/mss_comblk.c ****      * Enable receive interrupt to receive asynchronous events from the system
 126:../src/drivers/mss_sys_services/mss_comblk.c ****      * controller.
 127:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 128:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
 129:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE |= RCVOKAY_MASK;
 130:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 131:../src/drivers/mss_sys_services/mss_comblk.c **** }
 132:../src/drivers/mss_sys_services/mss_comblk.c **** 
 133:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 134:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 135:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 136:../src/drivers/mss_sys_services/mss_comblk.c **** void MSS_COMBLK_send_cmd_with_ptr
 137:../src/drivers/mss_sys_services/mss_comblk.c **** (
 138:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t cmd_opcode,
 139:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t cmd_params_ptr,
 140:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t * p_response,
 141:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t response_size,
 142:../src/drivers/mss_sys_services/mss_comblk.c ****     comblk_completion_handler_t completion_handler
 143:../src/drivers/mss_sys_services/mss_comblk.c **** )
 144:../src/drivers/mss_sys_services/mss_comblk.c **** {
 145:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t tx_okay;
 146:../src/drivers/mss_sys_services/mss_comblk.c ****     
 147:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 148:../src/drivers/mss_sys_services/mss_comblk.c ****      * Disable and clear previous interrupts.
 149:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 150:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_DisableIRQ(ComBlk_IRQn);
 151:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE = 0u;
 152:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 153:../src/drivers/mss_sys_services/mss_comblk.c ****     
 154:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 155:../src/drivers/mss_sys_services/mss_comblk.c ****      * Abort current command if any.
 156:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 157:../src/drivers/mss_sys_services/mss_comblk.c ****     abort_current_cmd();
 158:../src/drivers/mss_sys_services/mss_comblk.c ****     
 159:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 160:../src/drivers/mss_sys_services/mss_comblk.c ****      * Initialize COMBLK driver state variables.
 161:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 162:../src/drivers/mss_sys_services/mss_comblk.c ****     g_request_in_progress = 1u;
 163:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = cmd_opcode;
 164:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = 0u;
 165:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = 0u;
 166:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0u;
 167:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 168:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 169:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 170:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 171:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = 0u;
 172:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 173:../src/drivers/mss_sys_services/mss_comblk.c ****     
 174:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 175:../src/drivers/mss_sys_services/mss_comblk.c ****      * Send command opcode as a single byte write to the Tx FIFO.
 176:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 177:../src/drivers/mss_sys_services/mss_comblk.c ****     send_cmd_opcode(g_comblk_cmd_opcode);
 178:../src/drivers/mss_sys_services/mss_comblk.c ****     
 179:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 180:../src/drivers/mss_sys_services/mss_comblk.c ****      * Send the command parameters pointer to the Tx FIFO as a single 4 bytes
 181:../src/drivers/mss_sys_services/mss_comblk.c ****      * write to the Tx FIFO.
 182:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 183:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL |= CR_SIZETX_MASK;
 184:../src/drivers/mss_sys_services/mss_comblk.c ****     
 185:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Wait for space to become available in Tx FIFO. */
 186:../src/drivers/mss_sys_services/mss_comblk.c ****     do {
 187:../src/drivers/mss_sys_services/mss_comblk.c ****         tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
 188:../src/drivers/mss_sys_services/mss_comblk.c ****     } while(0u == tx_okay);
 189:../src/drivers/mss_sys_services/mss_comblk.c ****     
 190:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Send command opcode. */
 191:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->DATA32 = cmd_params_ptr;
 192:../src/drivers/mss_sys_services/mss_comblk.c ****     
 193:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL &= ~CR_SIZETX_MASK;
 194:../src/drivers/mss_sys_services/mss_comblk.c ****     
 195:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_state = COMBLK_WAIT_RESPONSE;
 196:../src/drivers/mss_sys_services/mss_comblk.c ****     
 197:../src/drivers/mss_sys_services/mss_comblk.c ****     /*--------------------------------------------------------------------------
 198:../src/drivers/mss_sys_services/mss_comblk.c ****      * Enable interrupt.
 199:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 200:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE |= RCVOKAY_MASK;
 201:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 202:../src/drivers/mss_sys_services/mss_comblk.c **** }
 203:../src/drivers/mss_sys_services/mss_comblk.c **** 
 204:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 205:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 206:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 207:../src/drivers/mss_sys_services/mss_comblk.c **** void MSS_COMBLK_send_cmd
 208:../src/drivers/mss_sys_services/mss_comblk.c **** (
 209:../src/drivers/mss_sys_services/mss_comblk.c ****     const uint8_t * p_cmd,
 210:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t cmd_size,
 211:../src/drivers/mss_sys_services/mss_comblk.c ****     const uint8_t * p_data,
 212:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t data_size,
 213:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t * p_response,
 214:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t response_size,
 215:../src/drivers/mss_sys_services/mss_comblk.c ****     comblk_completion_handler_t completion_handler
 216:../src/drivers/mss_sys_services/mss_comblk.c **** )
 217:../src/drivers/mss_sys_services/mss_comblk.c **** {
 218:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 219:../src/drivers/mss_sys_services/mss_comblk.c ****     
 220:../src/drivers/mss_sys_services/mss_comblk.c ****     ASSERT(cmd_size > 0);
 221:../src/drivers/mss_sys_services/mss_comblk.c ****     
 222:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 223:../src/drivers/mss_sys_services/mss_comblk.c ****      * Disable and clear previous interrupts.
 224:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 225:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_DisableIRQ(ComBlk_IRQn);
 226:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE = 0u;
 227:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 228:../src/drivers/mss_sys_services/mss_comblk.c ****     
 229:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 230:../src/drivers/mss_sys_services/mss_comblk.c ****      * Abort current command if any.
 231:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 232:../src/drivers/mss_sys_services/mss_comblk.c ****     abort_current_cmd();
 233:../src/drivers/mss_sys_services/mss_comblk.c ****     
 234:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 235:../src/drivers/mss_sys_services/mss_comblk.c ****      * Initialize COMBLK driver state variables:
 236:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 237:../src/drivers/mss_sys_services/mss_comblk.c ****     g_request_in_progress = 1u;
 238:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = p_cmd[0];
 239:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = p_cmd;
 240:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = cmd_size;
 241:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = p_data;
 242:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = data_size;
 243:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 244:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 245:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 246:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = 0u;
 247:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 248:../src/drivers/mss_sys_services/mss_comblk.c ****     
 249:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE |= RCVOKAY_MASK;
 250:../src/drivers/mss_sys_services/mss_comblk.c **** 
 251:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 252:../src/drivers/mss_sys_services/mss_comblk.c ****      * Fill FIFO with command.
 253:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 254:../src/drivers/mss_sys_services/mss_comblk.c ****     send_cmd_opcode(g_comblk_cmd_opcode);
 255:../src/drivers/mss_sys_services/mss_comblk.c ****     size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
 256:../src/drivers/mss_sys_services/mss_comblk.c ****     ++size_sent;    /* Adjust for opcode byte sent. */
 257:../src/drivers/mss_sys_services/mss_comblk.c ****     if(size_sent < cmd_size)
 258:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 259:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
 260:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 261:../src/drivers/mss_sys_services/mss_comblk.c ****         
 262:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_state = COMBLK_TX_CMD;
 263:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 264:../src/drivers/mss_sys_services/mss_comblk.c ****     else
 265:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 266:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_cmd_size = 0u;
 267:../src/drivers/mss_sys_services/mss_comblk.c ****         if(g_comblk_data_size > 0u)
 268:../src/drivers/mss_sys_services/mss_comblk.c ****         {
 269:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_TX_DATA;
 270:../src/drivers/mss_sys_services/mss_comblk.c ****         }
 271:../src/drivers/mss_sys_services/mss_comblk.c ****         else
 272:../src/drivers/mss_sys_services/mss_comblk.c ****         {
 273:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_WAIT_RESPONSE;
 274:../src/drivers/mss_sys_services/mss_comblk.c ****         }
 275:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 276:../src/drivers/mss_sys_services/mss_comblk.c **** 
 277:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 278:../src/drivers/mss_sys_services/mss_comblk.c ****      * Enable interrupt.
 279:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 280:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 281:../src/drivers/mss_sys_services/mss_comblk.c **** }
 282:../src/drivers/mss_sys_services/mss_comblk.c **** 
 283:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 284:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 285:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 286:../src/drivers/mss_sys_services/mss_comblk.c **** void MSS_COMBLK_send_paged_cmd
 287:../src/drivers/mss_sys_services/mss_comblk.c **** (
 288:../src/drivers/mss_sys_services/mss_comblk.c ****     const uint8_t * p_cmd,
 289:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t cmd_size,
 290:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t * p_response,
 291:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t response_size,
 292:../src/drivers/mss_sys_services/mss_comblk.c ****     comblk_page_handler_t page_read_handler,
 293:../src/drivers/mss_sys_services/mss_comblk.c ****     comblk_completion_handler_t completion_handler
 294:../src/drivers/mss_sys_services/mss_comblk.c **** )
 295:../src/drivers/mss_sys_services/mss_comblk.c **** {
 296:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 297:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t irq_enable = 0u;
 298:../src/drivers/mss_sys_services/mss_comblk.c ****     
 299:../src/drivers/mss_sys_services/mss_comblk.c ****     ASSERT(cmd_size > 0u);
 300:../src/drivers/mss_sys_services/mss_comblk.c ****     
 301:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 302:../src/drivers/mss_sys_services/mss_comblk.c ****      * Disable and clear previous interrupts.
 303:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 304:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_DisableIRQ(ComBlk_IRQn);
 305:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE = 0u;
 306:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 307:../src/drivers/mss_sys_services/mss_comblk.c ****     
 308:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 309:../src/drivers/mss_sys_services/mss_comblk.c ****      * Abort current command if any.
 310:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 311:../src/drivers/mss_sys_services/mss_comblk.c ****     abort_current_cmd();
 312:../src/drivers/mss_sys_services/mss_comblk.c ****     
 313:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 314:../src/drivers/mss_sys_services/mss_comblk.c ****      * Initialize COMBLK driver state variables:
 315:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 316:../src/drivers/mss_sys_services/mss_comblk.c ****     g_request_in_progress = 1u;
 317:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = p_cmd[0];
 318:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = p_cmd;
 319:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = cmd_size;
 320:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0;
 321:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 322:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 323:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 324:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 325:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = page_read_handler;
 326:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 327:../src/drivers/mss_sys_services/mss_comblk.c ****     
 328:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 329:../src/drivers/mss_sys_services/mss_comblk.c ****      * Fill FIFO with command.
 330:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 331:../src/drivers/mss_sys_services/mss_comblk.c ****     send_cmd_opcode(g_comblk_cmd_opcode);
 332:../src/drivers/mss_sys_services/mss_comblk.c ****     size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
 333:../src/drivers/mss_sys_services/mss_comblk.c ****     ++size_sent;    /* Adjust for opcode byte sent. */
 334:../src/drivers/mss_sys_services/mss_comblk.c ****     if(size_sent < cmd_size)
 335:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 336:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
 337:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 338:../src/drivers/mss_sys_services/mss_comblk.c ****         
 339:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_state = COMBLK_TX_CMD;
 340:../src/drivers/mss_sys_services/mss_comblk.c ****         irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
 341:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 342:../src/drivers/mss_sys_services/mss_comblk.c ****     else
 343:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 344:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_cmd_size = 0u;
 345:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_state = COMBLK_TX_PAGED_DATA;
 346:../src/drivers/mss_sys_services/mss_comblk.c ****         irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
 347:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 348:../src/drivers/mss_sys_services/mss_comblk.c **** 
 349:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 350:../src/drivers/mss_sys_services/mss_comblk.c ****      * Enable interrupt.
 351:../src/drivers/mss_sys_services/mss_comblk.c ****      */
 352:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE |= irq_enable;
 353:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 354:../src/drivers/mss_sys_services/mss_comblk.c **** }
 355:../src/drivers/mss_sys_services/mss_comblk.c **** 
 356:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 357:../src/drivers/mss_sys_services/mss_comblk.c ****  * COMBLK interrupt handler.
 358:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 359:../src/drivers/mss_sys_services/mss_comblk.c **** void ComBlk_IRQHandler(void)
 360:../src/drivers/mss_sys_services/mss_comblk.c **** {
 361:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t status;
 362:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t tx_okay;
 363:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t rcv_okay;
 364:../src/drivers/mss_sys_services/mss_comblk.c ****     
 365:../src/drivers/mss_sys_services/mss_comblk.c ****     status = (uint8_t)COMBLK->STATUS;
 366:../src/drivers/mss_sys_services/mss_comblk.c ****     
 367:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Mask off interrupt that are not enabled.*/
 368:../src/drivers/mss_sys_services/mss_comblk.c ****     status &= COMBLK->INT_ENABLE;
 369:../src/drivers/mss_sys_services/mss_comblk.c ****     
 370:../src/drivers/mss_sys_services/mss_comblk.c ****     rcv_okay = status & RCVOKAY_MASK;
 371:../src/drivers/mss_sys_services/mss_comblk.c ****     
 372:../src/drivers/mss_sys_services/mss_comblk.c ****     if(rcv_okay)
 373:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 374:../src/drivers/mss_sys_services/mss_comblk.c ****         handle_rx_okay_irq();
 375:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 376:../src/drivers/mss_sys_services/mss_comblk.c ****         
 377:../src/drivers/mss_sys_services/mss_comblk.c ****     tx_okay = status & TXTOKAY_MASK;
 378:../src/drivers/mss_sys_services/mss_comblk.c ****     if(tx_okay)
 379:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 380:../src/drivers/mss_sys_services/mss_comblk.c ****         handle_tx_okay_irq();
 381:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 382:../src/drivers/mss_sys_services/mss_comblk.c **** }
 383:../src/drivers/mss_sys_services/mss_comblk.c **** 
 384:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 385:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 386:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 387:../src/drivers/mss_sys_services/mss_comblk.c **** static void handle_tx_okay_irq(void)
 388:../src/drivers/mss_sys_services/mss_comblk.c **** {
 389:../src/drivers/mss_sys_services/mss_comblk.c ****     switch(g_comblk_state)
 390:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 391:../src/drivers/mss_sys_services/mss_comblk.c ****         /*----------------------------------------------------------------------
 392:../src/drivers/mss_sys_services/mss_comblk.c ****          * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
 393:../src/drivers/mss_sys_services/mss_comblk.c ****          * and COMBLK_TX_DATA.
 394:../src/drivers/mss_sys_services/mss_comblk.c ****          */
 395:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_TX_CMD:
 396:../src/drivers/mss_sys_services/mss_comblk.c ****             if(g_comblk_cmd_size > 0u)
 397:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 398:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint32_t size_sent;
 399:../src/drivers/mss_sys_services/mss_comblk.c ****                 size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
 400:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(size_sent < g_comblk_cmd_size)
 401:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 402:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
 403:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 404:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 405:../src/drivers/mss_sys_services/mss_comblk.c ****                 else
 406:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 407:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_cmd_size = 0u;
 408:../src/drivers/mss_sys_services/mss_comblk.c ****                     if(g_comblk_data_size > 0u)
 409:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 410:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_state = COMBLK_TX_DATA;
 411:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 412:../src/drivers/mss_sys_services/mss_comblk.c ****                     else
 413:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 414:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_state = COMBLK_WAIT_RESPONSE;
 415:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 416:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 417:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 418:../src/drivers/mss_sys_services/mss_comblk.c ****             else
 419:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 420:../src/drivers/mss_sys_services/mss_comblk.c ****                 /*
 421:../src/drivers/mss_sys_services/mss_comblk.c ****                  * This is an invalid situation indicating a bug in the driver
 422:../src/drivers/mss_sys_services/mss_comblk.c ****                  * or corrupted memory.
 423:../src/drivers/mss_sys_services/mss_comblk.c ****                  */
 424:../src/drivers/mss_sys_services/mss_comblk.c ****                 ASSERT(0);
 425:../src/drivers/mss_sys_services/mss_comblk.c ****                 abort_current_cmd();
 426:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 427:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 428:../src/drivers/mss_sys_services/mss_comblk.c ****             
 429:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_TX_DATA:
 430:../src/drivers/mss_sys_services/mss_comblk.c ****             if(g_comblk_data_size > 0u)
 431:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 432:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint32_t size_sent;
 433:../src/drivers/mss_sys_services/mss_comblk.c ****                 size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
 434:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(size_sent < g_comblk_data_size)
 435:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 436:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_data_size = g_comblk_data_size - size_sent;
 437:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_data = &g_comblk_p_data[size_sent];
 438:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 439:../src/drivers/mss_sys_services/mss_comblk.c ****                 else
 440:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 441:../src/drivers/mss_sys_services/mss_comblk.c ****                     COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
 442:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_WAIT_RESPONSE;
 443:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 444:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 445:../src/drivers/mss_sys_services/mss_comblk.c ****             else
 446:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 447:../src/drivers/mss_sys_services/mss_comblk.c ****                 /*
 448:../src/drivers/mss_sys_services/mss_comblk.c ****                  * This is an invalid situation indicating a bug in the driver
 449:../src/drivers/mss_sys_services/mss_comblk.c ****                  * or corrupted memory.
 450:../src/drivers/mss_sys_services/mss_comblk.c ****                  */
 451:../src/drivers/mss_sys_services/mss_comblk.c ****                 ASSERT(0);
 452:../src/drivers/mss_sys_services/mss_comblk.c ****                 abort_current_cmd();
 453:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 454:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 455:../src/drivers/mss_sys_services/mss_comblk.c ****            
 456:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_TX_PAGED_DATA:
 457:../src/drivers/mss_sys_services/mss_comblk.c ****             /*
 458:../src/drivers/mss_sys_services/mss_comblk.c ****              * Read a page of data if required.
 459:../src/drivers/mss_sys_services/mss_comblk.c ****              */
 460:../src/drivers/mss_sys_services/mss_comblk.c ****             if(0u == g_comblk_data_size)
 461:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 462:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(g_comblk_page_handler != 0)
 463:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 464:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
 465:../src/drivers/mss_sys_services/mss_comblk.c ****                     if(0u == g_comblk_data_size)
 466:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 467:../src/drivers/mss_sys_services/mss_comblk.c ****                         COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
 468:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_state = COMBLK_WAIT_RESPONSE;
 469:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 470:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 471:../src/drivers/mss_sys_services/mss_comblk.c ****                 else
 472:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 473:../src/drivers/mss_sys_services/mss_comblk.c ****                     ASSERT(0);
 474:../src/drivers/mss_sys_services/mss_comblk.c ****                     abort_current_cmd();
 475:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 476:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 477:../src/drivers/mss_sys_services/mss_comblk.c ****             
 478:../src/drivers/mss_sys_services/mss_comblk.c ****             /*
 479:../src/drivers/mss_sys_services/mss_comblk.c ****              * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
 480:../src/drivers/mss_sys_services/mss_comblk.c ****              * no further page data could be obtained by the call to the page
 481:../src/drivers/mss_sys_services/mss_comblk.c ****              * handler above.
 482:../src/drivers/mss_sys_services/mss_comblk.c ****              */
 483:../src/drivers/mss_sys_services/mss_comblk.c ****             if(0u == g_comblk_data_size)
 484:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 485:../src/drivers/mss_sys_services/mss_comblk.c ****                 COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
 486:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_state = COMBLK_WAIT_RESPONSE;
 487:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 488:../src/drivers/mss_sys_services/mss_comblk.c ****             else
 489:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 490:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint32_t size_sent;
 491:../src/drivers/mss_sys_services/mss_comblk.c ****                 size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
 492:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_data_size = g_comblk_data_size - size_sent;
 493:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_p_data = &g_comblk_p_data[size_sent];
 494:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 495:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 496:../src/drivers/mss_sys_services/mss_comblk.c ****             
 497:../src/drivers/mss_sys_services/mss_comblk.c ****         /*----------------------------------------------------------------------
 498:../src/drivers/mss_sys_services/mss_comblk.c ****          * The TX_OKAY interrupt should NOT be enabled for states COMBLK_IDLE,
 499:../src/drivers/mss_sys_services/mss_comblk.c ****          * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE.
 500:../src/drivers/mss_sys_services/mss_comblk.c ****          */
 501:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_IDLE:
 502:../src/drivers/mss_sys_services/mss_comblk.c ****             /* Fall through */
 503:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_WAIT_RESPONSE:
 504:../src/drivers/mss_sys_services/mss_comblk.c ****             /* Fall through */
 505:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_RX_RESPONSE:
 506:../src/drivers/mss_sys_services/mss_comblk.c ****             /* Fall through */
 507:../src/drivers/mss_sys_services/mss_comblk.c ****         default:
 508:../src/drivers/mss_sys_services/mss_comblk.c ****             COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
 509:../src/drivers/mss_sys_services/mss_comblk.c ****             complete_request(0u);
 510:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_IDLE;
 511:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 512:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 513:../src/drivers/mss_sys_services/mss_comblk.c **** }
 514:../src/drivers/mss_sys_services/mss_comblk.c **** 
 515:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 516:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 517:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 518:../src/drivers/mss_sys_services/mss_comblk.c **** static void handle_rx_okay_irq(void)
 519:../src/drivers/mss_sys_services/mss_comblk.c **** {
 520:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t data16;
 521:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t is_command;
 522:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t data8;
 523:../src/drivers/mss_sys_services/mss_comblk.c ****     
 524:../src/drivers/mss_sys_services/mss_comblk.c ****     data16 = (uint16_t)COMBLK->DATA8;
 525:../src/drivers/mss_sys_services/mss_comblk.c ****     is_command = data16 & DATA8_COMMAND_MASK;
 526:../src/drivers/mss_sys_services/mss_comblk.c ****     data8 = (uint8_t)data16;
 527:../src/drivers/mss_sys_services/mss_comblk.c ****             
 528:../src/drivers/mss_sys_services/mss_comblk.c ****     switch(g_comblk_state)
 529:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 530:../src/drivers/mss_sys_services/mss_comblk.c ****         /*----------------------------------------------------------------------
 531:../src/drivers/mss_sys_services/mss_comblk.c ****         * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
 532:../src/drivers/mss_sys_services/mss_comblk.c ****         * state to receive the asynchronous power-on-reset from the system
 533:../src/drivers/mss_sys_services/mss_comblk.c ****         * controller.
 534:../src/drivers/mss_sys_services/mss_comblk.c ****         */
 535:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_IDLE:
 536:../src/drivers/mss_sys_services/mss_comblk.c ****             if(is_command)
 537:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 538:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(data8 != POR_DIGEST_ERROR_OPCODE)
 539:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 540:../src/drivers/mss_sys_services/mss_comblk.c ****                     uint8_t rxed_opcode;
 541:../src/drivers/mss_sys_services/mss_comblk.c ****                     rxed_opcode = data8;
 542:../src/drivers/mss_sys_services/mss_comblk.c ****                     process_sys_ctrl_command(rxed_opcode);
 543:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 544:../src/drivers/mss_sys_services/mss_comblk.c ****                 else
 545:../src/drivers/mss_sys_services/mss_comblk.c ****                 {  
 546:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_response_idx = 0;
 547:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = data8;
 548:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_response_idx++;
 549:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
 550:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_RX_RESPONSE;
 551:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 552:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 553:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 554:../src/drivers/mss_sys_services/mss_comblk.c ****        
 555:../src/drivers/mss_sys_services/mss_comblk.c ****         /*----------------------------------------------------------------------
 556:../src/drivers/mss_sys_services/mss_comblk.c ****          * The RCV_OKAY interrupt should only be enabled for states
 557:../src/drivers/mss_sys_services/mss_comblk.c ****          * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
 558:../src/drivers/mss_sys_services/mss_comblk.c ****          */
 559:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_WAIT_RESPONSE:
 560:../src/drivers/mss_sys_services/mss_comblk.c ****             if(is_command)
 561:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 562:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint8_t rxed_opcode;
 563:../src/drivers/mss_sys_services/mss_comblk.c ****                 rxed_opcode = data8;
 564:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(rxed_opcode == g_comblk_cmd_opcode)
 565:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 566:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_response_idx = 0u;
 567:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
 568:../src/drivers/mss_sys_services/mss_comblk.c ****                     ++g_comblk_response_idx;
 569:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_RX_RESPONSE;
 570:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 571:../src/drivers/mss_sys_services/mss_comblk.c ****                 else
 572:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 573:../src/drivers/mss_sys_services/mss_comblk.c ****                     process_sys_ctrl_command(rxed_opcode);
 574:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 575:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 576:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 577:../src/drivers/mss_sys_services/mss_comblk.c ****             
 578:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_RX_RESPONSE:
 579:../src/drivers/mss_sys_services/mss_comblk.c ****             if(is_command)
 580:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 581:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint8_t rxed_opcode;
 582:../src/drivers/mss_sys_services/mss_comblk.c ****                 rxed_opcode = data8;
 583:../src/drivers/mss_sys_services/mss_comblk.c ****                 process_sys_ctrl_command(rxed_opcode);
 584:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 585:../src/drivers/mss_sys_services/mss_comblk.c ****             else
 586:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 587:../src/drivers/mss_sys_services/mss_comblk.c ****                 if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
 588:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 589:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = data8;
 590:../src/drivers/mss_sys_services/mss_comblk.c ****                     process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
 591:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_IDLE;
 592:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 593:../src/drivers/mss_sys_services/mss_comblk.c ****                 else
 594:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 595:../src/drivers/mss_sys_services/mss_comblk.c ****                     if(g_comblk_response_idx < g_comblk_response_size)
 596:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 597:../src/drivers/mss_sys_services/mss_comblk.c ****                         uint8_t rxed_data;
 598:../src/drivers/mss_sys_services/mss_comblk.c ****                         
 599:../src/drivers/mss_sys_services/mss_comblk.c ****                         rxed_data = data8;
 600:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_p_response[g_comblk_response_idx] = rxed_data;
 601:../src/drivers/mss_sys_services/mss_comblk.c ****                         ++g_comblk_response_idx;
 602:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 603:../src/drivers/mss_sys_services/mss_comblk.c ****                     
 604:../src/drivers/mss_sys_services/mss_comblk.c ****                     if(g_comblk_response_idx == g_comblk_response_size)
 605:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 606:../src/drivers/mss_sys_services/mss_comblk.c ****                         complete_request(g_comblk_response_idx);
 607:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_state = COMBLK_IDLE;
 608:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 609:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 610:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 611:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 612:../src/drivers/mss_sys_services/mss_comblk.c ****             
 613:../src/drivers/mss_sys_services/mss_comblk.c ****         /*----------------------------------------------------------------------
 614:../src/drivers/mss_sys_services/mss_comblk.c ****          * The RCV_OKAY interrupt should NOT be enabled for states
 615:../src/drivers/mss_sys_services/mss_comblk.c ****          * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
 616:../src/drivers/mss_sys_services/mss_comblk.c ****          */
 617:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_TX_PAGED_DATA:
 618:../src/drivers/mss_sys_services/mss_comblk.c ****             /* This is needed because when there is an error, we need to terminate loading the data
 619:../src/drivers/mss_sys_services/mss_comblk.c ****             if(!is_command)
 620:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 621:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_p_response[1] = data8;
 622:../src/drivers/mss_sys_services/mss_comblk.c ****                 complete_request(2u);
 623:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_state = COMBLK_IDLE;
 624:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 625:../src/drivers/mss_sys_services/mss_comblk.c ****             else
 626:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 627:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint8_t rxed_opcode;
 628:../src/drivers/mss_sys_services/mss_comblk.c ****                 rxed_opcode = data8;
 629:../src/drivers/mss_sys_services/mss_comblk.c ****                 process_sys_ctrl_command(rxed_opcode);
 630:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 631:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 632:../src/drivers/mss_sys_services/mss_comblk.c ****         
 633:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_TX_CMD:
 634:../src/drivers/mss_sys_services/mss_comblk.c ****             /* Fall through */
 635:../src/drivers/mss_sys_services/mss_comblk.c ****         case COMBLK_TX_DATA:
 636:../src/drivers/mss_sys_services/mss_comblk.c ****             /* Fall through */
 637:../src/drivers/mss_sys_services/mss_comblk.c ****             if(is_command)
 638:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 639:../src/drivers/mss_sys_services/mss_comblk.c ****                 uint8_t rxed_opcode;
 640:../src/drivers/mss_sys_services/mss_comblk.c ****                 rxed_opcode = data8;
 641:../src/drivers/mss_sys_services/mss_comblk.c ****                 process_sys_ctrl_command(rxed_opcode);
 642:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 643:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 644:../src/drivers/mss_sys_services/mss_comblk.c ****         
 645:../src/drivers/mss_sys_services/mss_comblk.c ****         default:
 646:../src/drivers/mss_sys_services/mss_comblk.c ****             complete_request(0u);
 647:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_IDLE;
 648:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 649:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 650:../src/drivers/mss_sys_services/mss_comblk.c **** }
 651:../src/drivers/mss_sys_services/mss_comblk.c **** 
 652:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 653:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 654:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 655:../src/drivers/mss_sys_services/mss_comblk.c **** static void complete_request
 656:../src/drivers/mss_sys_services/mss_comblk.c **** (
 657:../src/drivers/mss_sys_services/mss_comblk.c ****     uint16_t response_length
 658:../src/drivers/mss_sys_services/mss_comblk.c **** )
 659:../src/drivers/mss_sys_services/mss_comblk.c **** {
  26              		.loc 1 659 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
 660:../src/drivers/mss_sys_services/mss_comblk.c ****     if(g_comblk_completion_handler != 0)
  35              		.loc 1 660 0
  36 0002 064C     		ldr	r4, .L7
 659:../src/drivers/mss_sys_services/mss_comblk.c ****     if(g_comblk_completion_handler != 0)
  37              		.loc 1 659 0
  38 0004 0146     		mov	r1, r0
  39              		.loc 1 660 0
  40 0006 2368     		ldr	r3, [r4]
  41 0008 33B1     		cbz	r3, .L1
 661:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 662:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_completion_handler(g_comblk_p_response, response_length);
  42              		.loc 1 662 0
  43 000a 054A     		ldr	r2, .L7+4
  44 000c 1068     		ldr	r0, [r2]
  45              	.LVL1:
  46 000e 9847     		blx	r3
  47              	.LVL2:
 663:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_completion_handler = 0;
 664:../src/drivers/mss_sys_services/mss_comblk.c ****         g_request_in_progress = 0u;
  48              		.loc 1 664 0
  49 0010 044A     		ldr	r2, .L7+8
 663:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_completion_handler = 0;
  50              		.loc 1 663 0
  51 0012 0023     		movs	r3, #0
  52 0014 2360     		str	r3, [r4]
  53              		.loc 1 664 0
  54 0016 1370     		strb	r3, [r2]
  55              	.L1:
  56 0018 10BD     		pop	{r4, pc}
  57              	.L8:
  58 001a 00BF     		.align	2
  59              	.L7:
  60 001c 00000000 		.word	.LANCHOR0
  61 0020 00000000 		.word	.LANCHOR1
  62 0024 00000000 		.word	.LANCHOR2
  63              		.cfi_endproc
  64              	.LFE70:
  66              		.section	.text.send_cmd_opcode,"ax",%progbits
  67              		.align	1
  68              		.thumb
  69              		.thumb_func
  71              	send_cmd_opcode:
  72              	.LFB72:
 665:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 666:../src/drivers/mss_sys_services/mss_comblk.c **** }
 667:../src/drivers/mss_sys_services/mss_comblk.c **** 
 668:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 669:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 670:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 671:../src/drivers/mss_sys_services/mss_comblk.c **** static void abort_current_cmd(void)
 672:../src/drivers/mss_sys_services/mss_comblk.c **** {
 673:../src/drivers/mss_sys_services/mss_comblk.c ****     if(g_request_in_progress)
 674:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 675:../src/drivers/mss_sys_services/mss_comblk.c ****         uint32_t flush_in_progress;
 676:../src/drivers/mss_sys_services/mss_comblk.c ****         
 677:../src/drivers/mss_sys_services/mss_comblk.c ****         /*
 678:../src/drivers/mss_sys_services/mss_comblk.c ****          * Call completion handler just in case we are in a multi threaded system
 679:../src/drivers/mss_sys_services/mss_comblk.c ****          * to avoid a task lockup.
 680:../src/drivers/mss_sys_services/mss_comblk.c ****          */
 681:../src/drivers/mss_sys_services/mss_comblk.c ****         complete_request(g_comblk_response_idx);
 682:../src/drivers/mss_sys_services/mss_comblk.c ****         
 683:../src/drivers/mss_sys_services/mss_comblk.c ****         /*
 684:../src/drivers/mss_sys_services/mss_comblk.c ****          * Flush the FIFOs
 685:../src/drivers/mss_sys_services/mss_comblk.c ****          */
 686:../src/drivers/mss_sys_services/mss_comblk.c ****         COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
 687:../src/drivers/mss_sys_services/mss_comblk.c ****         do {
 688:../src/drivers/mss_sys_services/mss_comblk.c ****             flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
 689:../src/drivers/mss_sys_services/mss_comblk.c ****         } while(flush_in_progress);
 690:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 691:../src/drivers/mss_sys_services/mss_comblk.c **** }
 692:../src/drivers/mss_sys_services/mss_comblk.c **** 
 693:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 694:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 695:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 696:../src/drivers/mss_sys_services/mss_comblk.c **** static void send_cmd_opcode
 697:../src/drivers/mss_sys_services/mss_comblk.c **** (
 698:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t opcode
 699:../src/drivers/mss_sys_services/mss_comblk.c **** )
 700:../src/drivers/mss_sys_services/mss_comblk.c **** {
  73              		.loc 1 700 0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78              	.LVL3:
 701:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t tx_okay;
 702:../src/drivers/mss_sys_services/mss_comblk.c ****     
 703:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Set transmit FIFO to transfer bytes. */
 704:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL &= ~CR_SIZETX_MASK;
  79              		.loc 1 704 0
  80 0000 054B     		ldr	r3, .L13
  81 0002 1A68     		ldr	r2, [r3]
  82 0004 22F00402 		bic	r2, r2, #4
  83 0008 1A60     		str	r2, [r3]
  84              	.L10:
 705:../src/drivers/mss_sys_services/mss_comblk.c ****     
 706:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Wait for space to become available in Tx FIFO. */
 707:../src/drivers/mss_sys_services/mss_comblk.c ****     do {
 708:../src/drivers/mss_sys_services/mss_comblk.c ****         tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
  85              		.loc 1 708 0 discriminator 1
  86 000a 5A68     		ldr	r2, [r3, #4]
  87              	.LVL4:
 709:../src/drivers/mss_sys_services/mss_comblk.c ****     } while(0u == tx_okay);
  88              		.loc 1 709 0 discriminator 1
  89 000c D207     		lsls	r2, r2, #31
  90              	.LVL5:
  91 000e FCD5     		bpl	.L10
 710:../src/drivers/mss_sys_services/mss_comblk.c ****     
 711:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Send command opcode. */
 712:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->FRAME_START8 = opcode;
  92              		.loc 1 712 0
  93 0010 014B     		ldr	r3, .L13
  94 0012 9861     		str	r0, [r3, #24]
  95 0014 7047     		bx	lr
  96              	.L14:
  97 0016 00BF     		.align	2
  98              	.L13:
  99 0018 00600140 		.word	1073831936
 100              		.cfi_endproc
 101              	.LFE72:
 103              		.section	.text.fill_tx_fifo,"ax",%progbits
 104              		.align	1
 105              		.thumb
 106              		.thumb_func
 108              	fill_tx_fifo:
 109              	.LFB73:
 713:../src/drivers/mss_sys_services/mss_comblk.c **** }
 714:../src/drivers/mss_sys_services/mss_comblk.c **** 
 715:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 716:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 717:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 718:../src/drivers/mss_sys_services/mss_comblk.c **** static uint32_t fill_tx_fifo
 719:../src/drivers/mss_sys_services/mss_comblk.c **** (
 720:../src/drivers/mss_sys_services/mss_comblk.c ****     const uint8_t * p_cmd,
 721:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t cmd_size
 722:../src/drivers/mss_sys_services/mss_comblk.c **** )
 723:../src/drivers/mss_sys_services/mss_comblk.c **** {
 110              		.loc 1 723 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 8
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              	.LVL6:
 724:../src/drivers/mss_sys_services/mss_comblk.c ****     volatile uint32_t tx_okay;
 725:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 726:../src/drivers/mss_sys_services/mss_comblk.c **** 
 727:../src/drivers/mss_sys_services/mss_comblk.c ****     /* Set transmit FIFO to transfer bytes. */
 728:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL &= ~CR_SIZETX_MASK;
 115              		.loc 1 728 0
 116 0000 0E4B     		ldr	r3, .L21
 723:../src/drivers/mss_sys_services/mss_comblk.c ****     volatile uint32_t tx_okay;
 117              		.loc 1 723 0
 118 0002 13B5     		push	{r0, r1, r4, lr}
 119              		.cfi_def_cfa_offset 16
 120              		.cfi_offset 4, -8
 121              		.cfi_offset 14, -4
 122              		.loc 1 728 0
 123 0004 1A68     		ldr	r2, [r3]
 124 0006 22F00402 		bic	r2, r2, #4
 125 000a 1A60     		str	r2, [r3]
 126              	.LVL7:
 729:../src/drivers/mss_sys_services/mss_comblk.c ****     
 730:../src/drivers/mss_sys_services/mss_comblk.c ****     size_sent = 0u;
 731:../src/drivers/mss_sys_services/mss_comblk.c ****     tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
 127              		.loc 1 731 0
 128 000c 5B68     		ldr	r3, [r3, #4]
 129 000e 03F00103 		and	r3, r3, #1
 130 0012 0193     		str	r3, [sp, #4]
 730:../src/drivers/mss_sys_services/mss_comblk.c ****     tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
 131              		.loc 1 730 0
 132 0014 0023     		movs	r3, #0
 133              	.LVL8:
 134              	.L16:
 732:../src/drivers/mss_sys_services/mss_comblk.c ****     while((tx_okay != 0u) && (size_sent < cmd_size))
 135              		.loc 1 732 0
 136 0016 019A     		ldr	r2, [sp, #4]
 137 0018 0AB9     		cbnz	r2, .L17
 138 001a 1946     		mov	r1, r3
 139              	.LVL9:
 140 001c 0AE0     		b	.L20
 141              	.LVL10:
 142              	.L17:
 143              		.loc 1 732 0 is_stmt 0 discriminator 1
 144 001e 8B42     		cmp	r3, r1
 145 0020 08D0     		beq	.L20
 733:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 734:../src/drivers/mss_sys_services/mss_comblk.c ****         COMBLK->DATA8 = p_cmd[size_sent];
 146              		.loc 1 734 0 is_stmt 1
 147 0022 C45C     		ldrb	r4, [r0, r3]	@ zero_extendqisi2
 148 0024 054A     		ldr	r2, .L21
 735:../src/drivers/mss_sys_services/mss_comblk.c ****         ++size_sent;
 149              		.loc 1 735 0
 150 0026 0133     		adds	r3, r3, #1
 151              	.LVL11:
 734:../src/drivers/mss_sys_services/mss_comblk.c ****         ++size_sent;
 152              		.loc 1 734 0
 153 0028 1461     		str	r4, [r2, #16]
 736:../src/drivers/mss_sys_services/mss_comblk.c ****         tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
 154              		.loc 1 736 0
 155 002a 5268     		ldr	r2, [r2, #4]
 156 002c 02F00102 		and	r2, r2, #1
 157 0030 0192     		str	r2, [sp, #4]
 158 0032 F0E7     		b	.L16
 159              	.LVL12:
 160              	.L20:
 737:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 738:../src/drivers/mss_sys_services/mss_comblk.c ****     
 739:../src/drivers/mss_sys_services/mss_comblk.c ****     return size_sent;
 740:../src/drivers/mss_sys_services/mss_comblk.c **** }
 161              		.loc 1 740 0
 162 0034 0846     		mov	r0, r1
 163              	.LVL13:
 164 0036 02B0     		add	sp, sp, #8
 165              		.cfi_def_cfa_offset 8
 166              		@ sp needed
 167 0038 10BD     		pop	{r4, pc}
 168              	.L22:
 169 003a 00BF     		.align	2
 170              	.L21:
 171 003c 00600140 		.word	1073831936
 172              		.cfi_endproc
 173              	.LFE73:
 175              		.section	.text.process_sys_ctrl_command,"ax",%progbits
 176              		.align	1
 177              		.thumb
 178              		.thumb_func
 180              	process_sys_ctrl_command:
 181              	.LFB74:
 741:../src/drivers/mss_sys_services/mss_comblk.c **** 
 742:../src/drivers/mss_sys_services/mss_comblk.c **** /*==============================================================================
 743:../src/drivers/mss_sys_services/mss_comblk.c ****  *
 744:../src/drivers/mss_sys_services/mss_comblk.c ****  */
 745:../src/drivers/mss_sys_services/mss_comblk.c **** static void process_sys_ctrl_command(uint8_t cmd_opcode)
 746:../src/drivers/mss_sys_services/mss_comblk.c **** {
 182              		.loc 1 746 0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 187              	.LVL14:
 747:../src/drivers/mss_sys_services/mss_comblk.c ****     if(g_async_event_handler != 0)
 188              		.loc 1 747 0
 189 0000 024B     		ldr	r3, .L25
 190 0002 1A68     		ldr	r2, [r3]
 191 0004 0AB1     		cbz	r2, .L23
 748:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 749:../src/drivers/mss_sys_services/mss_comblk.c ****         g_async_event_handler(cmd_opcode);
 192              		.loc 1 749 0
 193 0006 1B68     		ldr	r3, [r3]
 194 0008 1847     		bx	r3	@ indirect register sibling call
 195              	.LVL15:
 196              	.L23:
 197 000a 7047     		bx	lr
 198              	.L26:
 199              		.align	2
 200              	.L25:
 201 000c 00000000 		.word	.LANCHOR3
 202              		.cfi_endproc
 203              	.LFE74:
 205              		.section	.text.abort_current_cmd,"ax",%progbits
 206              		.align	1
 207              		.thumb
 208              		.thumb_func
 210              	abort_current_cmd:
 211              	.LFB71:
 672:../src/drivers/mss_sys_services/mss_comblk.c ****     if(g_request_in_progress)
 212              		.loc 1 672 0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 08B5     		push	{r3, lr}
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 3, -8
 219              		.cfi_offset 14, -4
 673:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 220              		.loc 1 673 0
 221 0002 084B     		ldr	r3, .L32
 222 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 223 0006 63B1     		cbz	r3, .L27
 224              	.LBB7:
 225              	.LBB8:
 681:../src/drivers/mss_sys_services/mss_comblk.c ****         
 226              		.loc 1 681 0
 227 0008 074B     		ldr	r3, .L32+4
 228 000a 1888     		ldrh	r0, [r3]
 229 000c 80B2     		uxth	r0, r0
 230 000e FFF7FEFF 		bl	complete_request
 231              	.LVL16:
 686:../src/drivers/mss_sys_services/mss_comblk.c ****         do {
 232              		.loc 1 686 0
 233 0012 064B     		ldr	r3, .L32+8
 234 0014 1A68     		ldr	r2, [r3]
 235 0016 42F00102 		orr	r2, r2, #1
 236 001a 1A60     		str	r2, [r3]
 237              	.L29:
 688:../src/drivers/mss_sys_services/mss_comblk.c ****         } while(flush_in_progress);
 238              		.loc 1 688 0
 239 001c 1A68     		ldr	r2, [r3]
 240              	.LVL17:
 689:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 241              		.loc 1 689 0
 242 001e D207     		lsls	r2, r2, #31
 243              	.LVL18:
 244 0020 FCD4     		bmi	.L29
 245              	.L27:
 246 0022 08BD     		pop	{r3, pc}
 247              	.L33:
 248              		.align	2
 249              	.L32:
 250 0024 00000000 		.word	.LANCHOR2
 251 0028 00000000 		.word	.LANCHOR4
 252 002c 00600140 		.word	1073831936
 253              	.LBE8:
 254              	.LBE7:
 255              		.cfi_endproc
 256              	.LFE71:
 258              		.section	.text.MSS_COMBLK_init,"ax",%progbits
 259              		.align	1
 260              		.global	MSS_COMBLK_init
 261              		.thumb
 262              		.thumb_func
 264              	MSS_COMBLK_init:
 265              	.LFB63:
  90:../src/drivers/mss_sys_services/mss_comblk.c ****     /*
 266              		.loc 1 90 0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              	.LVL19:
 271 0000 70B5     		push	{r4, r5, r6, lr}
 272              		.cfi_def_cfa_offset 16
 273              		.cfi_offset 4, -16
 274              		.cfi_offset 5, -12
 275              		.cfi_offset 6, -8
 276              		.cfi_offset 14, -4
  95:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 277              		.loc 1 95 0
 278 0002 1A4A     		ldr	r2, .L35
 279              	.LBB15:
 280              	.LBB16:
 281              		.file 2 "C:\\Microsemi\\SoftConsole_v4.0\\CMSIS\\V4.3\\Include/core_cm3.h"
   1:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /**************************************************************************//**
   2:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @file     core_cm3.h
   3:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @version  V4.10
   5:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @date     18. March 2015
   6:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *
   7:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @note
   8:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *
   9:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
  10:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  12:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    All rights reserved.
  13:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      to endorse or promote products derived from this software without
  22:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      specific prior written permission.
  23:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    *
  24:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  37:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  38:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined ( __ICCARM__ )
  39:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
  41:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  42:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  45:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
  46:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  extern "C" {
  47:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
  48:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  49:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  52:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  55:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Unions are used for effective representation of core registers.
  57:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  58:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
  61:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  62:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  63:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
  64:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                 CMSIS definitions
  65:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
  66:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup Cortex_M3
  67:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
  68:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
  69:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  70:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*  CMSIS CM3 definitions */
  71:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  76:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  78:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  79:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if   defined ( __CC_ARM )
  80:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  84:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __GNUC__ )
  85:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  89:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
  90:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  94:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TMS470__ )
  95:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  98:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TASKING__ )
  99:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 103:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __CSMC__ )
 104:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __packed
 105:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 109:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 110:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 111:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     This core does not support an FPU at all
 113:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 114:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __FPU_USED       0
 115:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 116:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined ( __CC_ARM )
 117:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 120:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 121:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __GNUC__ )
 122:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 125:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 126:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
 127:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __ARMVFP__
 128:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 130:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 131:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TMS470__ )
 132:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 135:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 136:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TASKING__ )
 137:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __FPU_VFP__
 138:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 140:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 141:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 145:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 146:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 147:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 151:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 152:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 153:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 154:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 155:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 157:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 159:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 162:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 163:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  extern "C" {
 164:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 165:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 166:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* check device defines and use defaults */
 167:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __CM3_REV
 169:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __CM3_REV               0x0200
 170:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 172:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 173:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __MPU_PRESENT
 174:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __MPU_PRESENT             0
 175:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 177:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 178:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 182:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 183:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 187:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 188:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 189:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /**
 191:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 193:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \li to specify the access to peripheral variables.
 195:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 197:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 198:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 200:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 202:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 205:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group Cortex_M3 */
 206:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 207:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 208:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 209:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
 210:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                 Register Abstraction
 211:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Core Register contain:
 212:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Register
 213:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core NVIC Register
 214:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SCB Register
 215:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SysTick Register
 216:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Debug Register
 217:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core MPU Register
 218:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
 219:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 222:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 223:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief  Core Register type definitions.
 226:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 227:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 228:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 229:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 231:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 232:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 233:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 234:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 235:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 236:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 237:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 238:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 239:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 240:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 241:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 242:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 243:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } APSR_Type;
 244:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 245:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* APSR Register Definitions */
 246:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 247:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 248:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 249:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 250:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 251:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 252:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 253:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 254:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 255:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 256:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 257:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 258:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 259:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 260:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 261:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 262:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 263:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 264:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 265:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 266:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 267:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 268:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 270:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 271:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 272:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } IPSR_Type;
 273:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 274:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* IPSR Register Definitions */
 275:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 276:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 277:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 278:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 279:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 281:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 282:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 283:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 284:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 285:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 286:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 287:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 288:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 289:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } xPSR_Type;
 297:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 298:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* xPSR Register Definitions */
 299:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 300:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 301:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 302:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 303:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 304:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 305:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 306:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 307:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 308:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 309:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 310:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 311:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 312:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 313:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 314:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 315:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 316:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 317:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 318:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 319:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 320:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 321:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 322:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 323:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 324:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 325:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 326:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 327:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 328:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 329:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 330:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 331:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 332:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved                           */
 333:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } CONTROL_Type;
 336:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 337:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* CONTROL Register Definitions */
 338:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 339:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 340:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 341:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 342:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 343:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 344:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_CORE */
 345:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 346:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 347:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
 348:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 349:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 350:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 351:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 352:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 353:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 354:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 355:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 356:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 357:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 358:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[24];
 359:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 360:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RSERVED1[24];
 361:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 362:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[24];
 363:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 364:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[24];
 365:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 366:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[56];
 367:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 368:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[644];
 369:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 370:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }  NVIC_Type;
 371:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 372:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 373:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 374:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 375:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 376:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 377:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 378:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 379:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 380:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 381:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 382:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 383:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 385:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 386:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 387:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 388:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 389:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 390:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 391:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 392:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 393:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 394:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 395:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 397:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 398:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 399:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 400:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 401:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 402:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 403:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 404:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 405:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 406:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 407:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 408:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[5];
 409:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 410:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SCB_Type;
 411:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 412:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB CPUID Register Definitions */
 413:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 414:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 415:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 416:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 417:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 418:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 419:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 420:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 421:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 422:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 423:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 424:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 425:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 426:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 427:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 428:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 429:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 430:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 431:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 432:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 433:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 434:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 435:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 436:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 437:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 438:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 439:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 440:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 441:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 442:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 443:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 444:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 445:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 446:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 447:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 448:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 449:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 450:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 451:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 452:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 453:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 454:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 455:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 456:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 457:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 458:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 459:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 460:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 461:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 462:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 463:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 464:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 465:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 466:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 467:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 468:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 469:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 470:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 471:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 475:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 478:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 481:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 484:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 487:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 490:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 492:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 493:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB System Control Register Definitions */
 494:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 497:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 500:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 501:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 503:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 504:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 507:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 510:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 511:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 513:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 516:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 519:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 521:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 522:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 523:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 526:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 529:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 532:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 535:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 538:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 541:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 544:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 547:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 549:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 550:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 553:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 556:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 558:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 559:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 561:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 562:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 564:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 565:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 568:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 569:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 572:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 574:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 575:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 576:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 579:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 582:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 585:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 586:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 589:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 592:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 595:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 598:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 600:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 601:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SCB */
 602:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 603:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 604:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 605:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 606:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 608:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 609:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 610:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 612:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 613:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 614:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 615:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 617:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 618:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 619:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 620:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 621:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SCnSCB_Type;
 622:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 623:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 624:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 625:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 626:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 627:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Auxiliary Control Register Definitions */
 628:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 629:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 630:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 631:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 632:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 633:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 634:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 635:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 636:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 637:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 638:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 639:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 640:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 641:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 642:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 643:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 644:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 645:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 646:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 647:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 648:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 649:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 650:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 651:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 652:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 653:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 654:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 655:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SysTick_Type;
 656:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 657:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 658:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 659:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 660:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 661:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 662:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 663:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 664:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 665:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 666:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 667:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 668:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 669:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 670:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Reload Register Definitions */
 671:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 672:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 673:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 674:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Current Register Definitions */
 675:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 676:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 677:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 678:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Calibration Register Definitions */
 679:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 680:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 681:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 682:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 683:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 684:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 685:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 686:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 687:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 688:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 689:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 690:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 691:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 692:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 693:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 694:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 695:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 696:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 697:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 698:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 699:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 700:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 701:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  union
 702:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 703:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 704:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 705:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 706:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 707:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[864];
 708:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 709:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[15];
 710:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 711:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[15];
 712:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 713:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[29];
 714:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 715:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 716:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 717:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[43];
 718:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 719:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 720:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[6];
 721:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 722:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 723:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 724:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 725:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 726:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 727:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 728:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 729:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 730:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 731:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 732:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 733:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } ITM_Type;
 734:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 735:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 736:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 737:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 738:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 739:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Trace Control Register Definitions */
 740:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 741:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 742:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 743:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 744:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 745:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 746:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 747:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 748:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 749:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 750:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 751:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 752:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 753:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 754:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 755:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 756:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 757:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 758:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 759:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 760:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 761:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 762:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 763:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 764:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 765:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 766:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 767:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Write Register Definitions */
 768:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 769:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 770:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 771:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Read Register Definitions */
 772:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 773:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 774:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 775:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 776:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 777:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 778:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 779:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Lock Status Register Definitions */
 780:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 781:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 782:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 783:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 784:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 785:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 786:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 787:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 788:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 789:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 790:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 791:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 792:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 793:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 794:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 795:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 796:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 797:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 798:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 799:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 800:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 801:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 802:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 803:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 804:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 805:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 806:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 807:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 808:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 809:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 810:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 811:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 812:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 813:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 814:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 815:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 816:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 817:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 818:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 819:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 820:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 821:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[1];
 822:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 823:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 824:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 825:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } DWT_Type;
 826:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 827:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Control Register Definitions */
 828:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 829:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 830:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 831:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 832:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 833:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 834:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 835:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 836:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 837:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 838:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 839:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 840:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 841:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 842:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 843:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 844:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 845:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 846:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 847:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 848:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 849:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 850:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 851:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 852:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 853:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 854:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 855:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 856:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 857:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 858:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 859:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 860:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 861:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 862:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 863:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 864:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 865:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 866:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 867:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 868:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 869:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 870:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 871:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 872:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 873:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 874:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 875:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 876:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 877:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 878:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 879:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 880:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 881:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 882:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT CPI Count Register Definitions */
 883:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 884:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 885:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 886:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 887:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 888:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 889:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 890:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Sleep Count Register Definitions */
 891:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 892:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 893:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 894:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT LSU Count Register Definitions */
 895:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 896:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 897:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 898:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 899:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 900:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 901:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 902:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 903:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 904:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 905:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 906:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Comparator Function Register Definitions */
 907:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 908:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 909:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 910:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 911:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 912:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 913:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 914:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 915:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 916:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 917:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 918:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 919:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 920:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 921:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 922:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 923:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 924:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 925:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 926:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 927:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 928:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 929:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 930:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 931:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 932:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 933:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 934:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 935:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 936:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 937:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 938:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 939:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 940:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 941:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 942:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 943:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 944:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 945:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 946:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 947:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 948:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 949:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[2];
 950:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 951:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[55];
 952:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 953:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[131];
 954:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 955:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 956:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 957:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[759];
 958:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 959:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 960:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 961:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[1];
 962:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 963:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 964:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 965:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[39];
 966:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 967:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 968:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED7[8];
 969:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 970:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 971:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } TPI_Type;
 972:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 973:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 974:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 975:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 976:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 977:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 978:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 979:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 980:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 981:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 982:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 983:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 984:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 985:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 986:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 987:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 988:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 989:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 990:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 991:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 992:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 993:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 994:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 995:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 996:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 997:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 998:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 999:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1000:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1001:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI TRIGGER Register Definitions */
1002:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1003:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1004:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1005:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1006:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1009:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1012:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1015:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1018:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1019:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1020:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1021:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1022:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1023:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1024:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1025:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1026:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1027:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1028:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1030:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1031:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1032:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1033:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1034:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1035:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1036:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1037:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1038:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1039:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1040:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1041:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1042:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1043:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1044:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1045:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1046:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1047:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1048:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1049:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1050:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1051:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1052:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1053:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1054:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1055:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1056:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1057:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1058:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1059:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1060:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1061:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI DEVID Register Definitions */
1062:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1063:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1064:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1065:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1066:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1067:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1068:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1069:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1070:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1071:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1072:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1073:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1074:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1075:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1076:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1077:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1078:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1079:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1080:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1081:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1082:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1083:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1084:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1085:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1086:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1087:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1088:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1089:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1090:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
1091:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
1092:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1093:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1094:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1095:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1096:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1097:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1098:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1099:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
1100:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1101:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1102:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1103:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1104:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1105:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1106:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1107:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1108:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1109:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1110:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1111:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1112:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } MPU_Type;
1113:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1114:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Type Register */
1115:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1116:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1117:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1118:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1119:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1120:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1121:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1122:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1123:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1124:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Control Register */
1125:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1126:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1127:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1128:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1129:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1130:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1131:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1132:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1133:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1134:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Number Register */
1135:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1136:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1137:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1138:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Base Address Register */
1139:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1140:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1141:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1142:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1143:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1144:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1145:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1146:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1147:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1148:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Attribute and Size Register */
1149:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1150:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1151:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1152:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1153:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1154:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1155:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1156:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1157:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1158:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1159:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1160:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1161:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1162:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1163:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1164:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1165:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1166:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1167:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1168:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1169:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1170:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1171:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1172:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1173:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1174:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1175:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1176:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1177:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1178:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1179:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_MPU */
1180:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
1181:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1182:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1183:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
1184:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1185:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1186:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1187:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1188:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1189:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1190:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1191:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
1192:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1193:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1194:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1195:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1196:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1197:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } CoreDebug_Type;
1198:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1199:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Halting Control and Status Register */
1200:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1201:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1202:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1203:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1204:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1205:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1206:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1207:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1208:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1209:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1210:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1211:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1212:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1213:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1214:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1215:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1216:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1217:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1218:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1219:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1220:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1221:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1222:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1223:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1224:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1225:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1226:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1227:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1228:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1229:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1230:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1231:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1232:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1233:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1234:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1235:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1236:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Core Register Selector Register */
1237:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1238:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1239:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1240:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1241:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1242:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1243:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Exception and Monitor Control Register */
1244:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1245:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1246:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1247:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1248:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1249:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1250:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1251:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1252:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1253:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1254:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1255:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1256:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1257:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1258:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1259:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1260:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1261:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1262:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1263:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1264:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1265:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1266:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1267:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1268:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1269:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1270:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1271:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1272:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1273:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1274:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1275:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1276:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1277:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1278:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1279:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1280:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1281:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1282:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1283:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1284:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1285:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1286:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
1287:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1288:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1289:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1290:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1291:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1292:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1293:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1294:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1295:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1296:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1297:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1298:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1299:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1300:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1301:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1302:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1303:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1304:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1305:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1306:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1307:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1308:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1309:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1310:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1311:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
1312:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1313:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1314:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
1315:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1316:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} */
1317:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1318:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1319:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1320:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
1321:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                Hardware Abstraction Layer
1322:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Core Function Interface contains:
1323:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core NVIC Functions
1324:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SysTick Functions
1325:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Debug Functions
1326:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Register Access Functions
1327:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
1328:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1329:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
1330:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1331:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1332:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1333:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1334:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1335:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1336:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1337:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     @{
1338:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1339:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1340:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Set Priority Grouping
1341:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1342:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1343:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1344:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Only values from 0..7 are used.
1345:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   In case of a conflict between priority grouping and available
1346:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1347:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1348:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1349:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1350:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1351:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1352:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t reg_value;
1353:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1354:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1355:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1356:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1357:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value  =  (reg_value                                   |
1358:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1359:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1360:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   SCB->AIRCR =  reg_value;
1361:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1362:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1363:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1364:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Get Priority Grouping
1365:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1366:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1367:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1368:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1369:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1370:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1371:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1372:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1373:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1374:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1375:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1376:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Enable External Interrupt
1377:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1378:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1379:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1380:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1381:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1382:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1383:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1385:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1386:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1387:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1388:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Disable External Interrupt
1389:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1390:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1391:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1392:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1393:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1394:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1395:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 282              		.loc 2 1396 0
 283 0004 1A4C     		ldr	r4, .L35+4
 284              	.LBE16:
 285              	.LBE15:
  98:../src/drivers/mss_sys_services/mss_comblk.c ****     
 286              		.loc 1 98 0
 287 0006 1B4E     		ldr	r6, .L35+8
  95:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 288              		.loc 1 95 0
 289 0008 0023     		movs	r3, #0
 290              	.LBB18:
 291              	.LBB17:
 292              		.loc 2 1396 0
 293 000a 4FF40025 		mov	r5, #524288
 294 000e C4F88050 		str	r5, [r4, #128]
 295              	.LBE17:
 296              	.LBE18:
  95:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 297              		.loc 1 95 0
 298 0012 9360     		str	r3, [r2, #8]
 299              	.LVL20:
 300              	.LBB19:
 301              	.LBB20:
1397:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1398:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1399:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1400:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Get Pending Interrupt
1401:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1402:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1403:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     for the specified interrupt.
1404:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1405:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1407:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return             0  Interrupt status is not pending.
1408:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return             1  Interrupt status is pending.
1409:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1410:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1411:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1412:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1413:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1414:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1415:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1416:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Set Pending Interrupt
1417:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1418:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function sets the pending bit of an external interrupt.
1419:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1420:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1421:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1422:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1423:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1424:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1425:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1426:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1427:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1428:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Clear Pending Interrupt
1429:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1430:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function clears the pending bit of an external interrupt.
1431:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1432:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1433:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1434:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1435:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1436:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 302              		.loc 2 1436 0
 303 0014 C4F88051 		str	r5, [r4, #384]
 304              	.LBE20:
 305              	.LBE19:
  98:../src/drivers/mss_sys_services/mss_comblk.c ****     
 306              		.loc 1 98 0
 307 0018 3060     		str	r0, [r6]
 103:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = 0u;
 308              		.loc 1 103 0
 309 001a 1748     		ldr	r0, .L35+12
 310              	.LVL21:
 311 001c 0370     		strb	r3, [r0]
 312              	.LVL22:
 104:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = 0u;
 313              		.loc 1 104 0
 314 001e 1748     		ldr	r0, .L35+16
 315 0020 0370     		strb	r3, [r0]
 105:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = 0u;
 316              		.loc 1 105 0
 317 0022 1748     		ldr	r0, .L35+20
 318 0024 0360     		str	r3, [r0]
 106:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0u;
 319              		.loc 1 106 0
 320 0026 1748     		ldr	r0, .L35+24
 321 0028 0380     		strh	r3, [r0]	@ movhi
 107:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 322              		.loc 1 107 0
 323 002a 1748     		ldr	r0, .L35+28
 324 002c 0360     		str	r3, [r0]
 108:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 325              		.loc 1 108 0
 326 002e 1748     		ldr	r0, .L35+32
 327 0030 0360     		str	r3, [r0]
 109:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = 0u;
 328              		.loc 1 109 0
 329 0032 1748     		ldr	r0, .L35+36
 330 0034 0160     		str	r1, [r0]
 110:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 331              		.loc 1 110 0
 332 0036 1749     		ldr	r1, .L35+40
 333              	.LVL23:
 334 0038 0B80     		strh	r3, [r1]	@ movhi
 111:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = 0;
 335              		.loc 1 111 0
 336 003a 1749     		ldr	r1, .L35+44
 337 003c 0B80     		strh	r3, [r1]	@ movhi
 112:../src/drivers/mss_sys_services/mss_comblk.c ****     
 338              		.loc 1 112 0
 339 003e 1749     		ldr	r1, .L35+48
 340 0040 0B60     		str	r3, [r1]
 114:../src/drivers/mss_sys_services/mss_comblk.c ****     
 341              		.loc 1 114 0
 342 0042 1749     		ldr	r1, .L35+52
 343 0044 0B70     		strb	r3, [r1]
 121:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->CONTROL |= CR_ENABLE_MASK;
 344              		.loc 1 121 0
 345 0046 1368     		ldr	r3, [r2]
 346 0048 23F02003 		bic	r3, r3, #32
 347 004c 1360     		str	r3, [r2]
 348              	.LVL24:
 122:../src/drivers/mss_sys_services/mss_comblk.c ****     
 349              		.loc 1 122 0
 350 004e 1368     		ldr	r3, [r2]
 351 0050 43F01003 		orr	r3, r3, #16
 352 0054 1360     		str	r3, [r2]
 128:../src/drivers/mss_sys_services/mss_comblk.c ****     COMBLK->INT_ENABLE |= RCVOKAY_MASK;
 353              		.loc 1 128 0
 354 0056 9368     		ldr	r3, [r2, #8]
 355 0058 23F00103 		bic	r3, r3, #1
 356 005c 9360     		str	r3, [r2, #8]
 129:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 357              		.loc 1 129 0
 358 005e 9368     		ldr	r3, [r2, #8]
 359 0060 43F00203 		orr	r3, r3, #2
 360 0064 9360     		str	r3, [r2, #8]
 361              	.LVL25:
 362              	.LBB21:
 363              	.LBB22:
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 364              		.loc 2 1384 0
 365 0066 2560     		str	r5, [r4]
 366 0068 70BD     		pop	{r4, r5, r6, pc}
 367              	.L36:
 368 006a 00BF     		.align	2
 369              	.L35:
 370 006c 00600140 		.word	1073831936
 371 0070 00E100E0 		.word	-536813312
 372 0074 00000000 		.word	.LANCHOR3
 373 0078 00000000 		.word	.LANCHOR2
 374 007c 00000000 		.word	.LANCHOR5
 375 0080 00000000 		.word	.LANCHOR6
 376 0084 00000000 		.word	.LANCHOR7
 377 0088 00000000 		.word	.LANCHOR8
 378 008c 00000000 		.word	.LANCHOR9
 379 0090 00000000 		.word	.LANCHOR1
 380 0094 00000000 		.word	.LANCHOR10
 381 0098 00000000 		.word	.LANCHOR4
 382 009c 00000000 		.word	.LANCHOR0
 383 00a0 00000000 		.word	.LANCHOR11
 384              	.LBE22:
 385              	.LBE21:
 386              		.cfi_endproc
 387              	.LFE63:
 389              		.section	.text.MSS_COMBLK_send_cmd_with_ptr,"ax",%progbits
 390              		.align	1
 391              		.global	MSS_COMBLK_send_cmd_with_ptr
 392              		.thumb
 393              		.thumb_func
 395              	MSS_COMBLK_send_cmd_with_ptr:
 396              	.LFB64:
 144:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t tx_okay;
 397              		.loc 1 144 0
 398              		.cfi_startproc
 399              		@ args = 4, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              	.LVL26:
 402 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 403              		.cfi_def_cfa_offset 32
 404              		.cfi_offset 4, -32
 405              		.cfi_offset 5, -28
 406              		.cfi_offset 6, -24
 407              		.cfi_offset 7, -20
 408              		.cfi_offset 8, -16
 409              		.cfi_offset 9, -12
 410              		.cfi_offset 10, -8
 411              		.cfi_offset 14, -4
 144:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t tx_okay;
 412              		.loc 1 144 0
 413 0004 8246     		mov	r10, r0
 414 0006 9146     		mov	r9, r2
 415 0008 9846     		mov	r8, r3
 416              	.LBB29:
 417              	.LBB30:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 418              		.loc 2 1396 0
 419 000a 224E     		ldr	r6, .L41
 420              	.LBE30:
 421              	.LBE29:
 151:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 422              		.loc 1 151 0
 423 000c 224D     		ldr	r5, .L41+4
 424 000e 0024     		movs	r4, #0
 144:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t tx_okay;
 425              		.loc 1 144 0
 426 0010 0F46     		mov	r7, r1
 427              	.LBB32:
 428              	.LBB31:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 429              		.loc 2 1396 0
 430 0012 4FF40021 		mov	r1, #524288
 431              	.LVL27:
 432 0016 C6F88010 		str	r1, [r6, #128]
 433              	.LBE31:
 434              	.LBE32:
 151:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 435              		.loc 1 151 0
 436 001a AC60     		str	r4, [r5, #8]
 437              	.LVL28:
 438              	.LBB33:
 439              	.LBB34:
 440              		.loc 2 1436 0
 441 001c C6F88011 		str	r1, [r6, #384]
 442              	.LBE34:
 443              	.LBE33:
 157:../src/drivers/mss_sys_services/mss_comblk.c ****     
 444              		.loc 1 157 0
 445 0020 FFF7FEFF 		bl	abort_current_cmd
 446              	.LVL29:
 162:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = cmd_opcode;
 447              		.loc 1 162 0
 448 0024 1D4B     		ldr	r3, .L41+8
 449 0026 0122     		movs	r2, #1
 450 0028 1A70     		strb	r2, [r3]
 164:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = 0u;
 451              		.loc 1 164 0
 452 002a 1D4B     		ldr	r3, .L41+12
 163:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = 0u;
 453              		.loc 1 163 0
 454 002c 1D4E     		ldr	r6, .L41+16
 164:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = 0u;
 455              		.loc 1 164 0
 456 002e 1C60     		str	r4, [r3]
 165:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0u;
 457              		.loc 1 165 0
 458 0030 1D4B     		ldr	r3, .L41+20
 163:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = 0u;
 459              		.loc 1 163 0
 460 0032 86F800A0 		strb	r10, [r6]
 165:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0u;
 461              		.loc 1 165 0
 462 0036 1C80     		strh	r4, [r3]	@ movhi
 166:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 463              		.loc 1 166 0
 464 0038 1C4B     		ldr	r3, .L41+24
 169:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 465              		.loc 1 169 0
 466 003a 1D4A     		ldr	r2, .L41+28
 166:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 467              		.loc 1 166 0
 468 003c 1C60     		str	r4, [r3]
 167:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 469              		.loc 1 167 0
 470 003e 1D4B     		ldr	r3, .L41+32
 169:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 471              		.loc 1 169 0
 472 0040 A2F80080 		strh	r8, [r2]	@ movhi
 167:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 473              		.loc 1 167 0
 474 0044 1C60     		str	r4, [r3]
 168:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 475              		.loc 1 168 0
 476 0046 1C4B     		ldr	r3, .L41+36
 172:../src/drivers/mss_sys_services/mss_comblk.c ****     
 477              		.loc 1 172 0
 478 0048 089A     		ldr	r2, [sp, #32]
 168:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 479              		.loc 1 168 0
 480 004a C3F80090 		str	r9, [r3]
 170:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = 0u;
 481              		.loc 1 170 0
 482 004e 1B4B     		ldr	r3, .L41+40
 483 0050 1C80     		strh	r4, [r3]	@ movhi
 171:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 484              		.loc 1 171 0
 485 0052 1B4B     		ldr	r3, .L41+44
 177:../src/drivers/mss_sys_services/mss_comblk.c ****     
 486              		.loc 1 177 0
 487 0054 3078     		ldrb	r0, [r6]	@ zero_extendqisi2
 171:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 488              		.loc 1 171 0
 489 0056 1C60     		str	r4, [r3]
 172:../src/drivers/mss_sys_services/mss_comblk.c ****     
 490              		.loc 1 172 0
 491 0058 1A4B     		ldr	r3, .L41+48
 492 005a 1A60     		str	r2, [r3]
 177:../src/drivers/mss_sys_services/mss_comblk.c ****     
 493              		.loc 1 177 0
 494 005c FFF7FEFF 		bl	send_cmd_opcode
 495              	.LVL30:
 183:../src/drivers/mss_sys_services/mss_comblk.c ****     
 496              		.loc 1 183 0
 497 0060 2B68     		ldr	r3, [r5]
 498 0062 43F00403 		orr	r3, r3, #4
 499 0066 2B60     		str	r3, [r5]
 500              	.L38:
 187:../src/drivers/mss_sys_services/mss_comblk.c ****     } while(0u == tx_okay);
 501              		.loc 1 187 0 discriminator 1
 502 0068 6A68     		ldr	r2, [r5, #4]
 503              	.LVL31:
 504 006a 0B4B     		ldr	r3, .L41+4
 188:../src/drivers/mss_sys_services/mss_comblk.c ****     
 505              		.loc 1 188 0 discriminator 1
 506 006c D207     		lsls	r2, r2, #31
 507              	.LVL32:
 508 006e FBD5     		bpl	.L38
 191:../src/drivers/mss_sys_services/mss_comblk.c ****     
 509              		.loc 1 191 0
 510 0070 5F61     		str	r7, [r3, #20]
 193:../src/drivers/mss_sys_services/mss_comblk.c ****     
 511              		.loc 1 193 0
 512 0072 1A68     		ldr	r2, [r3]
 195:../src/drivers/mss_sys_services/mss_comblk.c ****     
 513              		.loc 1 195 0
 514 0074 0321     		movs	r1, #3
 193:../src/drivers/mss_sys_services/mss_comblk.c ****     
 515              		.loc 1 193 0
 516 0076 22F00402 		bic	r2, r2, #4
 517 007a 1A60     		str	r2, [r3]
 195:../src/drivers/mss_sys_services/mss_comblk.c ****     
 518              		.loc 1 195 0
 519 007c 124A     		ldr	r2, .L41+52
 520 007e 1170     		strb	r1, [r2]
 200:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 521              		.loc 1 200 0
 522 0080 9A68     		ldr	r2, [r3, #8]
 523 0082 42F00202 		orr	r2, r2, #2
 524 0086 9A60     		str	r2, [r3, #8]
 525              	.LVL33:
 526              	.LBB35:
 527              	.LBB36:
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 528              		.loc 2 1384 0
 529 0088 024B     		ldr	r3, .L41
 530 008a 4FF40022 		mov	r2, #524288
 531 008e 1A60     		str	r2, [r3]
 532 0090 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 533              	.LVL34:
 534              	.L42:
 535              		.align	2
 536              	.L41:
 537 0094 00E100E0 		.word	-536813312
 538 0098 00600140 		.word	1073831936
 539 009c 00000000 		.word	.LANCHOR2
 540 00a0 00000000 		.word	.LANCHOR6
 541 00a4 00000000 		.word	.LANCHOR5
 542 00a8 00000000 		.word	.LANCHOR7
 543 00ac 00000000 		.word	.LANCHOR8
 544 00b0 00000000 		.word	.LANCHOR10
 545 00b4 00000000 		.word	.LANCHOR9
 546 00b8 00000000 		.word	.LANCHOR1
 547 00bc 00000000 		.word	.LANCHOR4
 548 00c0 00000000 		.word	.LANCHOR12
 549 00c4 00000000 		.word	.LANCHOR0
 550 00c8 00000000 		.word	.LANCHOR11
 551              	.LBE36:
 552              	.LBE35:
 553              		.cfi_endproc
 554              	.LFE64:
 556              		.section	.text.MSS_COMBLK_send_cmd,"ax",%progbits
 557              		.align	1
 558              		.global	MSS_COMBLK_send_cmd
 559              		.thumb
 560              		.thumb_func
 562              	MSS_COMBLK_send_cmd:
 563              	.LFB65:
 217:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 564              		.loc 1 217 0
 565              		.cfi_startproc
 566              		@ args = 12, pretend = 0, frame = 8
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              	.LVL35:
 569 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 570              		.cfi_def_cfa_offset 48
 571              		.cfi_offset 4, -36
 572              		.cfi_offset 5, -32
 573              		.cfi_offset 6, -28
 574              		.cfi_offset 7, -24
 575              		.cfi_offset 8, -20
 576              		.cfi_offset 9, -16
 577              		.cfi_offset 10, -12
 578              		.cfi_offset 11, -8
 579              		.cfi_offset 14, -4
 217:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 580              		.loc 1 217 0
 581 0004 0646     		mov	r6, r0
 582 0006 9346     		mov	fp, r2
 220:../src/drivers/mss_sys_services/mss_comblk.c ****     
 583              		.loc 1 220 0
 584 0008 0F46     		mov	r7, r1
 585 000a 01B9     		cbnz	r1, .L44
 220:../src/drivers/mss_sys_services/mss_comblk.c ****     
 586              		.loc 1 220 0 is_stmt 0 discriminator 1
 587              	@ 220 "../src/drivers/mss_sys_services/mss_comblk.c" 1
 588 000c 00BE     		BKPT
 589              		
 590              	@ 0 "" 2
 591              		.thumb
 592              	.L44:
 593              	.LBB43:
 594              	.LBB44:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 595              		.loc 2 1396 0 is_stmt 1
 596 000e 2F4A     		ldr	r2, .L49
 597              	.LVL36:
 598              	.LBE44:
 599              	.LBE43:
 226:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 600              		.loc 1 226 0
 601 0010 DFF8E4A0 		ldr	r10, .L49+44
 602              	.LBB47:
 603              	.LBB45:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 604              		.loc 2 1396 0
 605 0014 4FF40021 		mov	r1, #524288
 606              	.LVL37:
 607              	.LBE45:
 608              	.LBE47:
 226:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 609              		.loc 1 226 0
 610 0018 0025     		movs	r5, #0
 611 001a 0193     		str	r3, [sp, #4]
 612              	.LVL38:
 613              	.LBB48:
 614              	.LBB46:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 615              		.loc 2 1396 0
 616 001c C2F88010 		str	r1, [r2, #128]
 617              	.LBE46:
 618              	.LBE48:
 226:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 619              		.loc 1 226 0
 620 0020 CAF80850 		str	r5, [r10, #8]
 621              	.LVL39:
 622              	.LBB49:
 623              	.LBB50:
 624              		.loc 2 1436 0
 625 0024 C2F88011 		str	r1, [r2, #384]
 626              	.LBE50:
 627              	.LBE49:
 232:../src/drivers/mss_sys_services/mss_comblk.c ****     
 628              		.loc 1 232 0
 629 0028 FFF7FEFF 		bl	abort_current_cmd
 630              	.LVL40:
 237:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = p_cmd[0];
 631              		.loc 1 237 0
 632 002c 284A     		ldr	r2, .L49+4
 633 002e 4FF00108 		mov	r8, #1
 634 0032 82F80080 		strb	r8, [r2]
 238:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = p_cmd;
 635              		.loc 1 238 0
 636 0036 2749     		ldr	r1, .L49+8
 637 0038 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 242:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 638              		.loc 1 242 0
 639 003a 019B     		ldr	r3, [sp, #4]
 238:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = p_cmd;
 640              		.loc 1 238 0
 641 003c 0A70     		strb	r2, [r1]
 241:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = data_size;
 642              		.loc 1 241 0
 643 003e 264A     		ldr	r2, .L49+12
 240:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = p_data;
 644              		.loc 1 240 0
 645 0040 264C     		ldr	r4, .L49+16
 241:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = data_size;
 646              		.loc 1 241 0
 647 0042 C2F800B0 		str	fp, [r2]
 242:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 648              		.loc 1 242 0
 649 0046 DFF8B4B0 		ldr	fp, .L49+48
 650              	.LVL41:
 240:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = p_data;
 651              		.loc 1 240 0
 652 004a 2780     		strh	r7, [r4]	@ movhi
 243:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 653              		.loc 1 243 0
 654 004c 244A     		ldr	r2, .L49+20
 242:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 655              		.loc 1 242 0
 656 004e CBF80030 		str	r3, [fp]
 243:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 657              		.loc 1 243 0
 658 0052 0C9B     		ldr	r3, [sp, #48]
 239:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = cmd_size;
 659              		.loc 1 239 0
 660 0054 DFF8A890 		ldr	r9, .L49+52
 243:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 661              		.loc 1 243 0
 662 0058 1360     		str	r3, [r2]
 244:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 663              		.loc 1 244 0
 664 005a BDF83420 		ldrh	r2, [sp, #52]
 665 005e 214B     		ldr	r3, .L49+24
 239:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = cmd_size;
 666              		.loc 1 239 0
 667 0060 C9F80060 		str	r6, [r9]
 244:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 668              		.loc 1 244 0
 669 0064 1A80     		strh	r2, [r3]	@ movhi
 245:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = 0u;
 670              		.loc 1 245 0
 671 0066 204B     		ldr	r3, .L49+28
 247:../src/drivers/mss_sys_services/mss_comblk.c ****     
 672              		.loc 1 247 0
 673 0068 204A     		ldr	r2, .L49+32
 245:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = 0u;
 674              		.loc 1 245 0
 675 006a 1D80     		strh	r5, [r3]	@ movhi
 246:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 676              		.loc 1 246 0
 677 006c 204B     		ldr	r3, .L49+36
 678 006e 1D60     		str	r5, [r3]
 247:../src/drivers/mss_sys_services/mss_comblk.c ****     
 679              		.loc 1 247 0
 680 0070 0E9B     		ldr	r3, [sp, #56]
 681 0072 1360     		str	r3, [r2]
 249:../src/drivers/mss_sys_services/mss_comblk.c **** 
 682              		.loc 1 249 0
 683 0074 DAF80830 		ldr	r3, [r10, #8]
 684 0078 43F00203 		orr	r3, r3, #2
 685 007c CAF80830 		str	r3, [r10, #8]
 686              	.LVL42:
 254:../src/drivers/mss_sys_services/mss_comblk.c ****     size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
 687              		.loc 1 254 0
 688 0080 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 689 0082 FFF7FEFF 		bl	send_cmd_opcode
 690              	.LVL43:
 255:../src/drivers/mss_sys_services/mss_comblk.c ****     ++size_sent;    /* Adjust for opcode byte sent. */
 691              		.loc 1 255 0
 692 0086 06EB0800 		add	r0, r6, r8
 693 008a 791E     		subs	r1, r7, #1
 694 008c FFF7FEFF 		bl	fill_tx_fifo
 695              	.LVL44:
 256:../src/drivers/mss_sys_services/mss_comblk.c ****     if(size_sent < cmd_size)
 696              		.loc 1 256 0
 697 0090 4044     		add	r0, r0, r8
 698              	.LVL45:
 257:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 699              		.loc 1 257 0
 700 0092 B842     		cmp	r0, r7
 701 0094 174A     		ldr	r2, .L49+40
 702 0096 09D2     		bcs	.L45
 259:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 703              		.loc 1 259 0
 704 0098 2388     		ldrh	r3, [r4]
 262:../src/drivers/mss_sys_services/mss_comblk.c ****     }
 705              		.loc 1 262 0
 706 009a 82F80080 		strb	r8, [r2]
 259:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 707              		.loc 1 259 0
 708 009e 1B1A     		subs	r3, r3, r0
 709 00a0 9BB2     		uxth	r3, r3
 260:../src/drivers/mss_sys_services/mss_comblk.c ****         
 710              		.loc 1 260 0
 711 00a2 3044     		add	r0, r0, r6
 712              	.LVL46:
 259:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 713              		.loc 1 259 0
 714 00a4 2380     		strh	r3, [r4]	@ movhi
 260:../src/drivers/mss_sys_services/mss_comblk.c ****         
 715              		.loc 1 260 0
 716 00a6 C9F80000 		str	r0, [r9]
 717 00aa 07E0     		b	.L46
 718              	.LVL47:
 719              	.L45:
 266:../src/drivers/mss_sys_services/mss_comblk.c ****         if(g_comblk_data_size > 0u)
 720              		.loc 1 266 0
 721 00ac 2580     		strh	r5, [r4]	@ movhi
 267:../src/drivers/mss_sys_services/mss_comblk.c ****         {
 722              		.loc 1 267 0
 723 00ae DBF80030 		ldr	r3, [fp]
 724 00b2 0BB1     		cbz	r3, .L47
 269:../src/drivers/mss_sys_services/mss_comblk.c ****         }
 725              		.loc 1 269 0
 726 00b4 0223     		movs	r3, #2
 727 00b6 00E0     		b	.L48
 728              	.L47:
 273:../src/drivers/mss_sys_services/mss_comblk.c ****         }
 729              		.loc 1 273 0
 730 00b8 0323     		movs	r3, #3
 731              	.L48:
 732 00ba 1370     		strb	r3, [r2]
 733              	.LVL48:
 734              	.L46:
 735              	.LBB51:
 736              	.LBB52:
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 737              		.loc 2 1384 0
 738 00bc 034B     		ldr	r3, .L49
 739 00be 4FF40022 		mov	r2, #524288
 740 00c2 1A60     		str	r2, [r3]
 741              	.LBE52:
 742              	.LBE51:
 281:../src/drivers/mss_sys_services/mss_comblk.c **** 
 743              		.loc 1 281 0
 744 00c4 03B0     		add	sp, sp, #12
 745              		.cfi_def_cfa_offset 36
 746              		@ sp needed
 747 00c6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 748              	.LVL49:
 749              	.L50:
 750 00ca 00BF     		.align	2
 751              	.L49:
 752 00cc 00E100E0 		.word	-536813312
 753 00d0 00000000 		.word	.LANCHOR2
 754 00d4 00000000 		.word	.LANCHOR5
 755 00d8 00000000 		.word	.LANCHOR8
 756 00dc 00000000 		.word	.LANCHOR7
 757 00e0 00000000 		.word	.LANCHOR1
 758 00e4 00000000 		.word	.LANCHOR10
 759 00e8 00000000 		.word	.LANCHOR4
 760 00ec 00000000 		.word	.LANCHOR0
 761 00f0 00000000 		.word	.LANCHOR12
 762 00f4 00000000 		.word	.LANCHOR11
 763 00f8 00600140 		.word	1073831936
 764 00fc 00000000 		.word	.LANCHOR9
 765 0100 00000000 		.word	.LANCHOR6
 766              		.cfi_endproc
 767              	.LFE65:
 769              		.section	.text.MSS_COMBLK_send_paged_cmd,"ax",%progbits
 770              		.align	1
 771              		.global	MSS_COMBLK_send_paged_cmd
 772              		.thumb
 773              		.thumb_func
 775              	MSS_COMBLK_send_paged_cmd:
 776              	.LFB66:
 295:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 777              		.loc 1 295 0
 778              		.cfi_startproc
 779              		@ args = 8, pretend = 0, frame = 0
 780              		@ frame_needed = 0, uses_anonymous_args = 0
 781              	.LVL50:
 782 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 783              		.cfi_def_cfa_offset 40
 784              		.cfi_offset 3, -40
 785              		.cfi_offset 4, -36
 786              		.cfi_offset 5, -32
 787              		.cfi_offset 6, -28
 788              		.cfi_offset 7, -24
 789              		.cfi_offset 8, -20
 790              		.cfi_offset 9, -16
 791              		.cfi_offset 10, -12
 792              		.cfi_offset 11, -8
 793              		.cfi_offset 14, -4
 295:../src/drivers/mss_sys_services/mss_comblk.c ****     uint32_t size_sent;
 794              		.loc 1 295 0
 795 0004 0646     		mov	r6, r0
 796 0006 9246     		mov	r10, r2
 797 0008 9B46     		mov	fp, r3
 299:../src/drivers/mss_sys_services/mss_comblk.c ****     
 798              		.loc 1 299 0
 799 000a 0F46     		mov	r7, r1
 800 000c 01B9     		cbnz	r1, .L52
 299:../src/drivers/mss_sys_services/mss_comblk.c ****     
 801              		.loc 1 299 0 is_stmt 0 discriminator 1
 802              	@ 299 "../src/drivers/mss_sys_services/mss_comblk.c" 1
 803 000e 00BE     		BKPT
 804              		
 805              	@ 0 "" 2
 806              		.thumb
 807              	.L52:
 808              	.LVL51:
 809              	.LBB59:
 810              	.LBB60:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 811              		.loc 2 1396 0 is_stmt 1
 812 0010 2949     		ldr	r1, .L55
 813              	.LVL52:
 814              	.LBE60:
 815              	.LBE59:
 305:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 816              		.loc 1 305 0
 817 0012 2A4B     		ldr	r3, .L55+4
 818              	.LVL53:
 819 0014 0024     		movs	r4, #0
 820              	.LBB62:
 821              	.LBB61:
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 822              		.loc 2 1396 0
 823 0016 4FF40020 		mov	r0, #524288
 824              	.LVL54:
 825 001a C1F88000 		str	r0, [r1, #128]
 826              	.LBE61:
 827              	.LBE62:
 305:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_ClearPendingIRQ(ComBlk_IRQn);
 828              		.loc 1 305 0
 829 001e 9C60     		str	r4, [r3, #8]
 830              	.LVL55:
 831              	.LBB63:
 832              	.LBB64:
 833              		.loc 2 1436 0
 834 0020 C1F88001 		str	r0, [r1, #384]
 835              	.LBE64:
 836              	.LBE63:
 311:../src/drivers/mss_sys_services/mss_comblk.c ****     
 837              		.loc 1 311 0
 838 0024 FFF7FEFF 		bl	abort_current_cmd
 839              	.LVL56:
 316:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_opcode = p_cmd[0];
 840              		.loc 1 316 0
 841 0028 254B     		ldr	r3, .L55+8
 842 002a 4FF00108 		mov	r8, #1
 843 002e 83F80080 		strb	r8, [r3]
 317:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = p_cmd;
 844              		.loc 1 317 0
 845 0032 2449     		ldr	r1, .L55+12
 846 0034 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 319:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0;
 847              		.loc 1 319 0
 848 0036 244D     		ldr	r5, .L55+16
 317:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_cmd = p_cmd;
 849              		.loc 1 317 0
 850 0038 0B70     		strb	r3, [r1]
 320:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 851              		.loc 1 320 0
 852 003a 244B     		ldr	r3, .L55+20
 319:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_data = 0;
 853              		.loc 1 319 0
 854 003c 2F80     		strh	r7, [r5]	@ movhi
 320:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_data_size = 0u;
 855              		.loc 1 320 0
 856 003e 1C60     		str	r4, [r3]
 321:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 857              		.loc 1 321 0
 858 0040 234B     		ldr	r3, .L55+24
 323:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 859              		.loc 1 323 0
 860 0042 244A     		ldr	r2, .L55+28
 321:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_p_response = p_response;
 861              		.loc 1 321 0
 862 0044 1C60     		str	r4, [r3]
 322:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 863              		.loc 1 322 0
 864 0046 244B     		ldr	r3, .L55+32
 323:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_idx = 0u;
 865              		.loc 1 323 0
 866 0048 A2F800B0 		strh	fp, [r2]	@ movhi
 322:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_response_size = response_size;
 867              		.loc 1 322 0
 868 004c C3F800A0 		str	r10, [r3]
 324:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = page_read_handler;
 869              		.loc 1 324 0
 870 0050 224B     		ldr	r3, .L55+36
 325:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 871              		.loc 1 325 0
 872 0052 234A     		ldr	r2, .L55+40
 324:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_page_handler = page_read_handler;
 873              		.loc 1 324 0
 874 0054 1C80     		strh	r4, [r3]	@ movhi
 325:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 875              		.loc 1 325 0
 876 0056 0A9B     		ldr	r3, [sp, #40]
 318:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = cmd_size;
 877              		.loc 1 318 0
 878 0058 DFF89090 		ldr	r9, .L55+52
 325:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_completion_handler = completion_handler;
 879              		.loc 1 325 0
 880 005c 1360     		str	r3, [r2]
 326:../src/drivers/mss_sys_services/mss_comblk.c ****     
 881              		.loc 1 326 0
 882 005e 0B9B     		ldr	r3, [sp, #44]
 883 0060 204A     		ldr	r2, .L55+44
 331:../src/drivers/mss_sys_services/mss_comblk.c ****     size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
 884              		.loc 1 331 0
 885 0062 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 326:../src/drivers/mss_sys_services/mss_comblk.c ****     
 886              		.loc 1 326 0
 887 0064 1360     		str	r3, [r2]
 318:../src/drivers/mss_sys_services/mss_comblk.c ****     g_comblk_cmd_size = cmd_size;
 888              		.loc 1 318 0
 889 0066 C9F80060 		str	r6, [r9]
 331:../src/drivers/mss_sys_services/mss_comblk.c ****     size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
 890              		.loc 1 331 0
 891 006a FFF7FEFF 		bl	send_cmd_opcode
 892              	.LVL57:
 332:../src/drivers/mss_sys_services/mss_comblk.c ****     ++size_sent;    /* Adjust for opcode byte sent. */
 893              		.loc 1 332 0
 894 006e 06EB0800 		add	r0, r6, r8
 895 0072 791E     		subs	r1, r7, #1
 896 0074 FFF7FEFF 		bl	fill_tx_fifo
 897              	.LVL58:
 333:../src/drivers/mss_sys_services/mss_comblk.c ****     if(size_sent < cmd_size)
 898              		.loc 1 333 0
 899 0078 4044     		add	r0, r0, r8
 900              	.LVL59:
 334:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 901              		.loc 1 334 0
 902 007a B842     		cmp	r0, r7
 336:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 903              		.loc 1 336 0
 904 007c 38BF     		it	cc
 905 007e 2B88     		ldrhcc	r3, [r5]
 906 0080 194A     		ldr	r2, .L55+48
 907 0082 33BF     		iteet	cc
 908 0084 1B1A     		subcc	r3, r3, r0
 345:../src/drivers/mss_sys_services/mss_comblk.c ****         irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
 909              		.loc 1 345 0
 910 0086 0523     		movcs	r3, #5
 911 0088 1370     		strbcs	r3, [r2]
 336:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 912              		.loc 1 336 0
 913 008a 9BB2     		uxthcc	r3, r3
 339:../src/drivers/mss_sys_services/mss_comblk.c ****         irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
 914              		.loc 1 339 0
 915 008c 38BF     		it	cc
 916 008e 82F80080 		strbcc	r8, [r2]
 917              	.LVL60:
 352:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 918              		.loc 1 352 0
 919 0092 0A4A     		ldr	r2, .L55+4
 336:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 920              		.loc 1 336 0
 921 0094 34BF     		ite	cc
 922 0096 2B80     		strhcc	r3, [r5]	@ movhi
 344:../src/drivers/mss_sys_services/mss_comblk.c ****         g_comblk_state = COMBLK_TX_PAGED_DATA;
 923              		.loc 1 344 0
 924 0098 2C80     		strhcs	r4, [r5]	@ movhi
 352:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 925              		.loc 1 352 0
 926 009a 9368     		ldr	r3, [r2, #8]
 337:../src/drivers/mss_sys_services/mss_comblk.c ****         
 927              		.loc 1 337 0
 928 009c 38BF     		it	cc
 929 009e 8019     		addcc	r0, r0, r6
 930              	.LVL61:
 352:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 931              		.loc 1 352 0
 932 00a0 43F00303 		orr	r3, r3, #3
 337:../src/drivers/mss_sys_services/mss_comblk.c ****         
 933              		.loc 1 337 0
 934 00a4 38BF     		it	cc
 935 00a6 C9F80000 		strcc	r0, [r9]
 352:../src/drivers/mss_sys_services/mss_comblk.c ****     NVIC_EnableIRQ(ComBlk_IRQn);
 936              		.loc 1 352 0
 937 00aa 9360     		str	r3, [r2, #8]
 938              	.LVL62:
 939              	.LBB65:
 940              	.LBB66:
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 941              		.loc 2 1384 0
 942 00ac 024B     		ldr	r3, .L55
 943 00ae 4FF40022 		mov	r2, #524288
 944 00b2 1A60     		str	r2, [r3]
 945 00b4 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 946              	.LVL63:
 947              	.L56:
 948              		.align	2
 949              	.L55:
 950 00b8 00E100E0 		.word	-536813312
 951 00bc 00600140 		.word	1073831936
 952 00c0 00000000 		.word	.LANCHOR2
 953 00c4 00000000 		.word	.LANCHOR5
 954 00c8 00000000 		.word	.LANCHOR7
 955 00cc 00000000 		.word	.LANCHOR8
 956 00d0 00000000 		.word	.LANCHOR9
 957 00d4 00000000 		.word	.LANCHOR10
 958 00d8 00000000 		.word	.LANCHOR1
 959 00dc 00000000 		.word	.LANCHOR4
 960 00e0 00000000 		.word	.LANCHOR12
 961 00e4 00000000 		.word	.LANCHOR0
 962 00e8 00000000 		.word	.LANCHOR11
 963 00ec 00000000 		.word	.LANCHOR6
 964              	.LBE66:
 965              	.LBE65:
 966              		.cfi_endproc
 967              	.LFE66:
 969              		.section	.text.ComBlk_IRQHandler,"ax",%progbits
 970              		.align	1
 971              		.global	ComBlk_IRQHandler
 972              		.thumb
 973              		.thumb_func
 975              	ComBlk_IRQHandler:
 976              	.LFB67:
 360:../src/drivers/mss_sys_services/mss_comblk.c ****     uint8_t status;
 977              		.loc 1 360 0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 982              		.cfi_def_cfa_offset 24
 983              		.cfi_offset 3, -24
 984              		.cfi_offset 4, -20
 985              		.cfi_offset 5, -16
 986              		.cfi_offset 6, -12
 987              		.cfi_offset 7, -8
 988              		.cfi_offset 14, -4
 365:../src/drivers/mss_sys_services/mss_comblk.c ****     
 989              		.loc 1 365 0
 990 0002 7E4B     		ldr	r3, .L110
 991 0004 5E68     		ldr	r6, [r3, #4]
 992 0006 F2B2     		uxtb	r2, r6
 993              	.LVL64:
 368:../src/drivers/mss_sys_services/mss_comblk.c ****     
 994              		.loc 1 368 0
 995 0008 9E68     		ldr	r6, [r3, #8]
 996 000a 1640     		ands	r6, r6, r2
 997              	.LVL65:
 372:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 998              		.loc 1 372 0
 999 000c B207     		lsls	r2, r6, #30
 1000 000e 76D5     		bpl	.L59
 1001              	.LBB80:
 1002              	.LBB81:
 524:../src/drivers/mss_sys_services/mss_comblk.c ****     is_command = data16 & DATA8_COMMAND_MASK;
 1003              		.loc 1 524 0
 1004 0010 1869     		ldr	r0, [r3, #16]
 1005              	.LVL66:
 528:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 1006              		.loc 1 528 0
 1007 0012 7B4D     		ldr	r5, .L110+4
 525:../src/drivers/mss_sys_services/mss_comblk.c ****     data8 = (uint8_t)data16;
 1008              		.loc 1 525 0
 1009 0014 20F4FF44 		bic	r4, r0, #32640
 528:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 1010              		.loc 1 528 0
 1011 0018 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 525:../src/drivers/mss_sys_services/mss_comblk.c ****     data8 = (uint8_t)data16;
 1012              		.loc 1 525 0
 1013 001a 24F07F04 		bic	r4, r4, #127
 1014 001e A4B2     		uxth	r4, r4
 1015              	.LVL67:
 526:../src/drivers/mss_sys_services/mss_comblk.c ****             
 1016              		.loc 1 526 0
 1017 0020 C0B2     		uxtb	r0, r0
 1018              	.LVL68:
 528:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 1019              		.loc 1 528 0
 1020 0022 052B     		cmp	r3, #5
 1021 0024 66D8     		bhi	.L60
 1022 0026 DFE803F0 		tbb	[pc, r3]
 1023              	.L62:
 1024 002a 03       		.byte	(.L61-.L62)/2
 1025 002b 61       		.byte	(.L63-.L62)/2
 1026 002c 61       		.byte	(.L63-.L62)/2
 1027 002d 17       		.byte	(.L64-.L62)/2
 1028 002e 2B       		.byte	(.L65-.L62)/2
 1029 002f 58       		.byte	(.L66-.L62)/2
 1030              		.p2align 1
 1031              	.L61:
 536:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1032              		.loc 1 536 0
 1033 0030 002C     		cmp	r4, #0
 1034 0032 64D0     		beq	.L59
 538:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 1035              		.loc 1 538 0
 1036 0034 F128     		cmp	r0, #241
 1037 0036 5AD1     		bne	.L102
 546:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = data8;
 1038              		.loc 1 546 0
 1039 0038 724B     		ldr	r3, .L110+8
 1040 003a 0024     		movs	r4, #0
 1041              	.LVL69:
 547:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_response_idx++;
 1042              		.loc 1 547 0
 1043 003c 724A     		ldr	r2, .L110+12
 546:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = data8;
 1044              		.loc 1 546 0
 1045 003e 1C80     		strh	r4, [r3]	@ movhi
 547:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_response_idx++;
 1046              		.loc 1 547 0
 1047 0040 1168     		ldr	r1, [r2]
 1048 0042 1A88     		ldrh	r2, [r3]
 1049 0044 92B2     		uxth	r2, r2
 1050 0046 8854     		strb	r0, [r1, r2]
 548:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
 1051              		.loc 1 548 0
 1052 0048 1A88     		ldrh	r2, [r3]
 1053 004a 0132     		adds	r2, r2, #1
 1054 004c 92B2     		uxth	r2, r2
 1055 004e 1A80     		strh	r2, [r3]	@ movhi
 549:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_RX_RESPONSE;
 1056              		.loc 1 549 0
 1057 0050 1B88     		ldrh	r3, [r3]
 1058 0052 9BB2     		uxth	r3, r3
 1059 0054 CC54     		strb	r4, [r1, r3]
 1060 0056 11E0     		b	.L108
 1061              	.LVL70:
 1062              	.L64:
 560:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1063              		.loc 1 560 0
 1064 0058 002C     		cmp	r4, #0
 1065 005a 50D0     		beq	.L59
 1066              	.LVL71:
 1067              	.LBB82:
 564:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 1068              		.loc 1 564 0
 1069 005c 6B4B     		ldr	r3, .L110+16
 1070 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1071 0060 9842     		cmp	r0, r3
 1072 0062 44D1     		bne	.L102
 566:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
 1073              		.loc 1 566 0
 1074 0064 674A     		ldr	r2, .L110+8
 1075 0066 0023     		movs	r3, #0
 1076 0068 1380     		strh	r3, [r2]	@ movhi
 567:../src/drivers/mss_sys_services/mss_comblk.c ****                     ++g_comblk_response_idx;
 1077              		.loc 1 567 0
 1078 006a 6749     		ldr	r1, .L110+12
 1079 006c 1388     		ldrh	r3, [r2]
 1080 006e 0968     		ldr	r1, [r1]
 1081 0070 9BB2     		uxth	r3, r3
 1082 0072 C854     		strb	r0, [r1, r3]
 568:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_RX_RESPONSE;
 1083              		.loc 1 568 0
 1084 0074 1388     		ldrh	r3, [r2]
 1085 0076 0133     		adds	r3, r3, #1
 1086 0078 9BB2     		uxth	r3, r3
 1087 007a 1380     		strh	r3, [r2]	@ movhi
 1088              	.LVL72:
 1089              	.L108:
 569:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 1090              		.loc 1 569 0
 1091 007c 0423     		movs	r3, #4
 1092 007e 3DE0     		b	.L103
 1093              	.LVL73:
 1094              	.L65:
 1095              	.LBE82:
 579:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1096              		.loc 1 579 0
 1097 0080 002C     		cmp	r4, #0
 1098 0082 34D1     		bne	.L102
 587:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 1099              		.loc 1 587 0
 1100 0084 5F4F     		ldr	r7, .L110+8
 1101 0086 604B     		ldr	r3, .L110+12
 1102 0088 3A88     		ldrh	r2, [r7]
 1103 008a 1968     		ldr	r1, [r3]
 1104 008c 92B2     		uxth	r2, r2
 1105 008e 0A44     		add	r2, r2, r1
 1106 0090 12F8013C 		ldrb	r3, [r2, #-1]	@ zero_extendqisi2
 1107 0094 F12B     		cmp	r3, #241
 1108 0096 3B46     		mov	r3, r7
 1109 0098 0AD1     		bne	.L71
 589:../src/drivers/mss_sys_services/mss_comblk.c ****                     process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
 1110              		.loc 1 589 0
 1111 009a 3B88     		ldrh	r3, [r7]
 1112 009c 9BB2     		uxth	r3, r3
 1113 009e C854     		strb	r0, [r1, r3]
 590:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_IDLE;
 1114              		.loc 1 590 0
 1115 00a0 3B88     		ldrh	r3, [r7]
 1116 00a2 9BB2     		uxth	r3, r3
 1117 00a4 0B44     		add	r3, r3, r1
 1118 00a6 13F8010C 		ldrb	r0, [r3, #-1]	@ zero_extendqisi2
 1119              	.LVL74:
 1120 00aa FFF7FEFF 		bl	process_sys_ctrl_command
 1121              	.LVL75:
 1122 00ae 1BE0     		b	.L105
 1123              	.LVL76:
 1124              	.L71:
 595:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 1125              		.loc 1 595 0
 1126 00b0 574C     		ldr	r4, .L110+20
 1127              	.LVL77:
 1128 00b2 3A88     		ldrh	r2, [r7]
 1129 00b4 2488     		ldrh	r4, [r4]
 1130 00b6 92B2     		uxth	r2, r2
 1131 00b8 A242     		cmp	r2, r4
 1132 00ba 06D2     		bcs	.L72
 1133              	.LVL78:
 1134              	.LBB83:
 600:../src/drivers/mss_sys_services/mss_comblk.c ****                         ++g_comblk_response_idx;
 1135              		.loc 1 600 0
 1136 00bc 3A88     		ldrh	r2, [r7]
 1137 00be 92B2     		uxth	r2, r2
 1138 00c0 8854     		strb	r0, [r1, r2]
 601:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 1139              		.loc 1 601 0
 1140 00c2 3A88     		ldrh	r2, [r7]
 1141 00c4 0132     		adds	r2, r2, #1
 1142 00c6 92B2     		uxth	r2, r2
 1143 00c8 3A80     		strh	r2, [r7]	@ movhi
 1144              	.LVL79:
 1145              	.L72:
 1146              	.LBE83:
 604:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 1147              		.loc 1 604 0
 1148 00ca 1B88     		ldrh	r3, [r3]
 1149 00cc 9BB2     		uxth	r3, r3
 1150 00ce A342     		cmp	r3, r4
 1151 00d0 15D1     		bne	.L59
 606:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_state = COMBLK_IDLE;
 1152              		.loc 1 606 0
 1153 00d2 4C4B     		ldr	r3, .L110+8
 1154 00d4 1888     		ldrh	r0, [r3]
 1155              	.LVL80:
 1156 00d6 80B2     		uxth	r0, r0
 1157 00d8 0DE0     		b	.L104
 1158              	.LVL81:
 1159              	.L66:
 619:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1160              		.loc 1 619 0
 1161 00da 44B9     		cbnz	r4, .L102
 621:../src/drivers/mss_sys_services/mss_comblk.c ****                 complete_request(2u);
 1162              		.loc 1 621 0
 1163 00dc 4A4B     		ldr	r3, .L110+12
 1164 00de 1B68     		ldr	r3, [r3]
 1165 00e0 5870     		strb	r0, [r3, #1]
 622:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_state = COMBLK_IDLE;
 1166              		.loc 1 622 0
 1167 00e2 0220     		movs	r0, #2
 1168              	.LVL82:
 1169 00e4 FFF7FEFF 		bl	complete_request
 1170              	.LVL83:
 1171              	.L105:
 623:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 1172              		.loc 1 623 0
 1173 00e8 2C70     		strb	r4, [r5]
 1174 00ea 08E0     		b	.L59
 1175              	.LVL84:
 1176              	.L63:
 637:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1177              		.loc 1 637 0
 1178 00ec 3CB1     		cbz	r4, .L59
 1179              	.L102:
 1180              	.LVL85:
 1181              	.LBB84:
 641:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 1182              		.loc 1 641 0
 1183 00ee FFF7FEFF 		bl	process_sys_ctrl_command
 1184              	.LVL86:
 1185 00f2 04E0     		b	.L59
 1186              	.LVL87:
 1187              	.L60:
 1188              	.LBE84:
 646:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_IDLE;
 1189              		.loc 1 646 0
 1190 00f4 0020     		movs	r0, #0
 1191              	.LVL88:
 1192              	.L104:
 1193 00f6 FFF7FEFF 		bl	complete_request
 1194              	.LVL89:
 647:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 1195              		.loc 1 647 0
 1196 00fa 0023     		movs	r3, #0
 1197              	.L103:
 1198 00fc 2B70     		strb	r3, [r5]
 1199              	.L59:
 1200              	.LVL90:
 1201              	.LBE81:
 1202              	.LBE80:
 378:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 1203              		.loc 1 378 0
 1204 00fe F307     		lsls	r3, r6, #31
 1205 0100 7AD5     		bpl	.L57
 1206              	.LBB85:
 1207              	.LBB86:
 389:../src/drivers/mss_sys_services/mss_comblk.c ****     {
 1208              		.loc 1 389 0
 1209 0102 3F4C     		ldr	r4, .L110+4
 1210 0104 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1211 0106 2646     		mov	r6, r4
 1212              	.LVL91:
 1213 0108 022B     		cmp	r3, #2
 1214 010a 20D0     		beq	.L76
 1215 010c 052B     		cmp	r3, #5
 1216 010e 3CD0     		beq	.L77
 1217 0110 012B     		cmp	r3, #1
 1218 0112 67D1     		bne	.L101
 396:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1219              		.loc 1 396 0
 1220 0114 3F4D     		ldr	r5, .L110+24
 1221 0116 2B88     		ldrh	r3, [r5]
 1222 0118 9BB2     		uxth	r3, r3
 1223 011a 002B     		cmp	r3, #0
 1224 011c 30D0     		beq	.L82
 1225              	.LBB87:
 399:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(size_sent < g_comblk_cmd_size)
 1226              		.loc 1 399 0
 1227 011e 3E4E     		ldr	r6, .L110+28
 1228 0120 2988     		ldrh	r1, [r5]
 1229 0122 3768     		ldr	r7, [r6]
 1230 0124 89B2     		uxth	r1, r1
 1231 0126 3846     		mov	r0, r7
 1232 0128 FFF7FEFF 		bl	fill_tx_fifo
 1233              	.LVL92:
 400:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 1234              		.loc 1 400 0
 1235 012c 2B88     		ldrh	r3, [r5]
 1236 012e 9BB2     		uxth	r3, r3
 1237 0130 9842     		cmp	r0, r3
 1238 0132 05D2     		bcs	.L80
 402:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
 1239              		.loc 1 402 0
 1240 0134 2B88     		ldrh	r3, [r5]
 1241 0136 1B1A     		subs	r3, r3, r0
 1242 0138 9BB2     		uxth	r3, r3
 1243 013a 2B80     		strh	r3, [r5]	@ movhi
 403:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 1244              		.loc 1 403 0
 1245 013c 3844     		add	r0, r0, r7
 1246              	.LVL93:
 1247 013e 16E0     		b	.L106
 1248              	.LVL94:
 1249              	.L80:
 407:../src/drivers/mss_sys_services/mss_comblk.c ****                     if(g_comblk_data_size > 0u)
 1250              		.loc 1 407 0
 1251 0140 0023     		movs	r3, #0
 1252 0142 2B80     		strh	r3, [r5]	@ movhi
 408:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 1253              		.loc 1 408 0
 1254 0144 354B     		ldr	r3, .L110+32
 1255 0146 1B68     		ldr	r3, [r3]
 1256 0148 C3B1     		cbz	r3, .L109
 410:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 1257              		.loc 1 410 0
 1258 014a 0223     		movs	r3, #2
 1259 014c 53E0     		b	.L107
 1260              	.LVL95:
 1261              	.L76:
 1262              	.LBE87:
 430:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1263              		.loc 1 430 0
 1264 014e 334D     		ldr	r5, .L110+32
 1265 0150 2B68     		ldr	r3, [r5]
 1266 0152 ABB1     		cbz	r3, .L82
 1267              	.LBB88:
 433:../src/drivers/mss_sys_services/mss_comblk.c ****                 if(size_sent < g_comblk_data_size)
 1268              		.loc 1 433 0
 1269 0154 324E     		ldr	r6, .L110+36
 1270 0156 2968     		ldr	r1, [r5]
 1271 0158 3068     		ldr	r0, [r6]
 1272 015a FFF7FEFF 		bl	fill_tx_fifo
 1273              	.LVL96:
 434:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 1274              		.loc 1 434 0
 1275 015e 2B68     		ldr	r3, [r5]
 1276 0160 9842     		cmp	r0, r3
 1277 0162 06D2     		bcs	.L83
 436:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_p_data = &g_comblk_p_data[size_sent];
 1278              		.loc 1 436 0
 1279 0164 2B68     		ldr	r3, [r5]
 1280 0166 1B1A     		subs	r3, r3, r0
 1281 0168 2B60     		str	r3, [r5]
 437:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 1282              		.loc 1 437 0
 1283 016a 3368     		ldr	r3, [r6]
 1284 016c 1844     		add	r0, r0, r3
 1285              	.LVL97:
 1286              	.L106:
 1287 016e 3060     		str	r0, [r6]
 1288 0170 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1289              	.LVL98:
 1290              	.L83:
 441:../src/drivers/mss_sys_services/mss_comblk.c ****                     g_comblk_state = COMBLK_WAIT_RESPONSE;
 1291              		.loc 1 441 0
 1292 0172 224A     		ldr	r2, .L110
 1293 0174 9368     		ldr	r3, [r2, #8]
 1294 0176 23F00103 		bic	r3, r3, #1
 1295 017a 9360     		str	r3, [r2, #8]
 1296              	.LVL99:
 1297              	.L109:
 442:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 1298              		.loc 1 442 0
 1299 017c 0323     		movs	r3, #3
 1300 017e 3AE0     		b	.L107
 1301              	.L82:
 1302              	.LBE88:
 451:../src/drivers/mss_sys_services/mss_comblk.c ****                 abort_current_cmd();
 1303              		.loc 1 451 0
 1304              	@ 451 "../src/drivers/mss_sys_services/mss_comblk.c" 1
 1305 0180 00BE     		BKPT
 1306              		
 1307              	@ 0 "" 2
 1308              		.thumb
 1309              	.LBE86:
 1310              	.LBE85:
 382:../src/drivers/mss_sys_services/mss_comblk.c **** 
 1311              		.loc 1 382 0
 1312 0182 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 1313              		.cfi_remember_state
 1314              		.cfi_restore 14
 1315              		.cfi_restore 7
 1316              		.cfi_restore 6
 1317              		.cfi_restore 5
 1318              		.cfi_restore 4
 1319              		.cfi_restore 3
 1320              		.cfi_def_cfa_offset 0
 1321              	.LBB91:
 1322              	.LBB90:
 452:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 1323              		.loc 1 452 0
 1324 0186 FFF7FEBF 		b	abort_current_cmd
 1325              	.LVL100:
 1326              	.L77:
 1327              		.cfi_restore_state
 460:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1328              		.loc 1 460 0
 1329 018a 244C     		ldr	r4, .L110+32
 1330 018c 2368     		ldr	r3, [r4]
 1331 018e 93B9     		cbnz	r3, .L85
 462:../src/drivers/mss_sys_services/mss_comblk.c ****                 {
 1332              		.loc 1 462 0
 1333 0190 244B     		ldr	r3, .L110+40
 1334 0192 1B68     		ldr	r3, [r3]
 1335 0194 63B1     		cbz	r3, .L86
 464:../src/drivers/mss_sys_services/mss_comblk.c ****                     if(0u == g_comblk_data_size)
 1336              		.loc 1 464 0
 1337 0196 2248     		ldr	r0, .L110+36
 1338 0198 9847     		blx	r3
 1339              	.LVL101:
 1340 019a 2060     		str	r0, [r4]
 465:../src/drivers/mss_sys_services/mss_comblk.c ****                     {
 1341              		.loc 1 465 0
 1342 019c 2368     		ldr	r3, [r4]
 1343 019e 53B9     		cbnz	r3, .L85
 467:../src/drivers/mss_sys_services/mss_comblk.c ****                         g_comblk_state = COMBLK_WAIT_RESPONSE;
 1344              		.loc 1 467 0
 1345 01a0 164A     		ldr	r2, .L110
 1346 01a2 9368     		ldr	r3, [r2, #8]
 1347 01a4 23F00103 		bic	r3, r3, #1
 1348 01a8 9360     		str	r3, [r2, #8]
 468:../src/drivers/mss_sys_services/mss_comblk.c ****                     }
 1349              		.loc 1 468 0
 1350 01aa 0323     		movs	r3, #3
 1351 01ac 3370     		strb	r3, [r6]
 1352 01ae 02E0     		b	.L85
 1353              	.L86:
 473:../src/drivers/mss_sys_services/mss_comblk.c ****                     abort_current_cmd();
 1354              		.loc 1 473 0
 1355              	@ 473 "../src/drivers/mss_sys_services/mss_comblk.c" 1
 1356 01b0 00BE     		BKPT
 1357              		
 1358              	@ 0 "" 2
 474:../src/drivers/mss_sys_services/mss_comblk.c ****                 }
 1359              		.loc 1 474 0
 1360              		.thumb
 1361 01b2 FFF7FEFF 		bl	abort_current_cmd
 1362              	.LVL102:
 1363              	.L85:
 483:../src/drivers/mss_sys_services/mss_comblk.c ****             {
 1364              		.loc 1 483 0
 1365 01b6 2368     		ldr	r3, [r4]
 1366 01b8 184D     		ldr	r5, .L110+32
 1367 01ba 3BB9     		cbnz	r3, .L88
 485:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_state = COMBLK_WAIT_RESPONSE;
 1368              		.loc 1 485 0
 1369 01bc 0F4A     		ldr	r2, .L110
 1370 01be 9368     		ldr	r3, [r2, #8]
 1371 01c0 23F00103 		bic	r3, r3, #1
 1372 01c4 9360     		str	r3, [r2, #8]
 486:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 1373              		.loc 1 486 0
 1374 01c6 0323     		movs	r3, #3
 1375 01c8 3370     		strb	r3, [r6]
 1376 01ca F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1377              	.L88:
 1378              	.LBB89:
 491:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_data_size = g_comblk_data_size - size_sent;
 1379              		.loc 1 491 0
 1380 01cc 144C     		ldr	r4, .L110+36
 1381 01ce 2968     		ldr	r1, [r5]
 1382 01d0 2068     		ldr	r0, [r4]
 1383 01d2 FFF7FEFF 		bl	fill_tx_fifo
 1384              	.LVL103:
 492:../src/drivers/mss_sys_services/mss_comblk.c ****                 g_comblk_p_data = &g_comblk_p_data[size_sent];
 1385              		.loc 1 492 0
 1386 01d6 2B68     		ldr	r3, [r5]
 1387 01d8 1B1A     		subs	r3, r3, r0
 1388 01da 2B60     		str	r3, [r5]
 493:../src/drivers/mss_sys_services/mss_comblk.c ****             }
 1389              		.loc 1 493 0
 1390 01dc 2368     		ldr	r3, [r4]
 1391 01de 1844     		add	r0, r0, r3
 1392              	.LVL104:
 1393 01e0 2060     		str	r0, [r4]
 1394 01e2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1395              	.L101:
 1396              	.LBE89:
 508:../src/drivers/mss_sys_services/mss_comblk.c ****             complete_request(0u);
 1397              		.loc 1 508 0
 1398 01e4 054A     		ldr	r2, .L110
 509:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_IDLE;
 1399              		.loc 1 509 0
 1400 01e6 0020     		movs	r0, #0
 508:../src/drivers/mss_sys_services/mss_comblk.c ****             complete_request(0u);
 1401              		.loc 1 508 0
 1402 01e8 9368     		ldr	r3, [r2, #8]
 1403 01ea 23F00103 		bic	r3, r3, #1
 1404 01ee 9360     		str	r3, [r2, #8]
 509:../src/drivers/mss_sys_services/mss_comblk.c ****             g_comblk_state = COMBLK_IDLE;
 1405              		.loc 1 509 0
 1406 01f0 FFF7FEFF 		bl	complete_request
 1407              	.LVL105:
 510:../src/drivers/mss_sys_services/mss_comblk.c ****         break;
 1408              		.loc 1 510 0
 1409 01f4 0023     		movs	r3, #0
 1410              	.L107:
 1411 01f6 2370     		strb	r3, [r4]
 1412              	.L57:
 1413 01f8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1414              	.L111:
 1415 01fa 00BF     		.align	2
 1416              	.L110:
 1417 01fc 00600140 		.word	1073831936
 1418 0200 00000000 		.word	.LANCHOR11
 1419 0204 00000000 		.word	.LANCHOR4
 1420 0208 00000000 		.word	.LANCHOR1
 1421 020c 00000000 		.word	.LANCHOR5
 1422 0210 00000000 		.word	.LANCHOR10
 1423 0214 00000000 		.word	.LANCHOR7
 1424 0218 00000000 		.word	.LANCHOR6
 1425 021c 00000000 		.word	.LANCHOR9
 1426 0220 00000000 		.word	.LANCHOR8
 1427 0224 00000000 		.word	.LANCHOR12
 1428              	.LBE90:
 1429              	.LBE91:
 1430              		.cfi_endproc
 1431              	.LFE67:
 1433              		.section	.bss.g_comblk_response_size,"aw",%nobits
 1434              		.align	1
 1435              		.set	.LANCHOR10,. + 0
 1438              	g_comblk_response_size:
 1439 0000 0000     		.space	2
 1440              		.section	.bss.g_comblk_page_handler,"aw",%nobits
 1441              		.align	2
 1442              		.set	.LANCHOR12,. + 0
 1445              	g_comblk_page_handler:
 1446 0000 00000000 		.space	4
 1447              		.section	.bss.g_comblk_p_cmd,"aw",%nobits
 1448              		.align	2
 1449              		.set	.LANCHOR6,. + 0
 1452              	g_comblk_p_cmd:
 1453 0000 00000000 		.space	4
 1454              		.section	.bss.g_request_in_progress,"aw",%nobits
 1455              		.set	.LANCHOR2,. + 0
 1458              	g_request_in_progress:
 1459 0000 00       		.space	1
 1460              		.section	.bss.g_async_event_handler,"aw",%nobits
 1461              		.align	2
 1462              		.set	.LANCHOR3,. + 0
 1465              	g_async_event_handler:
 1466 0000 00000000 		.space	4
 1467              		.section	.bss.g_comblk_cmd_size,"aw",%nobits
 1468              		.align	1
 1469              		.set	.LANCHOR7,. + 0
 1472              	g_comblk_cmd_size:
 1473 0000 0000     		.space	2
 1474              		.section	.bss.g_comblk_p_data,"aw",%nobits
 1475              		.align	2
 1476              		.set	.LANCHOR8,. + 0
 1479              	g_comblk_p_data:
 1480 0000 00000000 		.space	4
 1481              		.section	.bss.g_comblk_completion_handler,"aw",%nobits
 1482              		.align	2
 1483              		.set	.LANCHOR0,. + 0
 1486              	g_comblk_completion_handler:
 1487 0000 00000000 		.space	4
 1488              		.section	.bss.g_comblk_response_idx,"aw",%nobits
 1489              		.align	1
 1490              		.set	.LANCHOR4,. + 0
 1493              	g_comblk_response_idx:
 1494 0000 0000     		.space	2
 1495              		.section	.bss.g_comblk_data_size,"aw",%nobits
 1496              		.align	2
 1497              		.set	.LANCHOR9,. + 0
 1500              	g_comblk_data_size:
 1501 0000 00000000 		.space	4
 1502              		.section	.bss.g_comblk_p_response,"aw",%nobits
 1503              		.align	2
 1504              		.set	.LANCHOR1,. + 0
 1507              	g_comblk_p_response:
 1508 0000 00000000 		.space	4
 1509              		.section	.bss.g_comblk_state,"aw",%nobits
 1510              		.set	.LANCHOR11,. + 0
 1513              	g_comblk_state:
 1514 0000 00       		.space	1
 1515              		.section	.bss.g_comblk_cmd_opcode,"aw",%nobits
 1516              		.set	.LANCHOR5,. + 0
 1519              	g_comblk_cmd_opcode:
 1520 0000 00       		.space	1
 1521              		.text
 1522              	.Letext0:
 1523              		.file 3 "../src/drivers/mss_sys_services/../../CMSIS/m2sxxx.h"
 1524              		.file 4 "c:\\microsemi\\softconsole_v4.0\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_def
 1525              		.file 5 "c:\\microsemi\\softconsole_v4.0\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.
 1526              		.file 6 "../src/drivers/mss_sys_services/mss_comblk_page_handler.h"
 1527              		.file 7 "../src/drivers/mss_sys_services/mss_comblk.h"
DEFINED SYMBOLS
                            *ABS*:00000000 mss_comblk.c
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:19     .text.complete_request:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:23     .text.complete_request:00000000 complete_request
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:60     .text.complete_request:0000001c $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:67     .text.send_cmd_opcode:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:71     .text.send_cmd_opcode:00000000 send_cmd_opcode
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:99     .text.send_cmd_opcode:00000018 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:104    .text.fill_tx_fifo:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:108    .text.fill_tx_fifo:00000000 fill_tx_fifo
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:171    .text.fill_tx_fifo:0000003c $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:176    .text.process_sys_ctrl_command:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:180    .text.process_sys_ctrl_command:00000000 process_sys_ctrl_command
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:201    .text.process_sys_ctrl_command:0000000c $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:206    .text.abort_current_cmd:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:210    .text.abort_current_cmd:00000000 abort_current_cmd
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:250    .text.abort_current_cmd:00000024 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:259    .text.MSS_COMBLK_init:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:264    .text.MSS_COMBLK_init:00000000 MSS_COMBLK_init
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:370    .text.MSS_COMBLK_init:0000006c $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:390    .text.MSS_COMBLK_send_cmd_with_ptr:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:395    .text.MSS_COMBLK_send_cmd_with_ptr:00000000 MSS_COMBLK_send_cmd_with_ptr
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:537    .text.MSS_COMBLK_send_cmd_with_ptr:00000094 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:557    .text.MSS_COMBLK_send_cmd:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:562    .text.MSS_COMBLK_send_cmd:00000000 MSS_COMBLK_send_cmd
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:752    .text.MSS_COMBLK_send_cmd:000000cc $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:770    .text.MSS_COMBLK_send_paged_cmd:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:775    .text.MSS_COMBLK_send_paged_cmd:00000000 MSS_COMBLK_send_paged_cmd
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:950    .text.MSS_COMBLK_send_paged_cmd:000000b8 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:970    .text.ComBlk_IRQHandler:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:975    .text.ComBlk_IRQHandler:00000000 ComBlk_IRQHandler
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1024   .text.ComBlk_IRQHandler:0000002a $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1030   .text.ComBlk_IRQHandler:00000030 $t
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1417   .text.ComBlk_IRQHandler:000001fc $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1434   .bss.g_comblk_response_size:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1438   .bss.g_comblk_response_size:00000000 g_comblk_response_size
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1441   .bss.g_comblk_page_handler:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1445   .bss.g_comblk_page_handler:00000000 g_comblk_page_handler
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1448   .bss.g_comblk_p_cmd:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1452   .bss.g_comblk_p_cmd:00000000 g_comblk_p_cmd
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1458   .bss.g_request_in_progress:00000000 g_request_in_progress
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1459   .bss.g_request_in_progress:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1461   .bss.g_async_event_handler:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1465   .bss.g_async_event_handler:00000000 g_async_event_handler
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1468   .bss.g_comblk_cmd_size:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1472   .bss.g_comblk_cmd_size:00000000 g_comblk_cmd_size
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1475   .bss.g_comblk_p_data:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1479   .bss.g_comblk_p_data:00000000 g_comblk_p_data
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1482   .bss.g_comblk_completion_handler:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1486   .bss.g_comblk_completion_handler:00000000 g_comblk_completion_handler
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1489   .bss.g_comblk_response_idx:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1493   .bss.g_comblk_response_idx:00000000 g_comblk_response_idx
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1496   .bss.g_comblk_data_size:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1500   .bss.g_comblk_data_size:00000000 g_comblk_data_size
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1503   .bss.g_comblk_p_response:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1507   .bss.g_comblk_p_response:00000000 g_comblk_p_response
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1513   .bss.g_comblk_state:00000000 g_comblk_state
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1514   .bss.g_comblk_state:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1519   .bss.g_comblk_cmd_opcode:00000000 g_comblk_cmd_opcode
C:\Users\jiryu\AppData\Local\Temp\ccildH9H.s:1520   .bss.g_comblk_cmd_opcode:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.dc60c94ad21b0a47fa3b55ee8062ac89
                           .group:00000000 wm4.m2sxxx.h.14.987ea2aeaafde240411e8c56d47721f7
                           .group:00000000 wm4.core_cm3.h.43.614605f47657df9251f3b3f57590a49a
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:00000000 wm4._intsup.h.10.b2832a532eae49c14d45880be6d4ca65
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.core_cmInstr.h.39.addda81f1f3453ba31dd54fc5b6fcee8
                           .group:00000000 wm4.core_cm3.h.160.4f087d7d2b17fc46469486aedc40cf5c
                           .group:00000000 wm4.m2sxxx.h.2709.9eef8620912489dbc5c26e98701cdac3
                           .group:00000000 wm4.newlib.h.8.2702bca278809460f0af6fba1d84eb68
                           .group:00000000 wm4.config.h.220.a09b0b0de3c25be3f39d71990e617bff
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2

NO UNDEFINED SYMBOLS
