<profile>

<ReportVersion>
<Version>2020.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-i</Part>
<TopModelName>mlp_HLS</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.770</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>124740</Best-caseLatency>
<Average-caseLatency>124740</Average-caseLatency>
<Worst-caseLatency>124740</Worst-caseLatency>
<Best-caseRealTimeLatency>1.247 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>1.247 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.247 ms</Worst-caseRealTimeLatency>
<Interval-min>124741</Interval-min>
<Interval-max>124741</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_output>
<TripCount>4</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</memset_output>
<Loop2>
<TripCount>54</TripCount>
<Latency>54</Latency>
<IterationLatency>1</IterationLatency>
</Loop2>
<Loop3>
<TripCount>112</TripCount>
<Latency>39760</Latency>
<IterationLatency>355</IterationLatency>
<Loop3.1>
<TripCount>27</TripCount>
<Latency>351</Latency>
<IterationLatency>13</IterationLatency>
</Loop3.1>
</Loop3>
<Loop4>
<TripCount>112</TripCount>
<Latency>81984</Latency>
<IterationLatency>732</IterationLatency>
<Loop4.1>
<TripCount>56</TripCount>
<Latency>728</Latency>
<IterationLatency>13</IterationLatency>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>4</TripCount>
<Latency>2920</Latency>
<IterationLatency>730</IterationLatency>
<Loop5.1>
<TripCount>56</TripCount>
<Latency>728</Latency>
<IterationLatency>13</IterationLatency>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>4</TripCount>
<Latency>4</Latency>
<IterationLatency>1</IterationLatency>
</Loop6>
<Loop7>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
</Loop7>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>43</BRAM_18K>
<DSP48E>5</DSP48E>
<FF>1487</FF>
<LUT>1978</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp_HLS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>mlp_HLS</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TDATA</name>
<Object>S_AXIS_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TVALID</name>
<Object>S_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TREADY</name>
<Object>S_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>S_AXIS_TLAST</name>
<Object>S_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TDATA</name>
<Object>M_AXIS_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TVALID</name>
<Object>M_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TREADY</name>
<Object>M_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>M_AXIS_TLAST</name>
<Object>M_AXIS_V_last</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
