[View]
Entity=x_to_add_tb
Architecture=x_to_add_tb
TopLevelType=1
[file:.\..\..\..\..\..\..\fir-00251-proc\ip\ip_fp32_axis_divide\ip_fp32_axis_divide_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\..\fir-00251-common\vhdl\math\axis32_minmax.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\fir-00251-proc\ip\ip_fp32_axis_mult\ip_fp32_axis_mult_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\hdl\x_to_add.bde]
Enabled=1
LIB=
Skip Entity=0
Netlist=1
Syntax 2002=1
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=0
[file:.\compile\x_to_add.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\axis_fi32tofp32.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\axis_fp32tofi32.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\fi32_axis_max.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\fi32_axis_min.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_add.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_divide.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_mult.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Proc\IP\ip_axis_fi32tofp32\ip_axis_fi32tofp32_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Proc\IP\ip_axis_fp32tofi32\ip_axis_fp32tofi32_funcsim.vhdl]
Enabled=1
[file:.\src\x_to_add_tb.bde]
Enabled=1
[file:.\src\ublaze_sim.vhd]
Enabled=1
[file:.\compile\x_to_add_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\runsim.do]
Enabled=1
[file:.\src\waveform.do]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis_sync_flow.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\axis_fi16tofp32.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\fi16_axis_min.vhd]
Enabled=1
[file:.\..\..\..\..\..\IP\ip_axis_fi16tofp32\ip_axis_fi16tofp32_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\IP\ip_axis_fp32tofi16\ip_axis_fp32tofi16_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\HDL\colormap_mem.vhd]
Enabled=1
[file:.\..\..\..\HDL\colormap_top.bde]
Enabled=1
[file:.\compile\colormap_top.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Math\axis_fp32tofi16.vhd]
Enabled=1
[file:.\..\..\..\..\..\IP\blk_mem_gen_0\blk_mem_gen_0_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\..\Common_HDL\Utilities\sync_reset.vhd]
Enabled=1
