{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574878198670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574878198671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:09:58 2019 " "Processing started: Wed Nov 27 15:09:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574878198671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878198671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878198671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574878198865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574878198865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/displaydecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemAcessMux.v 1 1 " "Found 1 design units, including 1 entities, in source file MemAcessMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAcessMux " "Found entity 1: MemAcessMux" {  } { { "MemAcessMux.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/MemAcessMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EdgeDetector.v 1 1 " "Found 1 design units, including 1 entities, in source file EdgeDetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetector " "Found entity 1: EdgeDetector" {  } { { "EdgeDetector.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/EdgeDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CardAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file CardAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CardAdder " "Found entity 1: CardAdder" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CardEvaluator.v 1 1 " "Found 1 design units, including 1 entities, in source file CardEvaluator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CardEvaluator " "Found entity 1: CardEvaluator" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BJController.v 1 1 " "Found 1 design units, including 1 entities, in source file BJController.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackJackController " "Found entity 1: BlackJackController" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shuffler.v(44) " "Verilog HDL information at Shuffler.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574878207710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shuffler.v 1 1 " "Found 1 design units, including 1 entities, in source file Shuffler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shuffler " "Found entity 1: Shuffler" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Nxt_Addr.v 1 1 " "Found 1 design units, including 1 entities, in source file Nxt_Addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nxt_Addr " "Found entity 1: Nxt_Addr" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackJack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BlackJack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlackJack " "Found entity 1: BlackJack" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878207711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878207711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208069 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208069 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlackJack " "Elaborating entity \"BlackJack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574878208128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackJackController BlackJackController:FSM_Global " "Elaborating entity \"BlackJackController\" for hierarchy \"BlackJackController:FSM_Global\"" {  } { { "BlackJack.bdf" "FSM_Global" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 208 8 240 480 "FSM_Global" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208139 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F_State BJController.v(107) " "Verilog HDL Always Construct warning at BJController.v(107): inferring latch(es) for variable \"F_State\", which holds its previous value in one or more paths through the always construct" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574878208143 "|BlackJack|BlackJackController:FSM_Global"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BJController.v(265) " "Verilog HDL Case Statement warning at BJController.v(265): incomplete case statement has no default case item" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574878208144 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BJController.v(265) " "Verilog HDL Case Statement information at BJController.v(265): all case item expressions in this case statement are onehot" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574878208144 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerBlackJack BJController.v(107) " "Inferred latch for \"F_State.DealerBlackJack\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208145 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Measurement BJController.v(107) " "Inferred latch for \"F_State.Measurement\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.LoseState BJController.v(107) " "Inferred latch for \"F_State.LoseState\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.TieState BJController.v(107) " "Inferred latch for \"F_State.TieState\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.WinState BJController.v(107) " "Inferred latch for \"F_State.WinState\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.CardToDealer BJController.v(107) " "Inferred latch for \"F_State.CardToDealer\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.CardToPlayer BJController.v(107) " "Inferred latch for \"F_State.CardToPlayer\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerStay BJController.v(107) " "Inferred latch for \"F_State.DealerStay\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerStay BJController.v(107) " "Inferred latch for \"F_State.PlayerStay\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerHit BJController.v(107) " "Inferred latch for \"F_State.DealerHit\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208146 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerHit BJController.v(107) " "Inferred latch for \"F_State.PlayerHit\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerTurn BJController.v(107) " "Inferred latch for \"F_State.DealerTurn\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerTurn BJController.v(107) " "Inferred latch for \"F_State.PlayerTurn\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWith2Card BJController.v(107) " "Inferred latch for \"F_State.DealerWith2Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWith2Card BJController.v(107) " "Inferred latch for \"F_State.PlayerWith2Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWith1Card BJController.v(107) " "Inferred latch for \"F_State.DealerWith1Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWith1Card BJController.v(107) " "Inferred latch for \"F_State.PlayerWith1Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.ShuffleDeck BJController.v(107) " "Inferred latch for \"F_State.ShuffleDeck\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Start BJController.v(107) " "Inferred latch for \"F_State.Start\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208147 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector BlackJackController:FSM_Global\|EdgeDetector:PosEdgeDetector " "Elaborating entity \"EdgeDetector\" for hierarchy \"BlackJackController:FSM_Global\|EdgeDetector:PosEdgeDetector\"" {  } { { "BJController.v" "PosEdgeDetector" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:Contador " "Elaborating entity \"Counter\" for hierarchy \"Counter:Contador\"" {  } { { "BlackJack.bdf" "Contador" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 528 40 288 640 "Contador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter.v(33) " "Verilog HDL assignment warning at Counter.v(33): truncated value with size 32 to match size of target (12)" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208164 "|BlackJack|Counter:Contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter.v(37) " "Verilog HDL assignment warning at Counter.v(37): truncated value with size 32 to match size of target (12)" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208164 "|BlackJack|Counter:Contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter.v(41) " "Verilog HDL assignment warning at Counter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208165 "|BlackJack|Counter:Contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector Counter:Contador\|EdgeDetector:NegEdgeDetector " "Elaborating entity \"EdgeDetector\" for hierarchy \"Counter:Contador\|EdgeDetector:NegEdgeDetector\"" {  } { { "Counter.v" "NegEdgeDetector" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "BlackJack.bdf" "inst" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 496 -336 -120 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208238 ""}  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574878208238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shuffler Shuffler:FSM_Embaralhador " "Elaborating entity \"Shuffler\" for hierarchy \"Shuffler:FSM_Embaralhador\"" {  } { { "BlackJack.bdf" "FSM_Embaralhador" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 224 456 704 424 "FSM_Embaralhador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Shuffler.v(57) " "Verilog HDL assignment warning at Shuffler.v(57): truncated value with size 32 to match size of target (6)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208282 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Shuffler.v(55) " "Verilog HDL Case Statement information at Shuffler.v(55): all case item expressions in this case statement are onehot" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574878208282 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shuffler.v(126) " "Verilog HDL Case Statement warning at Shuffler.v(126): incomplete case statement has no default case item" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574878208283 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Shuffler.v(126) " "Verilog HDL Case Statement information at Shuffler.v(126): all case item expressions in this case statement are onehot" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574878208283 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Address Shuffler.v(123) " "Verilog HDL Always Construct warning at Shuffler.v(123): inferring latch(es) for variable \"o_Address\", which holds its previous value in one or more paths through the always construct" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574878208283 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Data Shuffler.v(123) " "Verilog HDL Always Construct warning at Shuffler.v(123): inferring latch(es) for variable \"o_Data\", which holds its previous value in one or more paths through the always construct" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574878208283 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[0\] Shuffler.v(123) " "Inferred latch for \"o_Data\[0\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[1\] Shuffler.v(123) " "Inferred latch for \"o_Data\[1\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[2\] Shuffler.v(123) " "Inferred latch for \"o_Data\[2\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[3\] Shuffler.v(123) " "Inferred latch for \"o_Data\[3\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[0\] Shuffler.v(123) " "Inferred latch for \"o_Address\[0\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[1\] Shuffler.v(123) " "Inferred latch for \"o_Address\[1\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[2\] Shuffler.v(123) " "Inferred latch for \"o_Address\[2\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[3\] Shuffler.v(123) " "Inferred latch for \"o_Address\[3\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[4\] Shuffler.v(123) " "Inferred latch for \"o_Address\[4\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[5\] Shuffler.v(123) " "Inferred latch for \"o_Address\[5\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208284 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nxt_Addr Nxt_Addr:NxtAddr_Decoder " "Elaborating entity \"Nxt_Addr\" for hierarchy \"Nxt_Addr:NxtAddr_Decoder\"" {  } { { "BlackJack.bdf" "NxtAddr_Decoder" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 512 448 696 640 "NxtAddr_Decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(12) " "Verilog HDL assignment warning at Nxt_Addr.v(12): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208290 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(13) " "Verilog HDL assignment warning at Nxt_Addr.v(13): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208290 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(14) " "Verilog HDL assignment warning at Nxt_Addr.v(14): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208290 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(15) " "Verilog HDL assignment warning at Nxt_Addr.v(15): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(16) " "Verilog HDL assignment warning at Nxt_Addr.v(16): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(17) " "Verilog HDL assignment warning at Nxt_Addr.v(17): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(18) " "Verilog HDL assignment warning at Nxt_Addr.v(18): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(19) " "Verilog HDL assignment warning at Nxt_Addr.v(19): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(20) " "Verilog HDL assignment warning at Nxt_Addr.v(20): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(21) " "Verilog HDL assignment warning at Nxt_Addr.v(21): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(22) " "Verilog HDL assignment warning at Nxt_Addr.v(22): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(23) " "Verilog HDL assignment warning at Nxt_Addr.v(23): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208291 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(24) " "Verilog HDL assignment warning at Nxt_Addr.v(24): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(25) " "Verilog HDL assignment warning at Nxt_Addr.v(25): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(26) " "Verilog HDL assignment warning at Nxt_Addr.v(26): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(27) " "Verilog HDL assignment warning at Nxt_Addr.v(27): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(28) " "Verilog HDL assignment warning at Nxt_Addr.v(28): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(29) " "Verilog HDL assignment warning at Nxt_Addr.v(29): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(30) " "Verilog HDL assignment warning at Nxt_Addr.v(30): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(31) " "Verilog HDL assignment warning at Nxt_Addr.v(31): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208292 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(32) " "Verilog HDL assignment warning at Nxt_Addr.v(32): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(33) " "Verilog HDL assignment warning at Nxt_Addr.v(33): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(34) " "Verilog HDL assignment warning at Nxt_Addr.v(34): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(35) " "Verilog HDL assignment warning at Nxt_Addr.v(35): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(36) " "Verilog HDL assignment warning at Nxt_Addr.v(36): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(37) " "Verilog HDL assignment warning at Nxt_Addr.v(37): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(38) " "Verilog HDL assignment warning at Nxt_Addr.v(38): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(39) " "Verilog HDL assignment warning at Nxt_Addr.v(39): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208293 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(40) " "Verilog HDL assignment warning at Nxt_Addr.v(40): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(41) " "Verilog HDL assignment warning at Nxt_Addr.v(41): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(42) " "Verilog HDL assignment warning at Nxt_Addr.v(42): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(43) " "Verilog HDL assignment warning at Nxt_Addr.v(43): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(44) " "Verilog HDL assignment warning at Nxt_Addr.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(45) " "Verilog HDL assignment warning at Nxt_Addr.v(45): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(46) " "Verilog HDL assignment warning at Nxt_Addr.v(46): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(47) " "Verilog HDL assignment warning at Nxt_Addr.v(47): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208294 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(48) " "Verilog HDL assignment warning at Nxt_Addr.v(48): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208295 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(49) " "Verilog HDL assignment warning at Nxt_Addr.v(49): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208295 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(50) " "Verilog HDL assignment warning at Nxt_Addr.v(50): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208295 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(51) " "Verilog HDL assignment warning at Nxt_Addr.v(51): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208295 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(52) " "Verilog HDL assignment warning at Nxt_Addr.v(52): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208295 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(53) " "Verilog HDL assignment warning at Nxt_Addr.v(53): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208295 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(54) " "Verilog HDL assignment warning at Nxt_Addr.v(54): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(55) " "Verilog HDL assignment warning at Nxt_Addr.v(55): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(56) " "Verilog HDL assignment warning at Nxt_Addr.v(56): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(57) " "Verilog HDL assignment warning at Nxt_Addr.v(57): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(58) " "Verilog HDL assignment warning at Nxt_Addr.v(58): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(59) " "Verilog HDL assignment warning at Nxt_Addr.v(59): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(60) " "Verilog HDL assignment warning at Nxt_Addr.v(60): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(61) " "Verilog HDL assignment warning at Nxt_Addr.v(61): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208296 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(62) " "Verilog HDL assignment warning at Nxt_Addr.v(62): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208297 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(63) " "Verilog HDL assignment warning at Nxt_Addr.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878208297 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Nxt_Addr.v(11) " "Verilog HDL Case Statement warning at Nxt_Addr.v(11): incomplete case statement has no default case item" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574878208297 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Addr_j Nxt_Addr.v(11) " "Verilog HDL Always Construct warning at Nxt_Addr.v(11): inferring latch(es) for variable \"Addr_j\", which holds its previous value in one or more paths through the always construct" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574878208297 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[0\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[0\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208298 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[1\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[1\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208298 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[2\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[2\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208298 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[3\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[3\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208299 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[4\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[4\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208299 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[5\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[5\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208299 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "BlackJack.bdf" "RAM" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 248 1280 1496 376 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BlackJack.mif " "Parameter \"init_file\" = \"BlackJack.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208341 ""}  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574878208341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55u3 " "Found entity 1: altsyncram_55u3" {  } { { "db/altsyncram_55u3.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55u3 RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated " "Elaborating entity \"altsyncram_55u3\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thr2 " "Found entity 1: altsyncram_thr2" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878208408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878208408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thr2 RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1 " "Elaborating entity \"altsyncram_thr2\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\"" {  } { { "db/altsyncram_55u3.tdf" "altsyncram1" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55u3.tdf" "mgl_prim2" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55u3.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878208596 ""}  } { { "db/altsyncram_55u3.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574878208596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878208977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878209165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAcessMux MemAcessMux:MemAcessMux " "Elaborating entity \"MemAcessMux\" for hierarchy \"MemAcessMux:MemAcessMux\"" {  } { { "BlackJack.bdf" "MemAcessMux" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 280 872 1128 424 "MemAcessMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878209233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CardAdder CardAdder:FSM_CardAdder " "Elaborating entity \"CardAdder\" for hierarchy \"CardAdder:FSM_CardAdder\"" {  } { { "BlackJack.bdf" "FSM_CardAdder" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 576 1296 1520 720 "FSM_CardAdder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878209236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(85) " "Verilog HDL assignment warning at CardAdder.v(85): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878209237 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(91) " "Verilog HDL assignment warning at CardAdder.v(91): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878209237 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(96) " "Verilog HDL assignment warning at CardAdder.v(96): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878209237 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(99) " "Verilog HDL assignment warning at CardAdder.v(99): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574878209237 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardAdder.v(82) " "Verilog HDL Case Statement information at CardAdder.v(82): all case item expressions in this case statement are onehot" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574878209237 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F_State CardAdder.v(119) " "Verilog HDL Always Construct warning at CardAdder.v(119): inferring latch(es) for variable \"F_State\", which holds its previous value in one or more paths through the always construct" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574878209239 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardAdder.v(208) " "Verilog HDL Case Statement warning at CardAdder.v(208): incomplete case statement has no default case item" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 208 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574878209239 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardAdder.v(208) " "Verilog HDL Case Statement information at CardAdder.v(208): all case item expressions in this case statement are onehot" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574878209239 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.CardOK CardAdder.v(119) " "Inferred latch for \"F_State.CardOK\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209240 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlusTenPlayer CardAdder.v(119) " "Inferred latch for \"F_State.PlusTenPlayer\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209240 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlusTenDealer CardAdder.v(119) " "Inferred latch for \"F_State.PlusTenDealer\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209240 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWithFace CardAdder.v(119) " "Inferred latch for \"F_State.PlayerWithFace\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209240 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWithAce CardAdder.v(119) " "Inferred latch for \"F_State.PlayerWithAce\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWithFace CardAdder.v(119) " "Inferred latch for \"F_State.DealerWithFace\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWithAce CardAdder.v(119) " "Inferred latch for \"F_State.DealerWithAce\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Value2Player CardAdder.v(119) " "Inferred latch for \"F_State.Value2Player\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Value2Dealer CardAdder.v(119) " "Inferred latch for \"F_State.Value2Dealer\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.ReadMem CardAdder.v(119) " "Inferred latch for \"F_State.ReadMem\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Wait_FSM CardAdder.v(119) " "Inferred latch for \"F_State.Wait_FSM\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Start CardAdder.v(119) " "Inferred latch for \"F_State.Start\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209241 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CardEvaluator CardEvaluator:CardEvaluatorDecoder " "Elaborating entity \"CardEvaluator\" for hierarchy \"CardEvaluator:CardEvaluatorDecoder\"" {  } { { "BlackJack.bdf" "CardEvaluatorDecoder" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 464 1296 1496 544 "CardEvaluatorDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878209249 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardEvaluator.v(10) " "Verilog HDL Case Statement warning at CardEvaluator.v(10): incomplete case statement has no default case item" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574878209250 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Value CardEvaluator.v(10) " "Verilog HDL Always Construct warning at CardEvaluator.v(10): inferring latch(es) for variable \"o_Value\", which holds its previous value in one or more paths through the always construct" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574878209250 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[0\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[0\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209250 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[1\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[1\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209250 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[2\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[2\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209250 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[3\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[3\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878209251 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:DealerHand " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:DealerHand\"" {  } { { "BlackJack.bdf" "DealerHand" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 688 1608 1800 768 "DealerHand" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878209253 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574878209498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.27.15:10:13 Progress: Loading sldfa1369fd/alt_sld_fab_wrapper_hw.tcl " "2019.11.27.15:10:13 Progress: Loading sldfa1369fd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878213301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878215181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878215331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878216311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878216485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878216659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878216857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878216860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878216861 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574878218202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfa1369fd/alt_sld_fab.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878218534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878218534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878218665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878218665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878218666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878218666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878218781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878218781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878218912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878218912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878218912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878219032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878219032 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MemAcessMux:MemAcessMux\|o_MemClk " "Found clock multiplexer MemAcessMux:MemAcessMux\|o_MemClk" {  } { { "MemAcessMux.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/MemAcessMux.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1574878220336 "|BlackJack|MemAcessMux:MemAcessMux|o_MemClk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1574878220336 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "52 " "Inferred 52 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod42\"" {  } { { "Nxt_Addr.v" "Mod42" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod41\"" {  } { { "Nxt_Addr.v" "Mod41" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod40\"" {  } { { "Nxt_Addr.v" "Mod40" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod43\"" {  } { { "Nxt_Addr.v" "Mod43" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod37\"" {  } { { "Nxt_Addr.v" "Mod37" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod38\"" {  } { { "Nxt_Addr.v" "Mod38" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod36\"" {  } { { "Nxt_Addr.v" "Mod36" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod39\"" {  } { { "Nxt_Addr.v" "Mod39" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod34\"" {  } { { "Nxt_Addr.v" "Mod34" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod33\"" {  } { { "Nxt_Addr.v" "Mod33" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod32\"" {  } { { "Nxt_Addr.v" "Mod32" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod35\"" {  } { { "Nxt_Addr.v" "Mod35" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod45\"" {  } { { "Nxt_Addr.v" "Mod45" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod46\"" {  } { { "Nxt_Addr.v" "Mod46" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod44\"" {  } { { "Nxt_Addr.v" "Mod44" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod47\"" {  } { { "Nxt_Addr.v" "Mod47" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod21\"" {  } { { "Nxt_Addr.v" "Mod21" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod25\"" {  } { { "Nxt_Addr.v" "Mod25" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod17\"" {  } { { "Nxt_Addr.v" "Mod17" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod29\"" {  } { { "Nxt_Addr.v" "Mod29" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod26\"" {  } { { "Nxt_Addr.v" "Mod26" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod22\"" {  } { { "Nxt_Addr.v" "Mod22" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod18\"" {  } { { "Nxt_Addr.v" "Mod18" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod30\"" {  } { { "Nxt_Addr.v" "Mod30" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod24\"" {  } { { "Nxt_Addr.v" "Mod24" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod20\"" {  } { { "Nxt_Addr.v" "Mod20" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod16\"" {  } { { "Nxt_Addr.v" "Mod16" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod28\"" {  } { { "Nxt_Addr.v" "Mod28" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod23\"" {  } { { "Nxt_Addr.v" "Mod23" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod27\"" {  } { { "Nxt_Addr.v" "Mod27" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod19\"" {  } { { "Nxt_Addr.v" "Mod19" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod31\"" {  } { { "Nxt_Addr.v" "Mod31" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod10\"" {  } { { "Nxt_Addr.v" "Mod10" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod6\"" {  } { { "Nxt_Addr.v" "Mod6" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod2\"" {  } { { "Nxt_Addr.v" "Mod2" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod14\"" {  } { { "Nxt_Addr.v" "Mod14" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod5\"" {  } { { "Nxt_Addr.v" "Mod5" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod9\"" {  } { { "Nxt_Addr.v" "Mod9" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod1\"" {  } { { "Nxt_Addr.v" "Mod1" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod13\"" {  } { { "Nxt_Addr.v" "Mod13" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod8\"" {  } { { "Nxt_Addr.v" "Mod8" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod4\"" {  } { { "Nxt_Addr.v" "Mod4" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod0\"" {  } { { "Nxt_Addr.v" "Mod0" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod12\"" {  } { { "Nxt_Addr.v" "Mod12" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod7\"" {  } { { "Nxt_Addr.v" "Mod7" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod11\"" {  } { { "Nxt_Addr.v" "Mod11" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod3\"" {  } { { "Nxt_Addr.v" "Mod3" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod15\"" {  } { { "Nxt_Addr.v" "Mod15" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod50\"" {  } { { "Nxt_Addr.v" "Mod50" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod49\"" {  } { { "Nxt_Addr.v" "Mod49" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod48 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod48\"" {  } { { "Nxt_Addr.v" "Mod48" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod51 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod51\"" {  } { { "Nxt_Addr.v" "Mod51" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878220584 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574878220584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42 " "Elaborated megafunction instantiation \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\"" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878220615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42 " "Instantiated megafunction \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220615 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574878220615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_n9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0\"" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878220949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0 " "Instantiated megafunction \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574878220949 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574878220949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574878220993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878220993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.WinState_559 " "Latch BlackJackController:FSM_Global\|F_State.WinState_559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:Contador\|o_TwoSec " "Ports D and ENA on the latch are fed by the same signal Counter:Contador\|o_TwoSec" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.LoseState_527 " "Latch BlackJackController:FSM_Global\|F_State.LoseState_527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|vc_HitPlayer " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|vc_HitPlayer" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.TieState_543 " "Latch BlackJackController:FSM_Global\|F_State.TieState_543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|vc_HitPlayer " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|vc_HitPlayer" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.PlayerHit_655 " "Latch BlackJackController:FSM_Global\|F_State.PlayerHit_655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerHit " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerHit" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerHit_639 " "Latch BlackJackController:FSM_Global\|F_State.DealerHit_639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.DealerHit " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.DealerHit" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.PlayerStay_623 " "Latch BlackJackController:FSM_Global\|F_State.PlayerStay_623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerStay_607 " "Latch BlackJackController:FSM_Global\|F_State.DealerStay_607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.DealerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.DealerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[1\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[2\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[3\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221744 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.Measurement_511 " "Latch BlackJackController:FSM_Global\|F_State.Measurement_511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.PlayerTurn_687 " "Latch BlackJackController:FSM_Global\|F_State.PlayerTurn_687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:Contador\|o_TwoSec " "Ports D and ENA on the latch are fed by the same signal Counter:Contador\|o_TwoSec" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerTurn_671 " "Latch BlackJackController:FSM_Global\|F_State.DealerTurn_671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerBlackJack_495 " "Latch BlackJackController:FSM_Global\|F_State.DealerBlackJack_495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.CardOK_378 " "Latch CardAdder:FSM_CardAdder\|F_State.CardOK_378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|WideOr19" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.CardToPlayer_591 " "Latch BlackJackController:FSM_Global\|F_State.CardToPlayer_591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerTurn " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerTurn" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.CardToDealer_575 " "Latch BlackJackController:FSM_Global\|F_State.CardToDealer_575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.DealerTurn " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.DealerTurn" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.ReadMem_489 " "Latch CardAdder:FSM_CardAdder\|F_State.ReadMem_489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|WideOr19" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 " "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Reset " "Ports D and ENA on the latch are fed by the same signal i_Reset" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 296 -600 -432 312 "i_Reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[1\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[2\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[3\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[4\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[5\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221745 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.Wait_FSM_502 " "Latch CardAdder:FSM_CardAdder\|F_State.Wait_FSM_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|WideOr19" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221746 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.Start_783 " "Latch BlackJackController:FSM_Global\|F_State.Start_783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Reset " "Ports D and ENA on the latch are fed by the same signal i_Reset" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 296 -600 -432 312 "i_Reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221746 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.Start_515 " "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CardAdder:FSM_CardAdder\|A_State.ReadMem " "Ports D and ENA on the latch are fed by the same signal CardAdder:FSM_CardAdder\|A_State.ReadMem" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574878221746 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574878221746 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[0\] VCC " "Pin \"PlayerHndDisplayD\[0\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[1\] VCC " "Pin \"PlayerHndDisplayD\[1\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[2\] VCC " "Pin \"PlayerHndDisplayD\[2\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[3\] VCC " "Pin \"PlayerHndDisplayD\[3\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[4\] VCC " "Pin \"PlayerHndDisplayD\[4\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[5\] VCC " "Pin \"PlayerHndDisplayD\[5\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[6\] VCC " "Pin \"PlayerHndDisplayD\[6\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[0\] VCC " "Pin \"PlayerHndDisplayU\[0\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[1\] VCC " "Pin \"PlayerHndDisplayU\[1\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[2\] VCC " "Pin \"PlayerHndDisplayU\[2\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[3\] VCC " "Pin \"PlayerHndDisplayU\[3\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[4\] VCC " "Pin \"PlayerHndDisplayU\[4\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[5\] VCC " "Pin \"PlayerHndDisplayU\[5\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[6\] VCC " "Pin \"PlayerHndDisplayU\[6\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574878222236 "|BlackJack|PlayerHndDisplayU[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574878222236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878222370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574878224792 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod41\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod41\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod37\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod37\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod33\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod33\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod45\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod45\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod21\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod21\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod25\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod25\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod17\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod17\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod29\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod29\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod5\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod5\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod13\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod13\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod49\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod49\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod22\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod22\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod20\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod20\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod26\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod26\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod18\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod18\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod30\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod30\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod28\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod28\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod38\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod38\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod34\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod34\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod46\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod46\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod36\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod36\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod44\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod44\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod6\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod6\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod10\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod10\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod2\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod2\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod14\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod14\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod4\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod4\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod12\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod12\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod50\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod50\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574878224805 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1574878224805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.map.smsg " "Generated suppressed messages file /home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878225167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574878226339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574878226339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2561 " "Implemented 2561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574878226511 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574878226511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2512 " "Implemented 2512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574878226511 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574878226511 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574878226511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574878226511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1090 " "Peak virtual memory: 1090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574878226535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:10:26 2019 " "Processing ended: Wed Nov 27 15:10:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574878226535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574878226535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574878226535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574878226535 ""}
