INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEXT_INPUT_VHDL
ERROR: [VRFC 10-1526] use <= to assign to signal str [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:36]
ERROR: [VRFC 10-91] c_read is not declared [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:68]
ERROR: [VRFC 10-91] c_read is not declared [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:67]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:67]
ERROR: [VRFC 10-91] c_read is not declared [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:81]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:81]
ERROR: [VRFC 10-91] c_read is not declared [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:94]
ERROR: [VRFC 10-91] c_read is not declared [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:91]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:91]
ERROR: [VRFC 10-91] c_read is not declared [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:96]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:14]
INFO: [VRFC 10-240] VHDL file C:/FPGAPrj/VIVADO/VIVADO/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd ignored due to errors
