############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "moyenne"
set_directive_pipeline "moyenneXY"
set_directive_pipeline "ecartType"
set_directive_unroll "pearson/copy_j"
