--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Scheme.twx Scheme.ncd -o Scheme.twr Scheme.pcf -ucf GenIO.ucf

Design file:              Scheme.ncd
Physical constraint file: Scheme.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5981 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.613ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_18/player_y_1 (SLICE_X55Y7.CE), 1102 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.613ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A4    net (fanout=14)       1.465   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P6    Tmult                 3.632   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y4.F1       net (fanout=1)        0.933   XLXI_18/_mult0000<6>
    SLICE_X65Y4.Y        Topy                  1.427   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/_mult0000<6>_rt
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y7.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y7.CLK      Tceck                 0.483   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_1
    -------------------------------------------------  ---------------------------
    Total                                     13.613ns (8.072ns logic, 5.541ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A4    net (fanout=14)       1.465   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P4    Tmult                 3.251   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y3.F1       net (fanout=1)        0.770   XLXI_18/_mult0000<4>
    SLICE_X65Y3.COUT     Topcyf                1.011   XLXI_18/mux0001_addsub0001<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_lut<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<5>
    SLICE_X65Y4.CIN      net (fanout=1)        0.000   XLXI_18/Madd_mux0001_addsub0001_cy<5>
    SLICE_X65Y4.Y        Tciny                 0.756   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y7.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y7.CLK      Tceck                 0.483   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_1
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (8.031ns logic, 5.378ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.313ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A5    net (fanout=14)       1.165   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P6    Tmult                 3.632   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y4.F1       net (fanout=1)        0.933   XLXI_18/_mult0000<6>
    SLICE_X65Y4.Y        Topy                  1.427   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/_mult0000<6>_rt
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y7.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y7.CLK      Tceck                 0.483   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_1
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (8.072ns logic, 5.241ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/player_y_0 (SLICE_X55Y7.CE), 1102 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.613ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A4    net (fanout=14)       1.465   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P6    Tmult                 3.632   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y4.F1       net (fanout=1)        0.933   XLXI_18/_mult0000<6>
    SLICE_X65Y4.Y        Topy                  1.427   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/_mult0000<6>_rt
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y7.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y7.CLK      Tceck                 0.483   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    -------------------------------------------------  ---------------------------
    Total                                     13.613ns (8.072ns logic, 5.541ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A4    net (fanout=14)       1.465   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P4    Tmult                 3.251   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y3.F1       net (fanout=1)        0.770   XLXI_18/_mult0000<4>
    SLICE_X65Y3.COUT     Topcyf                1.011   XLXI_18/mux0001_addsub0001<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_lut<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<5>
    SLICE_X65Y4.CIN      net (fanout=1)        0.000   XLXI_18/Madd_mux0001_addsub0001_cy<5>
    SLICE_X65Y4.Y        Tciny                 0.756   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y7.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y7.CLK      Tceck                 0.483   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (8.031ns logic, 5.378ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.313ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A5    net (fanout=14)       1.165   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P6    Tmult                 3.632   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y4.F1       net (fanout=1)        0.933   XLXI_18/_mult0000<6>
    SLICE_X65Y4.Y        Topy                  1.427   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/_mult0000<6>_rt
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y7.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y7.CLK      Tceck                 0.483   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (8.072ns logic, 5.241ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/player_y_2 (SLICE_X55Y6.CE), 1102 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.613ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A4    net (fanout=14)       1.465   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P6    Tmult                 3.632   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y4.F1       net (fanout=1)        0.933   XLXI_18/_mult0000<6>
    SLICE_X65Y4.Y        Topy                  1.427   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/_mult0000<6>_rt
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y6.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y6.CLK      Tceck                 0.483   XLXI_18/player_y<2>
                                                       XLXI_18/player_y_2
    -------------------------------------------------  ---------------------------
    Total                                     13.613ns (8.072ns logic, 5.541ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.409ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A4    net (fanout=14)       1.465   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P4    Tmult                 3.251   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y3.F1       net (fanout=1)        0.770   XLXI_18/_mult0000<4>
    SLICE_X65Y3.COUT     Topcyf                1.011   XLXI_18/mux0001_addsub0001<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_lut<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<4>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<5>
    SLICE_X65Y4.CIN      net (fanout=1)        0.000   XLXI_18/Madd_mux0001_addsub0001_cy<5>
    SLICE_X65Y4.Y        Tciny                 0.756   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y6.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y6.CLK      Tceck                 0.483   XLXI_18/player_y<2>
                                                       XLXI_18/player_y_2
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (8.031ns logic, 5.378ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/player_y_0 (FF)
  Destination:          XLXI_18/player_y_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.313ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_18/player_y_0 to XLXI_18/player_y_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y7.YQ       Tcko                  0.511   XLXI_18/player_y<1>
                                                       XLXI_18/player_y_0
    SLICE_X58Y0.F1       net (fanout=23)       1.466   XLXI_18/player_y<0>
    SLICE_X58Y0.X        Tilo                  0.660   XLXI_18/mult0000_addsub0000<4>
                                                       XLXI_18/Msub_mult0000_addsub0000_xor<4>11
    MULT18X18_X1Y0.A5    net (fanout=14)       1.165   XLXI_18/mult0000_addsub0000<4>
    MULT18X18_X1Y0.P6    Tmult                 3.632   XLXI_18/Mmult__mult0000
                                                       XLXI_18/Mmult__mult0000
    SLICE_X65Y4.F1       net (fanout=1)        0.933   XLXI_18/_mult0000<6>
    SLICE_X65Y4.Y        Topy                  1.427   XLXI_18/mux0001_addsub0001<6>
                                                       XLXI_18/_mult0000<6>_rt
                                                       XLXI_18/Madd_mux0001_addsub0001_cy<6>
                                                       XLXI_18/Madd_mux0001_addsub0001_xor<7>
    SLICE_X64Y4.BX       net (fanout=1)        0.377   XLXI_18/mux0001_addsub0001<7>
    SLICE_X64Y4.X        Tbxx                  0.699   N26
                                                       XLXI_18/player_y_not000211_SW1
    SLICE_X64Y3.F2       net (fanout=1)        0.314   N26
    SLICE_X64Y3.X        Tilo                  0.660   XLXI_18/player_y_not0002
                                                       XLXI_18/player_y_not0002125
    SLICE_X55Y6.CE       net (fanout=3)        0.986   XLXI_18/player_y_not0002
    SLICE_X55Y6.CLK      Tceck                 0.483   XLXI_18/player_y<2>
                                                       XLXI_18/player_y_2
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (8.072ns logic, 5.241ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/reg11b_4 (SLICE_X53Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/reg11b_5 (FF)
  Destination:          XLXI_7/reg11b_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/reg11b_5 to XLXI_7/reg11b_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.YQ      Tcko                  0.409   XLXN_32<5>
                                                       XLXI_7/reg11b_5
    SLICE_X53Y50.BX      net (fanout=5)        0.354   XLXN_32<4>
    SLICE_X53Y50.CLK     Tckdi       (-Th)    -0.080   XLXN_32<3>
                                                       XLXI_7/reg11b_4
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.489ns logic, 0.354ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/F0 (SLICE_X52Y51.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/qF0 (FF)
  Destination:          XLXI_7/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/qF0 to XLXI_7/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.YQ      Tcko                  0.409   XLXI_7/qF0
                                                       XLXI_7/qF0
    SLICE_X52Y51.BY      net (fanout=1)        0.308   XLXI_7/qF0
    SLICE_X52Y51.CLK     Tckdi       (-Th)    -0.132   XLXN_28
                                                       XLXI_7/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.541ns logic, 0.308ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/reg11b_2 (SLICE_X53Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/reg11b_3 (FF)
  Destination:          XLXI_7/reg11b_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.015 - 0.014)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/reg11b_3 to XLXI_7/reg11b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y50.YQ      Tcko                  0.409   XLXN_32<3>
                                                       XLXI_7/reg11b_3
    SLICE_X53Y48.BX      net (fanout=4)        0.367   XLXN_32<2>
    SLICE_X53Y48.CLK     Tckdi       (-Th)    -0.080   XLXN_32<1>
                                                       XLXI_7/reg11b_2
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.489ns logic, 0.367ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_18/player_x<4>/CLK
  Logical resource: XLXI_18/player_x_4/CK
  Location pin: SLICE_X52Y22.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_18/player_x<4>/CLK
  Logical resource: XLXI_18/player_x_4/CK
  Location pin: SLICE_X52Y22.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_7/cnt5b<3>/CLK
  Logical resource: XLXI_7/cnt5b_3/CK
  Location pin: SLICE_X48Y78.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   13.613|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5981 paths, 0 nets, and 455 connections

Design statistics:
   Minimum period:  13.613ns{1}   (Maximum frequency:  73.459MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 12:25:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



