<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Sixth International Symposium on High-Performance Computer Architecture</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/hpca.png" alt="Proceedings of the Sixth International Symposium on High-Performance Computer Architecture" title="Proceedings of the Sixth International Symposium on High-Performance Computer Architecture" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS/2000/HPCA-2000.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Sixth International Symposium on High-Performance Computer Architecture</em><br/>HPCA, 2000.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/hpca/2000">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Sixth+International+Symposium+on+High-Performance+Computer+Architecture%22">Scholar</a><hr/><a href="http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6665">IEEE Xplore</a><br/>
<a href="http://www.computer.org/csdl/proceedings/hpca/2000/0550/00/index.html">CSDL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{HPCA-2000,
	address       = "Toulouse, France",
	booktitle     = "{HPCA}",
<span class="uri">	ee            = "<a href="http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6665">http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6665</a>",
</span><span class="uri">	ee            = "<a href="http://www.computer.org/csdl/proceedings/hpca/2000/0550/00/index.html">http://www.computer.org/csdl/proceedings/hpca/2000/0550/00/index.html</a>",
</span><span id="isbn">	isbn          = "0-7695-0550-3",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{Proceedings of the Sixth International Symposium on High-Performance Computer Architecture}",
	year          = 2000,
}</pre>
</div>
<hr/>
<h3>Contents (35 items)</h3><dl class="toc"><div class="rbox"><span class="tag">6 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">5 ×<a href="tag/memory management.html">#memory management</a></span><br/><span class="tag">5 ×<a href="tag/parallel.html">#parallel</a></span><br/><span class="tag">3 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">3 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">3 ×<a href="tag/network.html">#network</a></span><br/><span class="tag">3 ×<a href="tag/predict.html">#predict</a></span><br/><span class="tag">2 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">2 ×<a href="tag/branch.html">#branch</a></span><br/><span class="tag">2 ×<a href="tag/clustering.html">#clustering</a></span><br/></div><dt><a href="HPCA-2000-BarrosoGNV.html">HPCA-2000-BarrosoGNV</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Impact of Chip-Level Integration on Performance of OLTP Workloads (<abbr title="Luiz André Barroso">LAB</abbr>, <abbr title="Kourosh Gharachorloo">KG</abbr>, <abbr title="Andreas Nowatzyk">AN</abbr>, <abbr title="Ben Verghese">BV</abbr>), pp. 3–14.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-TorrellasYN.html">HPCA-2000-TorrellasYN</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration (<abbr title="Josep Torrellas">JT</abbr>, <abbr title="Liuxi Yang">LY</abbr>, <abbr title="Anthony-Trung Nguyen">ATN</abbr>), pp. 15–25.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2000-FigueiredoF.html">HPCA-2000-FigueiredoF</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Impact of Heterogeneity on DSM Performance (<abbr title="Renato J. O. Figueiredo">RJOF</abbr>, <abbr title="José A. B. Fortes">JABF</abbr>), pp. 26–35.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-MathewMCD.html">HPCA-2000-MathewMCD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Design of a Parallel Vector Access Unit for SDRAM Memory Systems (<abbr title="Binu K. Mathew">BKM</abbr>, <abbr title="Sally A. McKee">SAM</abbr>, <abbr title="John B. Carter">JBC</abbr>, <abbr title="Al Davis">AD</abbr>), pp. 39–48.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-WongB.html">HPCA-2000-WongB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/policy.html" title="policy">#policy</a></span></dt><dd>Modified LRU Policies for Improving Second-Level Cache Behavior (<abbr title="Wayne A. Wong">WAW</abbr>, <abbr title="Jean-Loup Baer">JLB</abbr>), pp. 49–60.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-JourdanRAEYR.html">HPCA-2000-JourdanRAEYR</a></dt><dd>eXtended Block Cache (<abbr title="Stéphan Jourdan">SJ</abbr>, <abbr title="Lihu Rappoport">LR</abbr>, <abbr title="Yoav Almog">YA</abbr>, <abbr title="Mattan Erez">ME</abbr>, <abbr title="Adi Yoaz">AY</abbr>, <abbr title="Ronny Ronen">RR</abbr>), pp. 61–70.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-PehD.html">HPCA-2000-PehD</a></dt><dd>Flit-Reservation Flow Control (<abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 73–84.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-CasadoBQSD.html">HPCA-2000-CasadoBQSD</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks (<abbr title="Rafael Casado">RC</abbr>, <abbr title="Aurelio Bermúdez">AB</abbr>, <abbr title="Francisco J. Quiles">FJQ</abbr>, <abbr title="José L. Sánchez">JLS</abbr>, <abbr title="José Duato">JD</abbr>), pp. 85–96.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-YumVDS.html">HPCA-2000-YumVDS</a></dt><dd>Investigating QoS Support for Traffic Mixes with the MediaWorm Router (<abbr title="Ki Hwan Yum">KHY</abbr>, <abbr title="Aniruddha S. Vaidya">ASV</abbr>, <abbr title="Chita R. Das">CRD</abbr>, <abbr title="Anand Sivasubramaniam">AS</abbr>), pp. 97–106.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-BurnsG.html">HPCA-2000-BurnsG</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/smt.html" title="smt">#smt</a></span></dt><dd>Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight? (<abbr title="James Burns">JB</abbr>, <abbr title="Jean-Luc Gaudiot">JLG</abbr>), pp. 109–120.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-MowryR.html">HPCA-2000-MowryR</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Software-Controlled Multithreading Using Informing Memory Operations (<abbr title="Todd C. Mowry">TCM</abbr>, <abbr title="Sherwyn R. Ramkissoon">SRR</abbr>), pp. 121–132.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-CanalPG.html">HPCA-2000-CanalPG</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Dynamic Cluster Assignment Mechanisms (<abbr title="Ramon Canal">RC</abbr>, <abbr title="Joan-Manuel Parcerisa">JMP</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 133–142.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-NandaNMJ.html">HPCA-2000-NandaNMJ</a></dt><dd>High-Throughput Coherence Controllers (<abbr title="Ashwini K. Nanda">AKN</abbr>, <abbr title="Anthony-Trung Nguyen">ATN</abbr>, <abbr title="Maged M. Michael">MMM</abbr>, <abbr title="Douglas J. Joseph">DJJ</abbr>), pp. 145–155.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2000-KaxirasY.html">HPCA-2000-KaxirasY</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Coherence Communication Prediction in Shared-Memory Multiprocessors (<abbr title="Stefanos Kaxiras">SK</abbr>, <abbr title="Cliff Young">CY</abbr>), pp. 156–167.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-RajwarKG.html">HPCA-2000-RajwarKG</a> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Improving the Throughput of Synchronization by Insertion of Delays (<abbr title="Ravi Rajwar">RR</abbr>, <abbr title="Alain Kägi">AK</abbr>, <abbr title="James R. Goodman">JRG</abbr>), pp. 168–179.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-JimenezLF.html">HPCA-2000-JimenezLF</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>On the Performance of Hand vs. Automatically Optimized Numerical Codes (<abbr title="Marta Jiménez">MJ</abbr>, <abbr title="José M. Llabería">JML</abbr>, <abbr title="Agustin Fernández">AF</abbr>), pp. 183–194.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-ChatterjeeS.html">HPCA-2000-ChatterjeeS</a></dt><dd>Cache-Efficient Matrix Transposition (<abbr title="Siddhartha Chatterjee">SC</abbr>, <abbr title="Sandeep Sen">SS</abbr>), pp. 195–205.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2000-KarlssonDS.html">HPCA-2000-KarlssonDS</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/linked%20data.html" title="linked data">#linked data</a></span> <span class="tag"><a href="tag/open%20data.html" title="open data">#open data</a></span></dt><dd>A Prefetching Technique for Irregular Accesses to Linked Data Structures (<abbr title="Magnus Karlsson">MK</abbr>, <abbr title="Fredrik Dahlgren">FD</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 206–217.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-LefurgyPM.html">HPCA-2000-LefurgyPM</a> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Reducing Code Size with Run-Time Decompression (<abbr title="Charles Lefurgy">CL</abbr>, <abbr title="Eva Piccininni">EP</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 218–228.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2000-LeeWY.html">HPCA-2000-LeeWY</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Decoupled Value Prediction on Trace Processors (<abbr title="Sang Jeong Lee">SJL</abbr>, <abbr title="Yuan Wang">YW</abbr>, <abbr title="Pen-Chung Yew">PCY</abbr>), pp. 231–240.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-HaungsSF.html">HPCA-2000-HaungsSF</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Branch Transition Rate: A New Metric for Improved Branch Classification Analysis (<abbr title="Michael Haungs">MH</abbr>, <abbr title="Phil Sallee">PS</abbr>, <abbr title="Matthew K. Farrens">MKF</abbr>), pp. 241–250.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-PatilE.html">HPCA-2000-PatilE</a> <span class="tag"><a href="tag/alias.html" title="alias">#alias</a></span> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing (<abbr title="Harish Patil">HP</abbr>, <abbr title="Joel S. Emer">JSE</abbr>), pp. 251–262.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-StetsDKRS.html">HPCA-2000-StetsDKRS</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing (<abbr title="Robert Stets">RS</abbr>, <abbr title="Sandhya Dwarkadas">SD</abbr>, <abbr title="Leonidas I. Kontothanassis">LIK</abbr>, <abbr title="Umit Rencuzogullari">UR</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 265–276.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-BehrPS.html">HPCA-2000-BehrPS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620 (<abbr title="Peter M. Behr">PMB</abbr>, <abbr title="S. Pletner">SP</abbr>, <abbr title="Angela C. Sodan">ACS</abbr>), pp. 277–286.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-HosomiKNH.html">HPCA-2000-HosomiKNH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A DSM Architecture for a Parallel Computer Cenju-4 (<abbr title="Takeo Hosomi">TH</abbr>, <abbr title="Yasushi Kanoh">YK</abbr>, <abbr title="Masaaki Nakamura">MN</abbr>, <abbr title="Tetsuya Hirose">TH</abbr>), pp. 287–298.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-MoshovosS.html">HPCA-2000-MoshovosS</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors (<abbr title="Andreas Moshovos">AM</abbr>, <abbr title="Gurindar S. Sohi">GSS</abbr>), pp. 301–312.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-NeefsVB.html">HPCA-2000-NeefsVB</a> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks (<abbr title="Henk Neefs">HN</abbr>, <abbr title="Hans Vandierendonck">HV</abbr>, <abbr title="Koenraad De Bosschere">KDB</abbr>), pp. 313–324.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-RamirezLV.html">HPCA-2000-RamirezLV</a></dt><dd>Trace Cache Redundancy: Red &amp; Blue Traces (<abbr title="Alex Ramírez">AR</abbr>, <abbr title="Josep-Lluis Larriba-Pey">JLLP</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 325–333.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-2000-UysalAS.html">HPCA-2000-UysalAS</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Active Disks for Decision Support Databases (<abbr title="Mustafa Uysal">MU</abbr>, <abbr title="Anurag Acharya">AA</abbr>, <abbr title="Joel H. Saltz">JHS</abbr>), pp. 337–348.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-CappelloRE.html">HPCA-2000-CappelloRE</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Investigating the Performance of Two Programming Models for Clusters of SMP PCs (<abbr title="Franck Cappello">FC</abbr>, <abbr title="Olivier Richard">OR</abbr>, <abbr title="Daniel Etiemble">DE</abbr>), pp. 349–359.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2000-BoschSSRH.html">HPCA-2000-BoschSSRH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study (<abbr title="Robert Bosch">RB</abbr>, <abbr title="Chris Stolte">CS</abbr>, <abbr title="Gordon Stoll">GS</abbr>, <abbr title="Mendel Rosenblum">MR</abbr>, <abbr title="Pat Hanrahan">PH</abbr>), pp. 360–371.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-RixnerDKMKO.html">HPCA-2000-RixnerDKMKO</a></dt><dd>Register Organization for Media Processing (<abbr title="Scott Rixner">SR</abbr>, <abbr title="William J. Dally">WJD</abbr>, <abbr title="Brucek Khailany">BK</abbr>, <abbr title="Peter R. Mattson">PRM</abbr>, <abbr title="Ujval J. Kapasi">UJK</abbr>, <abbr title="John D. Owens">JDO</abbr>), pp. 375–386.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-RadhakrishnanVJS.html">HPCA-2000-RadhakrishnanVJS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Architectural Issues in Java Runtime Systems (<abbr title="Ramesh Radhakrishnan">RR</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>, <abbr title="Anand Sivasubramaniam">AS</abbr>), pp. 387–398.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2000-VartanianBD.html">HPCA-2000-VartanianBD</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches (<abbr title="Alexis Vartanian">AV</abbr>, <abbr title="Jean-Luc Béchennec">JLB</abbr>, <abbr title="Nathalie Drach-Temam">NDT</abbr>), pp. 399–408.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2000-ChiuehP.html">HPCA-2000-ChiuehP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Cache Memory Design for Network Processors (<abbr title="Tzi-cker Chiueh">TcC</abbr>, <abbr title="Prashant Pradhan">PP</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>