
Loading design for application trce from file test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 15:43:51 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TEST_impl1.twr -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml TEST_impl1.ncd TEST_impl1.prf 
Design file:     test_impl1.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk2" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.008ns (weighted slack = 4.016ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_587  (from TEMP_CLK_c +)
   Destination:    FF         Data in        u_req_1__74  (to clk2 +)
                   FF                        u_req_0__72

   Delay:               7.032ns  (5.4% logic, 94.6% route), 1 logic levels.

 Constraint Details:

      7.032ns physical path delay SLICE_491 to SLICE_941 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.444ns LSR_SET requirement (totaling 9.040ns) by 2.008ns

 Physical Path Details:

      Data path SLICE_491 to SLICE_941:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C31B.CLK to     R21C31B.Q0 SLICE_491 (from TEMP_CLK_c)
ROUTE        36     6.649     R21C31B.Q0 to    R20C14B.LSR n25232 (to clk2)
                  --------
                    7.032   (5.4% logic, 94.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C31B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to SLICE_941:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R20C14B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 2.438ns (weighted slack = 4.876ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_587  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/u_state_FSM_i3  (to clk2 +)

   Delay:               7.046ns  (5.4% logic, 94.6% route), 1 logic levels.

 Constraint Details:

      7.046ns physical path delay SLICE_491 to SLICE_943 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.000ns LSRREC_SET requirement (totaling 9.484ns) by 2.438ns

 Physical Path Details:

      Data path SLICE_491 to SLICE_943:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C31B.CLK to     R21C31B.Q0 SLICE_491 (from TEMP_CLK_c)
ROUTE        36     6.663     R21C31B.Q0 to    R21C11B.LSR n25232 (to clk2)
                  --------
                    7.046   (5.4% logic, 94.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C31B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to SLICE_943:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R21C11B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 2.438ns (weighted slack = 4.876ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_587  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/tx_2388  (to clk2 +)

   Delay:               7.046ns  (5.4% logic, 94.6% route), 1 logic levels.

 Constraint Details:

      7.046ns physical path delay SLICE_491 to uart_inst/SLICE_1194 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.000ns LSRREC_SET requirement (totaling 9.484ns) by 2.438ns

 Physical Path Details:

      Data path SLICE_491 to uart_inst/SLICE_1194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C31B.CLK to     R21C31B.Q0 SLICE_491 (from TEMP_CLK_c)
ROUTE        36     6.663     R21C31B.Q0 to     R23C7A.LSR n25232 (to clk2)
                  --------
                    7.046   (5.4% logic, 94.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C31B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_1194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to     R23C7A.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 2.757ns (weighted slack = 5.514ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_587  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/u_ack_i0_i0  (to clk2 +)

   Delay:               6.727ns  (5.7% logic, 94.3% route), 1 logic levels.

 Constraint Details:

      6.727ns physical path delay SLICE_491 to uart_inst/SLICE_939 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.000ns LSRREC_SET requirement (totaling 9.484ns) by 2.757ns

 Physical Path Details:

      Data path SLICE_491 to uart_inst/SLICE_939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C31B.CLK to     R21C31B.Q0 SLICE_491 (from TEMP_CLK_c)
ROUTE        36     6.344     R21C31B.Q0 to    R21C14B.LSR n25232 (to clk2)
                  --------
                    6.727   (5.7% logic, 94.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C31B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R21C14B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 2.958ns (weighted slack = 5.916ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_586  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/regs_i0_i29  (to clk2 +)
                   FF                        uart_inst/regs_i0_i28

   Delay:               6.282ns  (18.5% logic, 81.5% route), 4 logic levels.

 Constraint Details:

      6.282ns physical path delay SLICE_1730 to uart_inst/SLICE_994 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.244ns CE_SET requirement (totaling 9.240ns) by 2.958ns

 Physical Path Details:

      Data path SLICE_1730 to uart_inst/SLICE_994:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C37C.CLK to     R15C37C.Q0 SLICE_1730 (from TEMP_CLK_c)
ROUTE        53     1.538     R15C37C.Q0 to     R18C30D.D1 sys_rst_N
CTOF_DEL    ---     0.260     R18C30D.D1 to     R18C30D.F1 SLICE_1389
ROUTE         2     0.970     R18C30D.F1 to     R16C31B.D1 n24742
CTOF_DEL    ---     0.260     R16C31B.D1 to     R16C31B.F1 uart_inst/SLICE_1381
ROUTE         8     1.060     R16C31B.F1 to     R15C31C.B0 uart_inst/n22994
CTOF_DEL    ---     0.260     R15C31C.B0 to     R15C31C.F0 uart_inst/SLICE_1377
ROUTE         4     1.551     R15C31C.F0 to     R14C29A.CE uart_inst/clk2_enable_260 (to clk2)
                  --------
                    6.282   (18.5% logic, 81.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R15C37C.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_994:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R14C29A.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 3.000ns (weighted slack = 6.000ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_586  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/regs_i0_i27  (to clk2 +)
                   FF                        uart_inst/regs_i0_i26

   Delay:               6.240ns  (18.6% logic, 81.4% route), 4 logic levels.

 Constraint Details:

      6.240ns physical path delay SLICE_1730 to uart_inst/SLICE_993 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.244ns CE_SET requirement (totaling 9.240ns) by 3.000ns

 Physical Path Details:

      Data path SLICE_1730 to uart_inst/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C37C.CLK to     R15C37C.Q0 SLICE_1730 (from TEMP_CLK_c)
ROUTE        53     1.538     R15C37C.Q0 to     R18C30D.D1 sys_rst_N
CTOF_DEL    ---     0.260     R18C30D.D1 to     R18C30D.F1 SLICE_1389
ROUTE         2     0.970     R18C30D.F1 to     R16C31B.D1 n24742
CTOF_DEL    ---     0.260     R16C31B.D1 to     R16C31B.F1 uart_inst/SLICE_1381
ROUTE         8     1.060     R16C31B.F1 to     R15C31C.B0 uart_inst/n22994
CTOF_DEL    ---     0.260     R15C31C.B0 to     R15C31C.F0 uart_inst/SLICE_1377
ROUTE         4     1.509     R15C31C.F0 to     R10C31B.CE uart_inst/clk2_enable_260 (to clk2)
                  --------
                    6.240   (18.6% logic, 81.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R15C37C.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R10C31B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 3.047ns (weighted slack = 6.094ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_586  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/regs_i0_i31  (to clk2 +)
                   FF                        uart_inst/regs_i0_i30

   Delay:               6.193ns  (18.8% logic, 81.2% route), 4 logic levels.

 Constraint Details:

      6.193ns physical path delay SLICE_1730 to uart_inst/SLICE_995 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.244ns CE_SET requirement (totaling 9.240ns) by 3.047ns

 Physical Path Details:

      Data path SLICE_1730 to uart_inst/SLICE_995:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C37C.CLK to     R15C37C.Q0 SLICE_1730 (from TEMP_CLK_c)
ROUTE        53     1.538     R15C37C.Q0 to     R18C30D.D1 sys_rst_N
CTOF_DEL    ---     0.260     R18C30D.D1 to     R18C30D.F1 SLICE_1389
ROUTE         2     0.970     R18C30D.F1 to     R16C31B.D1 n24742
CTOF_DEL    ---     0.260     R16C31B.D1 to     R16C31B.F1 uart_inst/SLICE_1381
ROUTE         8     1.060     R16C31B.F1 to     R15C31C.B0 uart_inst/n22994
CTOF_DEL    ---     0.260     R15C31C.B0 to     R15C31C.F0 uart_inst/SLICE_1377
ROUTE         4     1.462     R15C31C.F0 to     R10C29B.CE uart_inst/clk2_enable_260 (to clk2)
                  --------
                    6.193   (18.8% logic, 81.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R15C37C.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_995:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R10C29B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 3.088ns (weighted slack = 6.176ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_586  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/regs_i0_i89  (to clk2 +)
                   FF                        uart_inst/regs_i0_i88

   Delay:               6.152ns  (18.9% logic, 81.1% route), 4 logic levels.

 Constraint Details:

      6.152ns physical path delay SLICE_1730 to uart_inst/SLICE_1024 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.244ns CE_SET requirement (totaling 9.240ns) by 3.088ns

 Physical Path Details:

      Data path SLICE_1730 to uart_inst/SLICE_1024:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C37C.CLK to     R15C37C.Q0 SLICE_1730 (from TEMP_CLK_c)
ROUTE        53     1.538     R15C37C.Q0 to     R18C30D.D1 sys_rst_N
CTOF_DEL    ---     0.260     R18C30D.D1 to     R18C30D.F1 SLICE_1389
ROUTE         2     0.970     R18C30D.F1 to     R16C31B.D1 n24742
CTOF_DEL    ---     0.260     R16C31B.D1 to     R16C31B.F1 uart_inst/SLICE_1381
ROUTE         8     0.889     R16C31B.F1 to     R15C30D.D1 uart_inst/n22994
CTOF_DEL    ---     0.260     R15C30D.D1 to     R15C30D.F1 uart_inst/SLICE_1474
ROUTE         4     1.592     R15C30D.F1 to     R11C28B.CE uart_inst/clk2_enable_196 (to clk2)
                  --------
                    6.152   (18.9% logic, 81.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R15C37C.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_1024:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R11C28B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 3.120ns (weighted slack = 6.240ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_586  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/regs_i0_i93  (to clk2 +)
                   FF                        uart_inst/regs_i0_i92

   Delay:               6.120ns  (19.0% logic, 81.0% route), 4 logic levels.

 Constraint Details:

      6.120ns physical path delay SLICE_1730 to uart_inst/SLICE_1026 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.244ns CE_SET requirement (totaling 9.240ns) by 3.120ns

 Physical Path Details:

      Data path SLICE_1730 to uart_inst/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C37C.CLK to     R15C37C.Q0 SLICE_1730 (from TEMP_CLK_c)
ROUTE        53     1.538     R15C37C.Q0 to     R18C30D.D1 sys_rst_N
CTOF_DEL    ---     0.260     R18C30D.D1 to     R18C30D.F1 SLICE_1389
ROUTE         2     0.970     R18C30D.F1 to     R16C31B.D1 n24742
CTOF_DEL    ---     0.260     R16C31B.D1 to     R16C31B.F1 uart_inst/SLICE_1381
ROUTE         8     0.889     R16C31B.F1 to     R15C30D.D1 uart_inst/n22994
CTOF_DEL    ---     0.260     R15C30D.D1 to     R15C30D.F1 uart_inst/SLICE_1474
ROUTE         4     1.560     R15C30D.F1 to     R15C30C.CE uart_inst/clk2_enable_196 (to clk2)
                  --------
                    6.120   (19.0% logic, 81.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R15C37C.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R15C30C.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 3.243ns (weighted slack = 6.486ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_586  (from TEMP_CLK_c +)
   Destination:    FF         Data in        uart_inst/regs_i0_i223  (to clk2 +)
                   FF                        uart_inst/regs_i0_i222

   Delay:               5.997ns  (19.4% logic, 80.6% route), 4 logic levels.

 Constraint Details:

      5.997ns physical path delay SLICE_1730 to uart_inst/SLICE_1091 meets
      (delay constraint based on source clock period of 50.000ns and destination clock period of 20.000ns)
     10.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.244ns CE_SET requirement (totaling 9.240ns) by 3.243ns

 Physical Path Details:

      Data path SLICE_1730 to uart_inst/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R15C37C.CLK to     R15C37C.Q0 SLICE_1730 (from TEMP_CLK_c)
ROUTE        53     1.538     R15C37C.Q0 to     R18C30D.D1 sys_rst_N
CTOF_DEL    ---     0.260     R18C30D.D1 to     R18C30D.F1 SLICE_1389
ROUTE         2     0.970     R18C30D.F1 to     R16C31B.D1 n24742
CTOF_DEL    ---     0.260     R16C31B.D1 to     R16C31B.F1 uart_inst/SLICE_1381
ROUTE         8     0.826     R16C31B.F1 to     R16C33D.D1 uart_inst/n22994
CTOF_DEL    ---     0.260     R16C33D.D1 to     R16C33D.F1 uart_inst/SLICE_1372
ROUTE         4     1.500     R16C33D.F1 to     R11C33B.CE uart_inst/clk2_enable_68 (to clk2)
                  --------
                    5.997   (19.4% logic, 80.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R15C37C.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to uart_inst/SLICE_1091:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.249    LRPLL.CLKOP to    R11C33B.CLK clk2
                  --------
                    3.996   (21.5% logic, 78.5% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

Report:   62.563MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOF0_DE  ---     0.305    R27C22A.FCI to     R27C22A.F0 xpos_pid_inst/SLICE_215
ROUTE         4     1.137     R27C22A.F0 to     R28C22A.A0 xpos_pid_inst/ek[9]
C0TOFCO_DE  ---     0.790     R28C22A.A0 to    R28C22A.FCO xpos_pid_inst/delta_e1_inst/SLICE_225
ROUTE         1     0.000    R28C22A.FCO to    R28C22B.FCI xpos_pid_inst/delta_e1_inst/co5
FCITOFCO_D  ---     0.081    R28C22B.FCI to    R28C22B.FCO xpos_pid_inst/delta_e1_inst/SLICE_226
ROUTE         1     0.000    R28C22B.FCO to    R28C22C.FCI xpos_pid_inst/delta_e1_inst/co6
FCITOFCO_D  ---     0.081    R28C22C.FCI to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOF1_DE  ---     0.393    R30C21A.FCI to     R30C21A.F1 xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.949     R30C21A.F1 to     R29C21A.B1 xpos_pid_inst/sum1[12]
C1TOFCO_DE  ---     0.475     R29C21A.B1 to    R29C21A.FCO xpos_pid_inst/SLICE_188
ROUTE         1     0.000    R29C21A.FCO to    R29C21B.FCI xpos_pid_inst/sumall_inst/co6
FCITOFCO_D  ---     0.081    R29C21B.FCI to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOF0_DE  ---     0.305    R27C22B.FCI to     R27C22B.F0 xpos_pid_inst/SLICE_216
ROUTE         4     1.137     R27C22B.F0 to     R28C22B.A0 xpos_pid_inst/ek[11]
C0TOFCO_DE  ---     0.790     R28C22B.A0 to    R28C22B.FCO xpos_pid_inst/delta_e1_inst/SLICE_226
ROUTE         1     0.000    R28C22B.FCO to    R28C22C.FCI xpos_pid_inst/delta_e1_inst/co6
FCITOFCO_D  ---     0.081    R28C22C.FCI to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOFCO_D  ---     0.081    R30C21A.FCI to    R30C21A.FCO xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.000    R30C21A.FCO to    R30C21B.FCI xpos_pid_inst/sum1_inst/co6
FCITOF1_DE  ---     0.393    R30C21B.FCI to     R30C21B.F1 xpos_pid_inst/sum1_inst/SLICE_207
ROUTE         1     0.949     R30C21B.F1 to     R29C21B.B1 xpos_pid_inst/sum1[14]
C1TOFCO_DE  ---     0.475     R29C21B.B1 to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOFCO_D  ---     0.081    R27C22B.FCI to    R27C22B.FCO xpos_pid_inst/SLICE_216
ROUTE         1     0.000    R27C22B.FCO to    R27C22C.FCI xpos_pid_inst/ek_inst/co6
FCITOF0_DE  ---     0.305    R27C22C.FCI to     R27C22C.F0 xpos_pid_inst/SLICE_217
ROUTE         4     1.137     R27C22C.F0 to     R28C22C.A0 xpos_pid_inst/ek[13]
C0TOFCO_DE  ---     0.790     R28C22C.A0 to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOFCO_D  ---     0.081    R30C21A.FCI to    R30C21A.FCO xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.000    R30C21A.FCO to    R30C21B.FCI xpos_pid_inst/sum1_inst/co6
FCITOF1_DE  ---     0.393    R30C21B.FCI to     R30C21B.F1 xpos_pid_inst/sum1_inst/SLICE_207
ROUTE         1     0.949     R30C21B.F1 to     R29C21B.B1 xpos_pid_inst/sum1[14]
C1TOFCO_DE  ---     0.475     R29C21B.B1 to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOFCO_D  ---     0.081    R27C22B.FCI to    R27C22B.FCO xpos_pid_inst/SLICE_216
ROUTE         1     0.000    R27C22B.FCO to    R27C22C.FCI xpos_pid_inst/ek_inst/co6
FCITOF0_DE  ---     0.305    R27C22C.FCI to     R27C22C.F0 xpos_pid_inst/SLICE_217
ROUTE         4     1.137     R27C22C.F0 to     R28C22C.A0 xpos_pid_inst/ek[13]
C0TOFCO_DE  ---     0.790     R28C22C.A0 to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOF1_DE  ---     0.393    R30C20B.FCI to     R30C20B.F1 xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.949     R30C20B.F1 to     R29C20B.B1 xpos_pid_inst/sum1[8]
C1TOFCO_DE  ---     0.475     R29C20B.B1 to    R29C20B.FCO xpos_pid_inst/SLICE_186
ROUTE         1     0.000    R29C20B.FCO to    R29C20C.FCI xpos_pid_inst/sumall_inst/co4
FCITOFCO_D  ---     0.081    R29C20C.FCI to    R29C20C.FCO xpos_pid_inst/SLICE_187
ROUTE         1     0.000    R29C20C.FCO to    R29C21A.FCI xpos_pid_inst/sumall_inst/co5
FCITOFCO_D  ---     0.081    R29C21A.FCI to    R29C21A.FCO xpos_pid_inst/SLICE_188
ROUTE         1     0.000    R29C21A.FCO to    R29C21B.FCI xpos_pid_inst/sumall_inst/co6
FCITOFCO_D  ---     0.081    R29C21B.FCI to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOF0_DE  ---     0.305    R27C22B.FCI to     R27C22B.F0 xpos_pid_inst/SLICE_216
ROUTE         4     1.137     R27C22B.F0 to     R28C22B.A0 xpos_pid_inst/ek[11]
C0TOFCO_DE  ---     0.790     R28C22B.A0 to    R28C22B.FCO xpos_pid_inst/delta_e1_inst/SLICE_226
ROUTE         1     0.000    R28C22B.FCO to    R28C22C.FCI xpos_pid_inst/delta_e1_inst/co6
FCITOFCO_D  ---     0.081    R28C22C.FCI to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOF1_DE  ---     0.393    R30C21A.FCI to     R30C21A.F1 xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.949     R30C21A.F1 to     R29C21A.B1 xpos_pid_inst/sum1[12]
C1TOFCO_DE  ---     0.475     R29C21A.B1 to    R29C21A.FCO xpos_pid_inst/SLICE_188
ROUTE         1     0.000    R29C21A.FCO to    R29C21B.FCI xpos_pid_inst/sumall_inst/co6
FCITOFCO_D  ---     0.081    R29C21B.FCI to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOF0_DE  ---     0.305    R27C21C.FCI to     R27C21C.F0 xpos_pid_inst/SLICE_214
ROUTE         4     1.137     R27C21C.F0 to     R28C21C.A0 xpos_pid_inst/ek[7]
C0TOFCO_DE  ---     0.790     R28C21C.A0 to    R28C21C.FCO xpos_pid_inst/delta_e1_inst/SLICE_224
ROUTE         1     0.000    R28C21C.FCO to    R28C22A.FCI xpos_pid_inst/delta_e1_inst/co4
FCITOFCO_D  ---     0.081    R28C22A.FCI to    R28C22A.FCO xpos_pid_inst/delta_e1_inst/SLICE_225
ROUTE         1     0.000    R28C22A.FCO to    R28C22B.FCI xpos_pid_inst/delta_e1_inst/co5
FCITOFCO_D  ---     0.081    R28C22B.FCI to    R28C22B.FCO xpos_pid_inst/delta_e1_inst/SLICE_226
ROUTE         1     0.000    R28C22B.FCO to    R28C22C.FCI xpos_pid_inst/delta_e1_inst/co6
FCITOFCO_D  ---     0.081    R28C22C.FCI to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOFCO_D  ---     0.081    R30C21A.FCI to    R30C21A.FCO xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.000    R30C21A.FCO to    R30C21B.FCI xpos_pid_inst/sum1_inst/co6
FCITOF1_DE  ---     0.393    R30C21B.FCI to     R30C21B.F1 xpos_pid_inst/sum1_inst/SLICE_207
ROUTE         1     0.949     R30C21B.F1 to     R29C21B.B1 xpos_pid_inst/sum1[14]
C1TOFCO_DE  ---     0.475     R29C21B.B1 to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOFCO_D  ---     0.081    R27C22B.FCI to    R27C22B.FCO xpos_pid_inst/SLICE_216
ROUTE         1     0.000    R27C22B.FCO to    R27C22C.FCI xpos_pid_inst/ek_inst/co6
FCITOF0_DE  ---     0.305    R27C22C.FCI to     R27C22C.F0 xpos_pid_inst/SLICE_217
ROUTE         4     1.137     R27C22C.F0 to     R28C22C.A0 xpos_pid_inst/ek[13]
C0TOFCO_DE  ---     0.790     R28C22C.A0 to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOF1_DE  ---     0.393    R30C20C.FCI to     R30C20C.F1 xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.949     R30C20C.F1 to     R29C20C.B1 xpos_pid_inst/sum1[10]
C1TOFCO_DE  ---     0.475     R29C20C.B1 to    R29C20C.FCO xpos_pid_inst/SLICE_187
ROUTE         1     0.000    R29C20C.FCO to    R29C21A.FCI xpos_pid_inst/sumall_inst/co5
FCITOFCO_D  ---     0.081    R29C21A.FCI to    R29C21A.FCO xpos_pid_inst/SLICE_188
ROUTE         1     0.000    R29C21A.FCO to    R29C21B.FCI xpos_pid_inst/sumall_inst/co6
FCITOFCO_D  ---     0.081    R29C21B.FCI to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOF0_DE  ---     0.305    R27C22A.FCI to     R27C22A.F0 xpos_pid_inst/SLICE_215
ROUTE         4     1.137     R27C22A.F0 to     R28C22A.A0 xpos_pid_inst/ek[9]
C0TOFCO_DE  ---     0.790     R28C22A.A0 to    R28C22A.FCO xpos_pid_inst/delta_e1_inst/SLICE_225
ROUTE         1     0.000    R28C22A.FCO to    R28C22B.FCI xpos_pid_inst/delta_e1_inst/co5
FCITOFCO_D  ---     0.081    R28C22B.FCI to    R28C22B.FCO xpos_pid_inst/delta_e1_inst/SLICE_226
ROUTE         1     0.000    R28C22B.FCO to    R28C22C.FCI xpos_pid_inst/delta_e1_inst/co6
FCITOFCO_D  ---     0.081    R28C22C.FCI to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOFCO_D  ---     0.081    R30C21A.FCI to    R30C21A.FCO xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.000    R30C21A.FCO to    R30C21B.FCI xpos_pid_inst/sum1_inst/co6
FCITOF1_DE  ---     0.393    R30C21B.FCI to     R30C21B.F1 xpos_pid_inst/sum1_inst/SLICE_207
ROUTE         1     0.949     R30C21B.F1 to     R29C21B.B1 xpos_pid_inst/sum1[14]
C1TOFCO_DE  ---     0.475     R29C21B.B1 to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOFCO_D  ---     0.081    R27C22B.FCI to    R27C22B.FCO xpos_pid_inst/SLICE_216
ROUTE         1     0.000    R27C22B.FCO to    R27C22C.FCI xpos_pid_inst/ek_inst/co6
FCITOF0_DE  ---     0.305    R27C22C.FCI to     R27C22C.F0 xpos_pid_inst/SLICE_217
ROUTE         4     1.137     R27C22C.F0 to     R28C22C.A0 xpos_pid_inst/ek[13]
C0TOFCO_DE  ---     0.790     R28C22C.A0 to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOFCO_D  ---     0.081    R30C20C.FCI to    R30C20C.FCO xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.000    R30C20C.FCO to    R30C21A.FCI xpos_pid_inst/sum1_inst/co5
FCITOF1_DE  ---     0.393    R30C21A.FCI to     R30C21A.F1 xpos_pid_inst/sum1_inst/SLICE_206
ROUTE         1     0.949     R30C21A.F1 to     R29C21A.B1 xpos_pid_inst/sum1[12]
C1TOFCO_DE  ---     0.475     R29C21A.B1 to    R29C21A.FCO xpos_pid_inst/SLICE_188
ROUTE         1     0.000    R29C21A.FCO to    R29C21B.FCI xpos_pid_inst/sumall_inst/co6
FCITOFCO_D  ---     0.081    R29C21B.FCI to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 28.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xpos_pid_inst/pos_adc_reg_i1  (from clk_pid +)
   Destination:    FF         Data in        XDAC_INST/data_reg_i0_i15  (to TEMP_CLK_c +)

   Delay:              18.391ns  (55.0% logic, 45.0% route), 20 logic levels.

 Constraint Details:

     18.391ns physical path delay xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318 meets
     50.000ns delay constraint less
      2.548ns skew and
      0.000ns feedback compensation and
      0.093ns DIN_SET requirement (totaling 47.359ns) by 28.968ns

 Physical Path Details:

      Data path xpos_pid_inst/SLICE_1222 to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R22C20A.CLK to     R22C20A.Q1 xpos_pid_inst/SLICE_1222 (from clk_pid)
ROUTE         1     1.293     R22C20A.Q1 to     R27C20C.D0 xpos_pid_inst/pos_adc_reg[1]
C0TOFCO_DE  ---     0.790     R27C20C.D0 to    R27C20C.FCO xpos_pid_inst/SLICE_211
ROUTE         1     0.000    R27C20C.FCO to    R27C21A.FCI xpos_pid_inst/ek_inst/co1
FCITOFCO_D  ---     0.081    R27C21A.FCI to    R27C21A.FCO xpos_pid_inst/SLICE_212
ROUTE         1     0.000    R27C21A.FCO to    R27C21B.FCI xpos_pid_inst/ek_inst/co2
FCITOFCO_D  ---     0.081    R27C21B.FCI to    R27C21B.FCO xpos_pid_inst/SLICE_213
ROUTE         1     0.000    R27C21B.FCO to    R27C21C.FCI xpos_pid_inst/ek_inst/co3
FCITOFCO_D  ---     0.081    R27C21C.FCI to    R27C21C.FCO xpos_pid_inst/SLICE_214
ROUTE         1     0.000    R27C21C.FCO to    R27C22A.FCI xpos_pid_inst/ek_inst/co4
FCITOFCO_D  ---     0.081    R27C22A.FCI to    R27C22A.FCO xpos_pid_inst/SLICE_215
ROUTE         1     0.000    R27C22A.FCO to    R27C22B.FCI xpos_pid_inst/ek_inst/co5
FCITOF0_DE  ---     0.305    R27C22B.FCI to     R27C22B.F0 xpos_pid_inst/SLICE_216
ROUTE         4     1.137     R27C22B.F0 to     R28C22B.A0 xpos_pid_inst/ek[11]
C0TOFCO_DE  ---     0.790     R28C22B.A0 to    R28C22B.FCO xpos_pid_inst/delta_e1_inst/SLICE_226
ROUTE         1     0.000    R28C22B.FCO to    R28C22C.FCI xpos_pid_inst/delta_e1_inst/co6
FCITOFCO_D  ---     0.081    R28C22C.FCI to    R28C22C.FCO xpos_pid_inst/delta_e1_inst/SLICE_227
ROUTE         1     0.000    R28C22C.FCO to    R28C23A.FCI xpos_pid_inst/delta_e1_inst/co7
FCITOF0_DE  ---     0.305    R28C23A.FCI to     R28C23A.F0 xpos_pid_inst/delta_e1_inst/SLICE_228
ROUTE         1     1.326     R28C23A.F0 to *18_R26C21.B17 xpos_pid_inst/delta_e1[15]
PD_DEL      ---     4.585 *18_R26C21.B17 to *18_R26C21.P23 xpos_pid_inst/Mp_delta_e1_inst/dsp_0
ROUTE         1     2.438 *18_R26C21.P23 to     R30C19C.B0 xpos_pid_inst/mp_delta_e1[19]
C0TOFCO_DE  ---     0.790     R30C19C.B0 to    R30C19C.FCO xpos_pid_inst/sum1_inst/SLICE_202
ROUTE         1     0.000    R30C19C.FCO to    R30C20A.FCI xpos_pid_inst/sum1_inst/co2
FCITOFCO_D  ---     0.081    R30C20A.FCI to    R30C20A.FCO xpos_pid_inst/sum1_inst/SLICE_203
ROUTE         1     0.000    R30C20A.FCO to    R30C20B.FCI xpos_pid_inst/sum1_inst/co3
FCITOFCO_D  ---     0.081    R30C20B.FCI to    R30C20B.FCO xpos_pid_inst/sum1_inst/SLICE_204
ROUTE         1     0.000    R30C20B.FCO to    R30C20C.FCI xpos_pid_inst/sum1_inst/co4
FCITOF1_DE  ---     0.393    R30C20C.FCI to     R30C20C.F1 xpos_pid_inst/sum1_inst/SLICE_205
ROUTE         1     0.949     R30C20C.F1 to     R29C20C.B1 xpos_pid_inst/sum1[10]
C1TOFCO_DE  ---     0.475     R29C20C.B1 to    R29C20C.FCO xpos_pid_inst/SLICE_187
ROUTE         1     0.000    R29C20C.FCO to    R29C21A.FCI xpos_pid_inst/sumall_inst/co5
FCITOFCO_D  ---     0.081    R29C21A.FCI to    R29C21A.FCO xpos_pid_inst/SLICE_188
ROUTE         1     0.000    R29C21A.FCO to    R29C21B.FCI xpos_pid_inst/sumall_inst/co6
FCITOFCO_D  ---     0.081    R29C21B.FCI to    R29C21B.FCO xpos_pid_inst/SLICE_189
ROUTE         1     0.000    R29C21B.FCO to    R29C21C.FCI xpos_pid_inst/sumall_inst/co7
FCITOF0_DE  ---     0.305    R29C21C.FCI to     R29C21C.F0 xpos_pid_inst/SLICE_190
ROUTE         2     1.138     R29C21C.F0 to     R30C22B.C0 xdac_data[15]
CTOF_DEL    ---     0.260     R30C22B.C0 to     R30C22B.F0 XDAC_INST/SLICE_318
ROUTE         1     0.000     R30C22B.F0 to    R30C22B.DI0 XDAC_INST/n7270 (to TEMP_CLK_c)
                  --------
                   18.391   (55.0% logic, 45.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to xpos_pid_inst/SLICE_1222:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
REG_DEL     ---     0.383    R14C37A.CLK to     R14C37A.Q0 SLICE_465
ROUTE        29     2.681     R14C37A.Q0 to    R22C20A.CLK clk_pid
                  --------
                    7.060   (17.6% logic, 82.4% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to XDAC_INST/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R30C22B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

Report:   47.547MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk3" 5.000000 MHz ;
            24 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 46.444ns (weighted slack = 185.776ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_587  (from TEMP_CLK_c +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i0  (to E5ADCS10_clk3 +)

   Delay:               3.040ns  (12.6% logic, 87.4% route), 1 logic levels.

 Constraint Details:

      3.040ns physical path delay SLICE_491 to SLICE_489 meets
     50.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.000ns LSRREC_SET requirement (totaling 49.484ns) by 46.444ns

 Physical Path Details:

      Data path SLICE_491 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C31B.CLK to     R21C31B.Q0 SLICE_491 (from TEMP_CLK_c)
ROUTE        36     2.657     R21C31B.Q0 to    R14C36B.LSR n25232 (to E5ADCS10_clk3)
                  --------
                    3.040   (12.6% logic, 87.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_491:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C31B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    3.996   (21.5% logic, 78.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 46.789ns (weighted slack = 187.156ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_592  (from TEMP_CLK_c +)
   Destination:    FF         Data in        clk_pid_68  (to E5ADCS10_clk3 +)

   Delay:               2.695ns  (14.2% logic, 85.8% route), 1 logic levels.

 Constraint Details:

      2.695ns physical path delay SLICE_493 to SLICE_465 meets
     50.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.000ns LSRREC_SET requirement (totaling 49.484ns) by 46.789ns

 Physical Path Details:

      Data path SLICE_493 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R32C21A.CLK to     R32C21A.Q1 SLICE_493 (from TEMP_CLK_c)
ROUTE        43     2.312     R32C21A.Q1 to    R14C37A.LSR n25237 (to E5ADCS10_clk3)
                  --------
                    2.695   (14.2% logic, 85.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R32C21A.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
                  --------
                    3.996   (21.5% logic, 78.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 47.432ns (weighted slack = 189.728ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_589  (from TEMP_CLK_c +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i2  (to E5ADCS10_clk3 +)
                   FF                        clk_pid_cnt_5776__i1

   Delay:               1.608ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      1.608ns physical path delay SLICE_492 to SLICE_466 meets
     50.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.444ns LSR_SET requirement (totaling 49.040ns) by 47.432ns

 Physical Path Details:

      Data path SLICE_492 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C36B.CLK to     R21C36B.Q0 SLICE_492 (from TEMP_CLK_c)
ROUTE        31     1.225     R21C36B.Q0 to    R14C36A.LSR n25234 (to E5ADCS10_clk3)
                  --------
                    1.608   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_492:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C36B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    3.996   (21.5% logic, 78.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 47.867ns (weighted slack = 191.468ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sys_rst_66_rep_590  (from TEMP_CLK_c +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i3  (to E5ADCS10_clk3 +)

   Delay:               1.617ns  (23.7% logic, 76.3% route), 1 logic levels.

 Constraint Details:

      1.617ns physical path delay SLICE_492 to SLICE_467 meets
     50.000ns delay constraint less
      0.516ns skew and
      0.000ns feedback compensation and
      0.000ns LSRREC_SET requirement (totaling 49.484ns) by 47.867ns

 Physical Path Details:

      Data path SLICE_492 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R21C36B.CLK to     R21C36B.Q1 SLICE_492 (from TEMP_CLK_c)
ROUTE        32     1.234     R21C36B.Q1 to    R14C36C.LSR n25235 (to E5ADCS10_clk3)
                  --------
                    1.617   (23.7% logic, 76.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_492:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.516     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     1.249    LRPLL.CLKOS to    R21C36B.CLK TEMP_CLK_c
                  --------
                    4.512   (30.5% logic, 69.5% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858         78.PAD to       78.PADDI clk_in
ROUTE         1     1.889       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OK_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOK pll_inst/PLLInst_0
ROUTE         1     0.940    LRPLL.CLKOK to    URDCS0.CLK0 clk3
MUX_DEL     ---     0.000    URDCS0.CLK0 to  URDCS0.DCSOUT E5ADCS10
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    3.996   (21.5% logic, 78.5% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     1.410    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    1.410   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 198.055ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i3  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i0  (to E5ADCS10_clk3 +)

   Delay:               1.852ns  (34.7% logic, 65.3% route), 2 logic levels.

 Constraint Details:

      1.852ns physical path delay SLICE_467 to SLICE_489 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 199.907ns) by 198.055ns

 Physical Path Details:

      Data path SLICE_467 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C36C.CLK to     R14C36C.Q0 SLICE_467 (from E5ADCS10_clk3)
ROUTE         5     1.209     R14C36C.Q0 to     R14C36B.A0 clk_pid_cnt[3]
CTOF_DEL    ---     0.260     R14C36B.A0 to     R14C36B.F0 SLICE_489
ROUTE         1     0.000     R14C36B.F0 to    R14C36B.DI0 n20655 (to E5ADCS10_clk3)
                  --------
                    1.852   (34.7% logic, 65.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 198.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i3  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i2  (to E5ADCS10_clk3 +)

   Delay:               1.703ns  (37.8% logic, 62.2% route), 2 logic levels.

 Constraint Details:

      1.703ns physical path delay SLICE_467 to SLICE_466 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 199.907ns) by 198.204ns

 Physical Path Details:

      Data path SLICE_467 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C36C.CLK to     R14C36C.Q0 SLICE_467 (from E5ADCS10_clk3)
ROUTE         5     1.060     R14C36C.Q0 to     R14C36A.B1 clk_pid_cnt[3]
CTOF_DEL    ---     0.260     R14C36A.B1 to     R14C36A.F1 SLICE_466
ROUTE         1     0.000     R14C36A.F1 to    R14C36A.DI1 n29_adj_4571 (to E5ADCS10_clk3)
                  --------
                    1.703   (37.8% logic, 62.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 198.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i3  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i1  (to E5ADCS10_clk3 +)

   Delay:               1.703ns  (37.8% logic, 62.2% route), 2 logic levels.

 Constraint Details:

      1.703ns physical path delay SLICE_467 to SLICE_466 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 199.907ns) by 198.204ns

 Physical Path Details:

      Data path SLICE_467 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C36C.CLK to     R14C36C.Q0 SLICE_467 (from E5ADCS10_clk3)
ROUTE         5     1.060     R14C36C.Q0 to     R14C36A.B0 clk_pid_cnt[3]
CTOF_DEL    ---     0.260     R14C36A.B0 to     R14C36A.F0 SLICE_466
ROUTE         1     0.000     R14C36A.F0 to    R14C36A.DI0 n30_adj_4570 (to E5ADCS10_clk3)
                  --------
                    1.703   (37.8% logic, 62.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 198.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i1  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i3  (to E5ADCS10_clk3 +)

   Delay:               1.694ns  (38.0% logic, 62.0% route), 2 logic levels.

 Constraint Details:

      1.694ns physical path delay SLICE_466 to SLICE_467 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 199.907ns) by 198.213ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C36A.CLK to     R14C36A.Q0 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     1.051     R14C36A.Q0 to     R14C36C.B0 clk_pid_cnt[1]
CTOF_DEL    ---     0.260     R14C36C.B0 to     R14C36C.F0 SLICE_467
ROUTE         1     0.000     R14C36C.F0 to    R14C36C.DI0 n24598 (to E5ADCS10_clk3)
                  --------
                    1.694   (38.0% logic, 62.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 198.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i2  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_68  (to E5ADCS10_clk3 +)

   Delay:               1.602ns  (40.1% logic, 59.9% route), 2 logic levels.

 Constraint Details:

      1.602ns physical path delay SLICE_466 to SLICE_465 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 199.907ns) by 198.305ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C36A.CLK to     R14C36A.Q1 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     0.959     R14C36A.Q1 to     R14C37A.B0 clk_pid_cnt[2]
CTOF_DEL    ---     0.260     R14C37A.B0 to     R14C37A.F0 SLICE_465
ROUTE         1     0.000     R14C37A.F0 to    R14C37A.DI0 clk_pid_N_410 (to E5ADCS10_clk3)
                  --------
                    1.602   (40.1% logic, 59.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 198.363ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i1  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i0  (to E5ADCS10_clk3 +)

   Delay:               1.544ns  (41.6% logic, 58.4% route), 2 logic levels.

 Constraint Details:

      1.544ns physical path delay SLICE_466 to SLICE_489 meets
    200.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 199.907ns) by 198.363ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C36A.CLK to     R14C36A.Q0 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     0.901     R14C36A.Q0 to     R14C36B.B0 clk_pid_cnt[1]
CTOF_DEL    ---     0.260     R14C36B.B0 to     R14C36B.F0 SLICE_489
ROUTE         1     0.000     R14C36B.F0 to    R14C36B.DI0 n20655 (to E5ADCS10_clk3)
                  --------
                    1.544   (41.6% logic, 58.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.309  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.309   (0.0% logic, 100.0% route), 0 logic levels.

Report:   70.304MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_in_c" 20.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk2" 50.000000 MHz ;    |   50.000 MHz|   62.563 MHz|   1  
                                        |             |             |
FREQUENCY NET "TEMP_CLK_c" 20.000000    |             |             |
MHz ;                                   |   20.000 MHz|   47.547 MHz|  20  
                                        |             |             |
FREQUENCY NET "clk3" 5.000000 MHz ;     |    5.000 MHz|   70.304 MHz|   1  
                                        |             |             |
FREQUENCY NET "clk_in_c" 20.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: E5ADCS10_clk3   Source: E5ADCS10.DCSOUT   Loads: 4
   Covered under: FREQUENCY NET "clk3" 5.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

   Clock Domain: TEMP_CLK_c   Source: pll_inst/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk3" 5.000000 MHz ;   Transfers: 4

Clock Domain: reveal_ist_33_N   Source: XIADC_Filter_Inst/SLICE_513.Q0   Loads: 78
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 269
   No transfer within this clock domain is found

Clock Domain: clk_pid   Source: SLICE_465.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk3   Source: pll_inst/PLLInst_0.CLKOK   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: XY_CLK_c   Source: XY_CLK.PAD   Loads: 18
   No transfer within this clock domain is found

Clock Domain: TEMP_CLK_c   Source: pll_inst/PLLInst_0.CLKOS   Loads: 395
   Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_33_N   Source: XIADC_Filter_Inst/SLICE_513.Q0
      Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;   Transfers: 16

   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

   Clock Domain: clk_pid   Source: SLICE_465.Q0
      Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;   Transfers: 49

   Clock Domain: clk2   Source: pll_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;   Transfers: 64

Clock Domain: clk2   Source: pll_inst/PLLInst_0.CLKOP   Loads: 322
   Covered under: FREQUENCY NET "clk2" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_33_N   Source: XIADC_Filter_Inst/SLICE_513.Q0
      Covered under: FREQUENCY NET "clk2" 50.000000 MHz ;   Transfers: 16

   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

   Clock Domain: TEMP_CLK_c   Source: pll_inst/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk2" 50.000000 MHz ;   Transfers: 28


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1091847 paths, 10 nets, and 11093 connections (93.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 15:43:51 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TEST_impl1.twr -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml TEST_impl1.ncd TEST_impl1.prf 
Design file:     test_impl1.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk2" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i12  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_0_1(ASIC)  (to clk2 +)

   Delay:               0.281ns  (42.7% logic, 57.3% route), 1 logic levels.

 Constraint Details:

      0.281ns physical path delay uart_inst/SLICE_949 to uart_inst/u1/pdp_ram_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.134ns

 Physical Path Details:

      Data path uart_inst/SLICE_949 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C10A.CLK to     R16C10A.Q0 uart_inst/SLICE_949 (from clk2)
ROUTE         2     0.161     R16C10A.Q0 to EBR_R17C8.DI12 uart_inst/msg[12] (to clk2)
                  --------
                    0.281   (42.7% logic, 57.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_949:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to    R16C10A.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C8.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i24  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_0_1(ASIC)  (to clk2 +)

   Delay:               0.347ns  (34.6% logic, 65.4% route), 1 logic levels.

 Constraint Details:

      0.347ns physical path delay uart_inst/SLICE_951 to uart_inst/u1/pdp_ram_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.200ns

 Physical Path Details:

      Data path uart_inst/SLICE_951 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C11B.CLK to     R18C11B.Q1 uart_inst/SLICE_951 (from clk2)
ROUTE         3     0.227     R18C11B.Q1 to EBR_R17C8.DI24 uart_inst/msg[24] (to clk2)
                  --------
                    0.347   (34.6% logic, 65.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_951:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to    R18C11B.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C8.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i63  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_1_0(ASIC)  (to clk2 +)

   Delay:               0.347ns  (34.6% logic, 65.4% route), 1 logic levels.

 Constraint Details:

      0.347ns physical path delay uart_inst/SLICE_976 to uart_inst/u1/pdp_ram_0_1_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.200ns

 Physical Path Details:

      Data path uart_inst/SLICE_976 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C8B.CLK to      R18C8B.Q0 uart_inst/SLICE_976 (from clk2)
ROUTE         3     0.227      R18C8B.Q0 to EBR_R17C5.DI27 uart_inst/msg[63] (to clk2)
                  --------
                    0.347   (34.6% logic, 65.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_976:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to     R18C8B.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C5.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.202ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i14  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_0_1(ASIC)  (to clk2 +)

   Delay:               0.349ns  (34.4% logic, 65.6% route), 1 logic levels.

 Constraint Details:

      0.349ns physical path delay uart_inst/SLICE_949 to uart_inst/u1/pdp_ram_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.202ns

 Physical Path Details:

      Data path uart_inst/SLICE_949 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C10A.CLK to     R16C10A.Q1 uart_inst/SLICE_949 (from clk2)
ROUTE         2     0.229     R16C10A.Q1 to EBR_R17C8.DI14 uart_inst/msg[14] (to clk2)
                  --------
                    0.349   (34.4% logic, 65.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_949:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to    R16C10A.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C8.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i16  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_0_1(ASIC)  (to clk2 +)

   Delay:               0.350ns  (34.3% logic, 65.7% route), 1 logic levels.

 Constraint Details:

      0.350ns physical path delay uart_inst/SLICE_950 to uart_inst/u1/pdp_ram_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.203ns

 Physical Path Details:

      Data path uart_inst/SLICE_950 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C11A.CLK to     R18C11A.Q0 uart_inst/SLICE_950 (from clk2)
ROUTE         3     0.230     R18C11A.Q0 to EBR_R17C8.DI16 uart_inst/msg[16] (to clk2)
                  --------
                    0.350   (34.3% logic, 65.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_950:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to    R18C11A.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C8.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.204ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i58  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_1_0(ASIC)  (to clk2 +)

   Delay:               0.351ns  (34.2% logic, 65.8% route), 1 logic levels.

 Constraint Details:

      0.351ns physical path delay uart_inst/SLICE_973 to uart_inst/u1/pdp_ram_0_1_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.204ns

 Physical Path Details:

      Data path uart_inst/SLICE_973 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R16C7C.CLK to      R16C7C.Q1 uart_inst/SLICE_973 (from clk2)
ROUTE         3     0.231      R16C7C.Q1 to EBR_R17C5.DI22 uart_inst/msg[58] (to clk2)
                  --------
                    0.351   (34.2% logic, 65.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_973:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to     R16C7C.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C5.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i38  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_1_0(ASIC)  (to clk2 +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay uart_inst/SLICE_963 to uart_inst/u1/pdp_ram_0_1_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path uart_inst/SLICE_963 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C11C.CLK to     R16C11C.Q1 uart_inst/SLICE_963 (from clk2)
ROUTE         3     0.234     R16C11C.Q1 to  EBR_R17C5.DI2 uart_inst/msg[38] (to clk2)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_963:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to    R16C11C.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C5.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i7  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_0_1(ASIC)  (to clk2 +)

   Delay:               0.355ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.355ns physical path delay uart_inst/SLICE_947 to uart_inst/u1/pdp_ram_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.208ns

 Physical Path Details:

      Data path uart_inst/SLICE_947 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C11B.CLK to     R16C11B.Q1 uart_inst/SLICE_947 (from clk2)
ROUTE         2     0.235     R16C11B.Q1 to  EBR_R17C8.DI7 uart_inst/msg[7] (to clk2)
                  --------
                    0.355   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_947:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to    R16C11B.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C8.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/msg_i0_i52  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_1_0(ASIC)  (to clk2 +)

   Delay:               0.355ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.355ns physical path delay uart_inst/SLICE_970 to uart_inst/u1/pdp_ram_0_1_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.208ns

 Physical Path Details:

      Data path uart_inst/SLICE_970 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R21C7A.CLK to      R21C7A.Q1 uart_inst/SLICE_970 (from clk2)
ROUTE         3     0.235      R21C7A.Q1 to EBR_R17C5.DI16 uart_inst/msg[52] (to clk2)
                  --------
                    0.355   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/SLICE_970:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to     R21C7A.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C5.CLKW clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_inst/u1/FF_4  (from clk2 +)
   Destination:    PDPW16KB   Port           uart_inst/u1/pdp_ram_0_1_0(ASIC)  (to clk2 +)

   Delay:               0.350ns  (34.3% logic, 65.7% route), 1 logic levels.

 Constraint Details:

      0.350ns physical path delay uart_inst/u1/SLICE_82 to uart_inst/u1/pdp_ram_0_1_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.219ns

 Physical Path Details:

      Data path uart_inst/u1/SLICE_82 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R15C8A.CLK to      R15C8A.Q1 uart_inst/u1/SLICE_82 (from clk2)
ROUTE         3     0.230      R15C8A.Q1 to *R_R17C5.ADR10 uart_inst/u1/rcount_5 (to clk2)
                  --------
                    0.350   (34.3% logic, 65.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to uart_inst/u1/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.303    LRPLL.CLKOP to     R15C8A.CLK clk2
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to uart_inst/u1/pdp_ram_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       322     0.353    LRPLL.CLKOP to EBR_R17C5.CLKR clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i9  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i64  (to TEMP_CLK_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_903 to top_reveal_coretop_instance/core0/tm_u/SLICE_723 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.019ns

 Physical Path Details:

      Data path SLICE_903 to top_reveal_coretop_instance/core0/tm_u/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C30C.CLK to     R19C30C.Q1 SLICE_903 (from clk2)
ROUTE         2     0.041     R19C30C.Q1 to     R19C30A.M0 u0_msg[9] (to TEMP_CLK_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_903:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R19C30C.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R19C30A.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i13  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i68  (to TEMP_CLK_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_905 to top_reveal_coretop_instance/core0/tm_u/SLICE_725 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.019ns

 Physical Path Details:

      Data path SLICE_905 to top_reveal_coretop_instance/core0/tm_u/SLICE_725:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C29B.CLK to     R19C29B.Q1 SLICE_905 (from clk2)
ROUTE         2     0.041     R19C29B.Q1 to     R19C29C.M0 u0_msg[13] (to TEMP_CLK_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_905:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R19C29B.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_725:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R19C29C.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i43  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i98  (to TEMP_CLK_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_920 to top_reveal_coretop_instance/core0/tm_u/SLICE_740 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.019ns

 Physical Path Details:

      Data path SLICE_920 to top_reveal_coretop_instance/core0/tm_u/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C16C.CLK to     R18C16C.Q1 SLICE_920 (from clk2)
ROUTE         3     0.041     R18C16C.Q1 to     R18C16B.M0 u0_msg[43] (to TEMP_CLK_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_920:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R18C16C.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R18C16B.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i49  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i104  (to TEMP_CLK_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_923 to top_reveal_coretop_instance/core0/tm_u/SLICE_743 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.019ns

 Physical Path Details:

      Data path SLICE_923 to top_reveal_coretop_instance/core0/tm_u/SLICE_743:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C15C.CLK to     R19C15C.Q1 SLICE_923 (from clk2)
ROUTE         3     0.041     R19C15C.Q1 to     R19C15B.M0 u0_msg[49] (to TEMP_CLK_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_923:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R19C15C.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_743:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R19C15B.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i53  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i108  (to TEMP_CLK_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_925 to top_reveal_coretop_instance/core0/tm_u/SLICE_745 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.019ns

 Physical Path Details:

      Data path SLICE_925 to top_reveal_coretop_instance/core0/tm_u/SLICE_745:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C21C.CLK to     R20C21C.Q1 SLICE_925 (from clk2)
ROUTE         3     0.041     R20C21C.Q1 to     R20C21A.M0 u0_msg[53] (to TEMP_CLK_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_925:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R20C21C.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_745:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R20C21A.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trace_din_d_i60  (from TEMP_CLK_c +)
   Destination:    DP16KB     Port           top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3(ASIC)  (to TEMP_CLK_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_721 to top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.125ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_721 to top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C30B.CLK to     R18C30B.Q0 top_reveal_coretop_instance/core0/tm_u/SLICE_721 (from TEMP_CLK_c)
ROUTE         1     0.152     R18C30B.Q0 to *R_R17C29.DIA6 top_reveal_coretop_instance/core0/tm_u/trace_din_d[60] (to TEMP_CLK_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to top_reveal_coretop_instance/core0/tm_u/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       395     0.303    LRPLL.CLKOS to    R18C30B.CLK TEMP_CLK_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       395     0.353    LRPLL.CLKOS to *R_R17C29.CLKA TEMP_CLK_c
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.128ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i4  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i59  (to TEMP_CLK_c +)

   Delay:               0.270ns  (44.4% logic, 55.6% route), 1 logic levels.

 Constraint Details:

      0.270ns physical path delay SLICE_901 to top_reveal_coretop_instance/core0/tm_u/SLICE_720 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.128ns

 Physical Path Details:

      Data path SLICE_901 to top_reveal_coretop_instance/core0/tm_u/SLICE_720:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C29C.CLK to     R18C29C.Q0 SLICE_901 (from clk2)
ROUTE         2     0.150     R18C29C.Q0 to     R18C30A.M1 u0_msg[4] (to TEMP_CLK_c)
                  --------
                    0.270   (44.4% logic, 55.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_901:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R18C29C.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_720:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R18C30A.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.128ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i42  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i97  (to TEMP_CLK_c +)

   Delay:               0.270ns  (44.4% logic, 55.6% route), 1 logic levels.

 Constraint Details:

      0.270ns physical path delay SLICE_920 to top_reveal_coretop_instance/core0/tm_u/SLICE_739 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.128ns

 Physical Path Details:

      Data path SLICE_920 to top_reveal_coretop_instance/core0/tm_u/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C16C.CLK to     R18C16C.Q0 SLICE_920 (from clk2)
ROUTE         3     0.150     R18C16C.Q0 to     R18C18B.M1 u0_msg[42] (to TEMP_CLK_c)
                  --------
                    0.270   (44.4% logic, 55.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_920:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R18C16C.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R18C18B.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.128ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u0_msg_i44  (from clk2 +)
   Destination:    FF         Data in        top_reveal_coretop_instance/core0/tm_u/trace_din_d_i99  (to TEMP_CLK_c +)

   Delay:               0.270ns  (44.4% logic, 55.6% route), 1 logic levels.

 Constraint Details:

      0.270ns physical path delay SLICE_921 to top_reveal_coretop_instance/core0/tm_u/SLICE_740 meets
      (delay constraint based on source clock period of 20.000ns and destination clock period of 50.000ns)
     -0.014ns M_HLD and
      0.000ns delay constraint less
     -0.156ns skew less
      0.000ns feedback compensation requirement (totaling 0.142ns) by 0.128ns

 Physical Path Details:

      Data path SLICE_921 to top_reveal_coretop_instance/core0/tm_u/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R20C16A.CLK to     R20C16A.Q0 SLICE_921 (from clk2)
ROUTE         3     0.150     R20C16A.Q0 to     R18C16B.M1 u0_msg[44] (to TEMP_CLK_c)
                  --------
                    0.270   (44.4% logic, 55.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OP_DE  ---     0.000     LRPLL.CLKI to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.303    LRPLL.CLKOP to    R20C16A.CLK clk2
                  --------
                    1.455   (38.3% logic, 61.7% route), 2 logic levels.

LRPLL.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 

      Destination Clock Path clk_in to top_reveal_coretop_instance/core0/tm_u/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         78.PAD to       78.PADDI clk_in
ROUTE         1     0.595       78.PADDI to     LRPLL.CLKI clk_in_c
CLKI2OS_DE  ---     0.156     LRPLL.CLKI to    LRPLL.CLKOS pll_inst/PLLInst_0
ROUTE       395     0.303    LRPLL.CLKOS to    R18C16B.CLK TEMP_CLK_c
                  --------
                    1.611   (44.3% logic, 55.7% route), 2 logic levels.

LRPLL.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000    LRPLL.CLKFB to    LRPLL.CLKOP pll_inst/PLLInst_0
ROUTE       322     0.353    LRPLL.CLKOP to    LRPLL.CLKFB clk2
                  --------
                    0.353   (0.0% logic, 100.0% route), 1 logic levels.

LRPLL.CLKOP attributes: 


Passed: The following path meets requirements by 0.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_reveal_coretop_instance/core0/tm_u/trace_din_d_i61  (from TEMP_CLK_c +)
   Destination:    DP16KB     Port           top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3(ASIC)  (to TEMP_CLK_c +)

   Delay:               0.277ns  (43.3% logic, 56.7% route), 1 logic levels.

 Constraint Details:

      0.277ns physical path delay top_reveal_coretop_instance/core0/tm_u/SLICE_721 to top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.130ns

 Physical Path Details:

      Data path top_reveal_coretop_instance/core0/tm_u/SLICE_721 to top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C30B.CLK to     R18C30B.Q1 top_reveal_coretop_instance/core0/tm_u/SLICE_721 (from TEMP_CLK_c)
ROUTE         1     0.157     R18C30B.Q1 to *R_R17C29.DIA7 top_reveal_coretop_instance/core0/tm_u/trace_din_d[61] (to TEMP_CLK_c)
                  --------
                    0.277   (43.3% logic, 56.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_inst/PLLInst_0 to top_reveal_coretop_instance/core0/tm_u/SLICE_721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       395     0.303    LRPLL.CLKOS to    R18C30B.CLK TEMP_CLK_c
                  --------
                    0.303   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_inst/PLLInst_0 to top_reveal_coretop_instance/core0/tm_u/pmi_ram_dpXP2binarynonespeedasyncdisablereg119101024119101024/pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       395     0.353    LRPLL.CLKOS to *R_R17C29.CLKA TEMP_CLK_c
                  --------
                    0.353   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk3" 5.000000 MHz ;
            24 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i1  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i1  (to E5ADCS10_clk3 +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_466 to SLICE_466 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36A.CLK to     R14C36A.Q0 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     0.057     R14C36A.Q0 to     R14C36A.D0 clk_pid_cnt[1]
CTOF_DEL    ---     0.059     R14C36A.D0 to     R14C36A.F0 SLICE_466
ROUTE         1     0.000     R14C36A.F0 to    R14C36A.DI0 n30_adj_4570 (to E5ADCS10_clk3)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i3  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i3  (to E5ADCS10_clk3 +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_467 to SLICE_467 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_467 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36C.CLK to     R14C36C.Q0 SLICE_467 (from E5ADCS10_clk3)
ROUTE         5     0.057     R14C36C.Q0 to     R14C36C.D0 clk_pid_cnt[3]
CTOF_DEL    ---     0.059     R14C36C.D0 to     R14C36C.F0 SLICE_467
ROUTE         1     0.000     R14C36C.F0 to    R14C36C.DI0 n24598 (to E5ADCS10_clk3)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i0  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i0  (to E5ADCS10_clk3 +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_489 to SLICE_489 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_489 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36B.CLK to     R14C36B.Q0 SLICE_489 (from E5ADCS10_clk3)
ROUTE         4     0.057     R14C36B.Q0 to     R14C36B.D0 n4
CTOF_DEL    ---     0.059     R14C36B.D0 to     R14C36B.F0 SLICE_489
ROUTE         1     0.000     R14C36B.F0 to    R14C36B.DI0 n20655 (to E5ADCS10_clk3)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i0  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i2  (to E5ADCS10_clk3 +)

   Delay:               0.278ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay SLICE_489 to SLICE_466 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.277ns

 Physical Path Details:

      Data path SLICE_489 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36B.CLK to     R14C36B.Q0 SLICE_489 (from E5ADCS10_clk3)
ROUTE         4     0.099     R14C36B.Q0 to     R14C36A.D1 n4
CTOF_DEL    ---     0.059     R14C36A.D1 to     R14C36A.F1 SLICE_466
ROUTE         1     0.000     R14C36A.F1 to    R14C36A.DI1 n29_adj_4571 (to E5ADCS10_clk3)
                  --------
                    0.278   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i1  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_68  (to E5ADCS10_clk3 +)

   Delay:               0.305ns  (58.7% logic, 41.3% route), 2 logic levels.

 Constraint Details:

      0.305ns physical path delay SLICE_466 to SLICE_465 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36A.CLK to     R14C36A.Q0 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     0.126     R14C36A.Q0 to     R14C37A.D0 clk_pid_cnt[1]
CTOF_DEL    ---     0.059     R14C37A.D0 to     R14C37A.F0 SLICE_465
ROUTE         1     0.000     R14C37A.F0 to    R14C37A.DI0 clk_pid_N_410 (to E5ADCS10_clk3)
                  --------
                    0.305   (58.7% logic, 41.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i2  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i0  (to E5ADCS10_clk3 +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay SLICE_466 to SLICE_489 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36A.CLK to     R14C36A.Q1 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     0.140     R14C36A.Q1 to     R14C36B.C0 clk_pid_cnt[2]
CTOF_DEL    ---     0.059     R14C36B.C0 to     R14C36B.F0 SLICE_489
ROUTE         1     0.000     R14C36B.F0 to    R14C36B.DI0 n20655 (to E5ADCS10_clk3)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.318ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i0  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i1  (to E5ADCS10_clk3 +)

   Delay:               0.319ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.319ns physical path delay SLICE_489 to SLICE_466 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.318ns

 Physical Path Details:

      Data path SLICE_489 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36B.CLK to     R14C36B.Q0 SLICE_489 (from E5ADCS10_clk3)
ROUTE         4     0.140     R14C36B.Q0 to     R14C36A.C0 n4
CTOF_DEL    ---     0.059     R14C36A.C0 to     R14C36A.F0 SLICE_466
ROUTE         1     0.000     R14C36A.F0 to    R14C36A.DI0 n30_adj_4570 (to E5ADCS10_clk3)
                  --------
                    0.319   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i1  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i2  (to E5ADCS10_clk3 +)

   Delay:               0.320ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay SLICE_466 to SLICE_466 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_466 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36A.CLK to     R14C36A.Q0 SLICE_466 (from E5ADCS10_clk3)
ROUTE         5     0.141     R14C36A.Q0 to     R14C36A.C1 clk_pid_cnt[1]
CTOF_DEL    ---     0.059     R14C36A.C1 to     R14C36A.F1 SLICE_466
ROUTE         1     0.000     R14C36A.F1 to    R14C36A.DI1 n29_adj_4571 (to E5ADCS10_clk3)
                  --------
                    0.320   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i0  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_cnt_5776__i3  (to E5ADCS10_clk3 +)

   Delay:               0.320ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay SLICE_489 to SLICE_467 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_489 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36B.CLK to     R14C36B.Q0 SLICE_489 (from E5ADCS10_clk3)
ROUTE         4     0.141     R14C36B.Q0 to     R14C36C.C0 n4
CTOF_DEL    ---     0.059     R14C36C.C0 to     R14C36C.F0 SLICE_467
ROUTE         1     0.000     R14C36C.F0 to    R14C36C.DI0 n24598 (to E5ADCS10_clk3)
                  --------
                    0.320   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36B.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_pid_cnt_5776__i3  (from E5ADCS10_clk3 +)
   Destination:    FF         Data in        clk_pid_68  (to E5ADCS10_clk3 +)

   Delay:               0.347ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      0.347ns physical path delay SLICE_467 to SLICE_465 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.346ns

 Physical Path Details:

      Data path SLICE_467 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C36C.CLK to     R14C36C.Q0 SLICE_467 (from E5ADCS10_clk3)
ROUTE         5     0.168     R14C36C.Q0 to     R14C37A.C0 clk_pid_cnt[3]
CTOF_DEL    ---     0.059     R14C37A.C0 to     R14C37A.F0 SLICE_465
ROUTE         1     0.000     R14C37A.F0 to    R14C37A.DI0 clk_pid_N_410 (to E5ADCS10_clk3)
                  --------
                    0.347   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path E5ADCS10 to SLICE_467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C36C.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path E5ADCS10 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.075  URDCS0.DCSOUT to    R14C37A.CLK E5ADCS10_clk3
                  --------
                    0.075   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_in_c" 20.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk2" 50.000000 MHz ;    |     0.000 ns|     0.134 ns|   1  
                                        |             |             |
FREQUENCY NET "TEMP_CLK_c" 20.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.019 ns|   1  
                                        |             |             |
FREQUENCY NET "clk3" 5.000000 MHz ;     |     0.000 ns|     0.235 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_in_c" 20.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: E5ADCS10_clk3   Source: E5ADCS10.DCSOUT   Loads: 4
   Covered under: FREQUENCY NET "clk3" 5.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

   Clock Domain: TEMP_CLK_c   Source: pll_inst/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk3" 5.000000 MHz ;   Transfers: 4

Clock Domain: reveal_ist_33_N   Source: XIADC_Filter_Inst/SLICE_513.Q0   Loads: 78
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 269
   No transfer within this clock domain is found

Clock Domain: clk_pid   Source: SLICE_465.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk3   Source: pll_inst/PLLInst_0.CLKOK   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: XY_CLK_c   Source: XY_CLK.PAD   Loads: 18
   No transfer within this clock domain is found

Clock Domain: TEMP_CLK_c   Source: pll_inst/PLLInst_0.CLKOS   Loads: 395
   Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_33_N   Source: XIADC_Filter_Inst/SLICE_513.Q0
      Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;   Transfers: 16

   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

   Clock Domain: clk_pid   Source: SLICE_465.Q0
      Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;   Transfers: 49

   Clock Domain: clk2   Source: pll_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TEMP_CLK_c" 20.000000 MHz ;   Transfers: 64

Clock Domain: clk2   Source: pll_inst/PLLInst_0.CLKOP   Loads: 322
   Covered under: FREQUENCY NET "clk2" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_33_N   Source: XIADC_Filter_Inst/SLICE_513.Q0
      Covered under: FREQUENCY NET "clk2" 50.000000 MHz ;   Transfers: 16

   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

   Clock Domain: TEMP_CLK_c   Source: pll_inst/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk2" 50.000000 MHz ;   Transfers: 28


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1091847 paths, 10 nets, and 11093 connections (93.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

