#notemd
# Self Study

## 半導体

### 励起

  - 電子は光や熱などのエネルギーを受けると、高いエネルギー準位へと移動し ます。

### フェルミ準位

  - 電子のいる確率が50%になるエネルギー準位をフェルミ準位といいます。
  - 高いエネルギー準位ほど電子が存在する確率が小さく、低いエネルギー準位 では電子が存在する確率が大きくなります。
  - エネルギーの準位が高くなるにしたがって、電子の存在する確率が100%から
    0%まで分布していることになり、この分布範囲の中央付近に電子の存在する
    確率が50%になるエネルギー準位が存在することになります。

### N・P型半導体

  - 真性半導体のフェルミ準位は禁制帯（エネルギーバンドギャップ）のほぼ中 央に位置します。
  - n型半導体では不純物の添加により伝導電子が多めに存在するため、フェル ミ準位が禁制帯の中央から伝導帯よりにシフトします。
  - p型半導体では不純物の添加により正孔が多め（伝導電子が少なめ）に存在
    するため、フェルミ準位が禁制帯の中央から価電子帯よりにシフトすること
    になります。

## ICC II Unit 6

  - write_script

  - Controlloing Scenario Analysis / Optimization
    
      - Placement, CTS and routing optimizations occur simultaneously on
        all active scenarios, for their enabled analyses

  - PVT
    
      - P value of 1.2 would mean that all cell delays would be slowed
        down by 20% from their typical delay; due to a slower process
        corner; Similarly, a P value of 0.8 would mean a speed-up of 20%
        from typical delays, due to a faster process corner.

  - nominal cell
    
      - nominal  
        being sth in a name only, and not in reality 名目
    
    <!-- end list -->
    
      - The PVT values are only used to identify the nominal PVT corner
        of a library.
      - **PVT value is, thesedays, used to identify corner since their
        values are characterized for a specific corner**
          - set_processnumber, set_voltage, and
            set_temperature, and if needed,
            set_processlabel.

  - VT matching
    
      - VT resolution function finds the closet VT match

  - Process Label
    
      - applied when *Liberty libraries* are loaded into *Library
        Manager*

  - Selective Library Loading allows your team to use
    **“one-size-fits-all” cell libraries** that support multiple
    projects, rather than project-specific libraries
    
      - 1.  close the library, 2. change the
            set_pvtconfiguration call to add the required
            panes, 3. re-open the library.

  - Target Library Subset
    
      - Applied for *specific modules or design regions*

  - PVT variation across the die or OCV causes **timing violation**
    
      - OCV  
        On-chip Variation
    
    <!-- end list -->
    
      - Apply estimated **derating** to model the combined effects of
        PVT variations
          - LATE derate  
            Slows down launch paths for
            <span class="underline">setup</span>, and capture paths for
            <span class="underline">hold</span>
              - (capture path delays) x (-late factor).
          - EARLY derate  
            Speeds up capture paths for
            <span class="underline">setup</span>, and launch paths for
            <span class="underline">hold</span>
              - (launch path delays) x (-early factor)
        <!-- end list -->
          - **late for launch path, early for capture path**
      - Timing constraints (input delay, output delay, ideal clock
        network latency) are not derated.
      - Why we needs set_timingderate?
          - Most library providers do not provide multiple libraries per
            corner to model OCV differences.
      - It is possible to applyincremental timing derates

  - AOCV, or Advanced OCV, and POCV for Parametric OCV
    
      - AOCT takes path depth and distance into account

  - **The more cells there are in a timing path, the closer the total
    path delay component** associated with “random” process (P)
    variations will be to the “mean” or average path delay, essentially
    cancelling out the “random” P variations.

  - **Cell D_MAX** is the length ofthe diagonal of the inner
    rectangle

  - **Net D_MAX** is the length of the diagonalofthe outer
    rectangle

  - AOCVM (model) :: reduces excessive timing margin or pessimism

  - GBA AOCV :: Graph-based analysis AOCV, only method for STA
    
      - PBA  
        path-based analysis

  - POCV :: Parametric OCV modeling, uses Gaussian Distribution model
    
      - Eliminates GBA-based pessimism
      - LVF :: Liverty Variation Format in standardcell liverty
        libraries
      - Calculation examples with 3 sigma (by default)
          - Increasing o tightens, and decreasing o relaxes the timing
            requirement
      - can input distance-based derating. (Cell D_MAX)

  - Timing analysis will interpolate derating values for distances in
    between the listed distances.
    
      - interpolate  
        to add a number or item into the middle of a series

  - slew :: large number

  - Timing Sanity Check :: to ensure not over-constraining
    
      - ZIC  
        zero-interconnect, set RC parasitics of long path to zero
          - Large violations will most likely NOT be fixed by ICC II, so
            the problem must be addressed before beginning placement.
          - Large ZIC timing violations can probably be ignored if they
            occur on non-ideal HFN, or in scenarios that were not used
            during synthesis.

## Lab 6

  - High Fanout Net?  
    **Why is this effective?**
  - X1_HVT or X2_HVT  
    small sized (1x or 2x), high Vth gates
  - effective temperature  
    library characterization
