<record>
 <datafield tag="245" ind1=" " ind2=" ">
  <subfield code="a">All-digital pulse-expansion-based CMOS digital-to-time converter</subfield>
  <subfield code="9">AIP</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">CMOS digital integrated circuits</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">digital-analogue conversion</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">low-power electronics</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="653" ind1="1" ind2=" ">
  <subfield code="a">pulse generators</subfield>
  <subfield code="9">author</subfield>
 </datafield>
 <datafield tag="773" ind1=" " ind2=" ">
  <subfield code="p">Rev.Sci.Instrum.</subfield>
  <subfield code="y">2017</subfield>
  <subfield code="c">024704</subfield>
  <subfield code="v">88</subfield>
  <subfield code="n">2</subfield>
 </datafield>
 <datafield tag="024" ind1="7" ind2=" ">
  <subfield code="a">10.1063/1.4975099</subfield>
  <subfield code="2">DOI</subfield>
  <subfield code="9">AIP</subfield>
 </datafield>
 <datafield tag="260" ind1=" " ind2=" ">
  <subfield code="c">2017-02-09</subfield>
  <subfield code="t">published</subfield>
 </datafield>
 <datafield tag="980" ind1=" " ind2=" ">
  <subfield code="a">Published</subfield>
 </datafield>
 <datafield tag="100" ind1=" " ind2=" ">
  <subfield code="a">Chen, Chun-Chi</subfield>
 </datafield>
 <datafield tag="700" ind1=" " ind2=" ">
  <subfield code="a">Chu, Che-Hsun</subfield>
  <subfield code="v">Department of Electronic Engineering, National Kaohsiung First University of Science and Technology, No. 2, Jhuoyue Rd., Nanzih District, Kaohsiung City 811, Taiwan</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">1</subfield>
  <subfield code="h">B. Arkin</subfield>
  <subfield code="t">Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers</subfield>
  <subfield code="m">in ISSCC pp. 348-349</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2004</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">2</subfield>
  <subfield code="h">T. Okayasu et al.</subfield>
  <subfield code="t">1.83 ps-resolution CMOS dynamic arbitrary timing generator for ATE applications</subfield>
  <subfield code="m">in ISSCC pp. 2122-2131</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2006</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">3</subfield>
  <subfield code="h">N. Pavlovic et al.</subfield>
  <subfield code="t">A 5.3 GHz digital-to-time-converter based fractional-N all-digital PLL</subfield>
  <subfield code="m">in ISSCC pp. 54-56</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">4</subfield>
  <subfield code="h">D. Tasca et al.</subfield>
  <subfield code="t">A 2.9-to-4.0 GHz fractional-N digital PLL with bang-bang phase detector and 560 fs rms integrated jitter at 4.5 mW power</subfield>
  <subfield code="s">IEEE J.Solid State Circuits,46,2745-2758</subfield>
  <subfield code="a">doi:10.1109/JSSC.2011.2162917</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">5</subfield>
  <subfield code="h">N. Markulic et al.</subfield>
  <subfield code="t">A 10-bit, 550-fs step digital-to-time converter in 28 nm CMOS</subfield>
  <subfield code="m">in ESSCIRC pp. 79-82</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2014</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">6</subfield>
  <subfield code="h">A. Chawda et al.</subfield>
  <subfield code="t">High resolution digital-to-time converter for low jitter digital PLLs</subfield>
  <subfield code="m">in ICECS pp. 25-28</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2014</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">7</subfield>
  <subfield code="h">T.-I. Otsuji et al.</subfield>
  <subfield code="t">A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array</subfield>
  <subfield code="s">IEEE J.Solid State Circuits,26,806-811</subfield>
  <subfield code="a">doi:10.1109/4.78252</subfield>
  <subfield code="y">1991</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">8</subfield>
  <subfield code="h">S. Ai-Ahdab et al.</subfield>
  <subfield code="t">A 12-bit digital-to-time converter (DTC) for time-to-digital converter (TDC) and other time domain signal processing applications</subfield>
  <subfield code="m">in Proceedings of NORCHIP pp. 1-4</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">9</subfield>
  <subfield code="h">B. Wang et al.</subfield>
  <subfield code="t">A digital-to-time converter with fully digital calibration scheme for ultra-low power ADPLL in 40 nm CMOS</subfield>
  <subfield code="m">in ISCAS pp. 2289-2292</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2015</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">10</subfield>
  <subfield code="h">S. Talwalkar et al.</subfield>
  <subfield code="t">Controlled dither in 90 nm digital to time conversion based direct digital synthesizer for spur mitigation</subfield>
  <subfield code="m">in RFIC Symposium pp. 23-25</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">11</subfield>
  <subfield code="h">Y.-H. Kao et al.</subfield>
  <subfield code="t">A direct-sampling pulsed time-of-flight radar with frequency-defined vernier digital-to-time converter in 65 nm CMOS</subfield>
  <subfield code="s">IEEE J.Solid State Circuits,50,1-13</subfield>
  <subfield code="a">doi:10.1109/jssc.2015.2472599</subfield>
  <subfield code="y">2015</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">12</subfield>
  <subfield code="h">J. Kalisz et al.</subfield>
  <subfield code="t">A simple, precise, and low jitter delay/gate generator</subfield>
  <subfield code="s">Rev.Sci.Instrum.,74,3507-3509</subfield>
  <subfield code="a">doi:10.1063/1.1578707</subfield>
  <subfield code="y">2003</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">13</subfield>
  <subfield code="h">P. Kwiatkowski et al.</subfield>
  <subfield code="t">Accurate and low jitter time-interval generators based on phase shifting method</subfield>
  <subfield code="s">Rev.Sci.Instrum.,83,034701</subfield>
  <subfield code="a">doi:10.1063/1.3690383</subfield>
  <subfield code="y">2012</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">14</subfield>
  <subfield code="h">K. Klepacki et al.</subfield>
  <subfield code="t">Low-jitter wide-range integrated time interval/delay generator based on combination of period counting and capacitor charging</subfield>
  <subfield code="s">Rev.Sci.Instrum.,86,025111</subfield>
  <subfield code="a">doi:10.1063/1.4908199</subfield>
  <subfield code="y">2015</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">15</subfield>
  <subfield code="h">T.-Y. Wang et al.</subfield>
  <subfield code="t">Multiple channel programmable timing generators with single cyclic delay line</subfield>
  <subfield code="s">IEEE Trans.Instrum.Measur.,53,1295-1303</subfield>
  <subfield code="a">doi:10.1109/tim.2004.830592</subfield>
  <subfield code="y">2004</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">16</subfield>
  <subfield code="h">G. Nagaraj et al.</subfield>
  <subfield code="t">A self-calibrating sub-picosecond resolution digital-to-time converter</subfield>
  <subfield code="m">in MTT-S International Microwave Symposium pp. 2201-2204</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2007</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">17</subfield>
  <subfield code="h">J. Z. Ru et al.</subfield>
  <subfield code="t">A high-linearity digital-to-time converter technique constant-slope charging</subfield>
  <subfield code="s">IEEE J.Solid State Circuits,50,1417-1423</subfield>
  <subfield code="a">doi:10.1109/jssc.2015.2414421</subfield>
  <subfield code="y">2015</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">18</subfield>
  <subfield code="h">J. Christiansen</subfield>
  <subfield code="t">An integrated high resolution CMOS timing generator based on an array of delay locked loops</subfield>
  <subfield code="s">IEEE J.Solid State Circuits,31,952-957</subfield>
  <subfield code="a">doi:10.1109/4.508208</subfield>
  <subfield code="y">1996</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">19</subfield>
  <subfield code="h">P. Chen et al.</subfield>
  <subfield code="t">FPGA Vernier digital-to-time converter with 1.58 ps resolution and 59.3 minutes operation range</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="m">Trans. Circuits Syst. 57(6), 1134-1142</subfield>
  <subfield code="a">doi:10.1109/tcsi.2009.2028748</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">20</subfield>
  <subfield code="m">AD9501 Digitally Programmable Delay Generator, Analog Devices, Inc, available: (online)</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">21</subfield>
  <subfield code="h">R. B. Staszewski et al.</subfield>
  <subfield code="t">Spur-free all-digital PLL in 65 nm for mobile phones</subfield>
  <subfield code="m">in ISSCC pp. 52-54</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="y">2011</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">22</subfield>
  <subfield code="h">P. Chen et al.</subfield>
  <subfield code="t">A CMOS pulse-shrinking delay element for time interval measurement</subfield>
  <subfield code="p">IEEE</subfield>
  <subfield code="m">Trans., Circuits Syst. 47(9), 954-958</subfield>
  <subfield code="a">doi:10.1109/82.868466</subfield>
  <subfield code="y">2000</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">23</subfield>
  <subfield code="h">R. Szplet et al.</subfield>
  <subfield code="t">An FPGA-integrated time-to-digital converter based on two-stage pulse shrinking</subfield>
  <subfield code="s">IEEE Trans.Instrum.Measur.,59,1663-1670</subfield>
  <subfield code="a">doi:10.1109/tim.2009.2027777</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">24</subfield>
  <subfield code="h">K. Karadamoglou et al.</subfield>
  <subfield code="t">An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments</subfield>
  <subfield code="s">IEEE J.Solid State Circuits,39,214-222</subfield>
  <subfield code="a">doi:10.1109/JSSC.2003.817263</subfield>
  <subfield code="y">2004</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">25</subfield>
  <subfield code="h">C.-C. Chen et al.</subfield>
  <subfield code="t">CMOS time-to-digital converter based on a pulse-mixing scheme</subfield>
  <subfield code="s">Rev.Sci.Instrum.,85,114702</subfield>
  <subfield code="a">doi:10.1063/1.4900661</subfield>
  <subfield code="y">2014</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="o">26</subfield>
  <subfield code="h">S. Henzler</subfield>
  <subfield code="m">Time-to-Digital Converters</subfield>
  <subfield code="p">Springer</subfield>
  <subfield code="y">2010</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="999" ind1="C" ind2="5">
  <subfield code="m">Published by AIP Publishing</subfield>
  <subfield code="9">refextract</subfield>
 </datafield>
 <datafield tag="980" ind1=" " ind2=" ">
  <subfield code="a">HEP</subfield>
 </datafield>
 <datafield tag="599" ind1=" " ind2=" ">
  <subfield code="a">article</subfield>
 </datafield>
</record>