#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000244c0d4af20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000244c12eee20 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 3 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_00000244c12ec060 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000100000>;
P_00000244c12ec098 .param/l "BTB_ENTRIES" 0 3 10, +C4<00000000000000000000000000100000>;
P_00000244c12ec0d0 .param/l "CHOOSER_SIZE" 0 3 16, +C4<00000000000000000001000000000000>;
P_00000244c12ec108 .param/l "GHR_WIDTH" 0 3 12, +C4<00000000000000000000000000001010>;
P_00000244c12ec140 .param/l "GLOBAL_PHT_SIZE" 0 3 15, +C4<00000000000000000001000000000000>;
P_00000244c12ec178 .param/l "LOCAL_BHT_SIZE" 0 3 13, +C4<00000000000000000000000100000000>;
P_00000244c12ec1b0 .param/l "LOCAL_PHT_SIZE" 0 3 14, +C4<00000000000000000000010000000000>;
P_00000244c12ec1e8 .param/l "OPCODE_BRANCH" 1 3 62, C4<1100011>;
P_00000244c12ec220 .param/l "OPCODE_JAL" 1 3 63, C4<1101111>;
P_00000244c12ec258 .param/l "OPCODE_JALR" 1 3 64, C4<1100111>;
P_00000244c12ec290 .param/l "RAS_DEPTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_00000244c12ec2c8 .param/l "STRONGLY_GLOBAL" 1 3 61, C4<11>;
P_00000244c12ec300 .param/l "STRONGLY_LOCAL" 1 3 58, C4<00>;
P_00000244c12ec338 .param/l "STRONGLY_NOT_TAKEN" 1 3 54, C4<00>;
P_00000244c12ec370 .param/l "STRONGLY_TAKEN" 1 3 57, C4<11>;
P_00000244c12ec3a8 .param/l "WEAKLY_GLOBAL" 1 3 60, C4<10>;
P_00000244c12ec3e0 .param/l "WEAKLY_LOCAL" 1 3 59, C4<01>;
P_00000244c12ec418 .param/l "WEAKLY_NOT_TAKEN" 1 3 55, C4<01>;
P_00000244c12ec450 .param/l "WEAKLY_TAKEN" 1 3 56, C4<10>;
L_00000244c12251f0 .functor BUFZ 1, L_00000244c138e9b0, C4<0>, C4<0>, C4<0>;
L_00000244c1225650 .functor OR 1, L_00000244c138e730, L_00000244c138f770, C4<0>, C4<0>;
L_00000244c12244d0 .functor OR 1, L_00000244c138eff0, L_00000244c138f090, C4<0>, C4<0>;
L_00000244c12248c0 .functor AND 1, L_00000244c12244d0, L_00000244c1225650, C4<1>, C4<1>;
L_00000244c1224f50 .functor AND 1, L_00000244c138f090, L_00000244c138ea50, C4<1>, C4<1>;
L_00000244c12241c0 .functor AND 1, L_00000244c1224f50, L_00000244c138eaf0, C4<1>, C4<1>;
L_00000244c1225960 .functor AND 1, L_00000244c138e370, L_00000244c138e410, C4<1>, C4<1>;
L_00000244c1224e70 .functor BUFZ 32, L_00000244c138f950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244c1225ab0 .functor BUFZ 1, L_00000244c138e550, C4<0>, C4<0>, C4<0>;
L_00000244c1224700 .functor BUFZ 1, L_00000244c138e5f0, C4<0>, C4<0>, C4<0>;
L_00000244c12253b0 .functor BUFZ 10, L_00000244c138f590, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000244c1224cb0 .functor XOR 12, L_00000244c138dd30, L_00000244c138fa90, C4<000000000000>, C4<000000000000>;
L_00000244c1224d20 .functor BUFZ 2, L_00000244c138fdb0, C4<00>, C4<00>, C4<00>;
L_00000244c13935e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244c1224e00 .functor XNOR 1, L_00000244c138ff90, L_00000244c13935e0, C4<0>, C4<0>;
L_00000244c1225490 .functor BUFZ 10, L_00000244c13917f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_00000244c1224d90 .functor XOR 12, L_00000244c1392330, L_00000244c1391390, C4<000000000000>, C4<000000000000>;
L_00000244c1393088 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000244c12e3340_0 .net/2u *"_ivl_0", 6 0, L_00000244c1393088;  1 drivers
v00000244c12e3200_0 .net *"_ivl_100", 6 0, L_00000244c138ecd0;  1 drivers
L_00000244c1393430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e3980_0 .net *"_ivl_103", 1 0, L_00000244c1393430;  1 drivers
v00000244c12e3fc0_0 .net *"_ivl_108", 9 0, L_00000244c138f590;  1 drivers
v00000244c12e3ac0_0 .net *"_ivl_110", 9 0, L_00000244c138e690;  1 drivers
L_00000244c1393478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e4380_0 .net *"_ivl_113", 1 0, L_00000244c1393478;  1 drivers
v00000244c12e3de0_0 .net *"_ivl_116", 1 0, L_00000244c138f6d0;  1 drivers
v00000244c12e4420_0 .net *"_ivl_118", 11 0, L_00000244c138fbd0;  1 drivers
L_00000244c13934c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e3d40_0 .net *"_ivl_121", 1 0, L_00000244c13934c0;  1 drivers
L_00000244c1393508 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v00000244c12e33e0_0 .net *"_ivl_127", 1 0, L_00000244c1393508;  1 drivers
v00000244c12e4060_0 .net *"_ivl_129", 9 0, L_00000244c138f8b0;  1 drivers
v00000244c12e35c0_0 .net *"_ivl_131", 11 0, L_00000244c138fa90;  1 drivers
v00000244c12e3c00_0 .net *"_ivl_134", 1 0, L_00000244c138fb30;  1 drivers
v00000244c12e3520_0 .net *"_ivl_136", 13 0, L_00000244c138fc70;  1 drivers
L_00000244c1393550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e44c0_0 .net *"_ivl_139", 1 0, L_00000244c1393550;  1 drivers
L_00000244c1393160 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000244c12e3e80_0 .net/2u *"_ivl_14", 4 0, L_00000244c1393160;  1 drivers
v00000244c12e3660_0 .net *"_ivl_144", 1 0, L_00000244c138fdb0;  1 drivers
v00000244c12e4100_0 .net *"_ivl_146", 13 0, L_00000244c138fe50;  1 drivers
L_00000244c1393598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e3480_0 .net *"_ivl_149", 1 0, L_00000244c1393598;  1 drivers
v00000244c12e3a20_0 .net *"_ivl_153", 0 0, L_00000244c138ff90;  1 drivers
v00000244c12e3160_0 .net/2u *"_ivl_154", 0 0, L_00000244c13935e0;  1 drivers
v00000244c12e3700_0 .net *"_ivl_156", 0 0, L_00000244c1224e00;  1 drivers
v00000244c12e37a0_0 .net *"_ivl_160", 31 0, L_00000244c138da10;  1 drivers
L_00000244c1393628 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e3840_0 .net *"_ivl_163", 27 0, L_00000244c1393628;  1 drivers
L_00000244c1393670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e3b60_0 .net/2u *"_ivl_164", 31 0, L_00000244c1393670;  1 drivers
v00000244c12e3f20_0 .net *"_ivl_166", 0 0, L_00000244c138ddd0;  1 drivers
v00000244c12e41a0_0 .net *"_ivl_168", 31 0, L_00000244c138dab0;  1 drivers
v00000244c12e42e0_0 .net *"_ivl_170", 32 0, L_00000244c138db50;  1 drivers
L_00000244c13936b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e4560_0 .net *"_ivl_173", 28 0, L_00000244c13936b8;  1 drivers
L_00000244c1393700 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000244c12e4600_0 .net/2u *"_ivl_174", 32 0, L_00000244c1393700;  1 drivers
v00000244c12e14a0_0 .net *"_ivl_176", 32 0, L_00000244c138dbf0;  1 drivers
L_00000244c13931a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000244c12e28a0_0 .net/2u *"_ivl_18", 4 0, L_00000244c13931a8;  1 drivers
v00000244c12e0820_0 .net *"_ivl_180", 31 0, L_00000244c138de70;  1 drivers
L_00000244c1393748 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e2b20_0 .net *"_ivl_183", 27 0, L_00000244c1393748;  1 drivers
L_00000244c1393790 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e2bc0_0 .net/2u *"_ivl_184", 31 0, L_00000244c1393790;  1 drivers
v00000244c12e2c60_0 .net *"_ivl_197", 24 0, L_00000244c1392790;  1 drivers
v00000244c12e17c0_0 .net *"_ivl_20", 0 0, L_00000244c138e730;  1 drivers
L_00000244c13937d8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e24e0_0 .net *"_ivl_201", 6 0, L_00000244c13937d8;  1 drivers
v00000244c12e10e0_0 .net *"_ivl_202", 9 0, L_00000244c13917f0;  1 drivers
v00000244c12e0be0_0 .net *"_ivl_204", 9 0, L_00000244c13923d0;  1 drivers
L_00000244c1393820 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e1220_0 .net *"_ivl_207", 1 0, L_00000244c1393820;  1 drivers
v00000244c12e1cc0_0 .net *"_ivl_211", 8 0, L_00000244c1391570;  1 drivers
L_00000244c1393868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244c12e2580_0 .net/2u *"_ivl_212", 0 0, L_00000244c1393868;  1 drivers
L_00000244c13938b0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v00000244c12e0a00_0 .net *"_ivl_217", 1 0, L_00000244c13938b0;  1 drivers
v00000244c12e12c0_0 .net *"_ivl_219", 9 0, L_00000244c1390850;  1 drivers
L_00000244c13931f0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v00000244c12e1540_0 .net/2u *"_ivl_22", 4 0, L_00000244c13931f0;  1 drivers
v00000244c12e1860_0 .net *"_ivl_221", 11 0, L_00000244c1391390;  1 drivers
v00000244c12e15e0_0 .net *"_ivl_24", 0 0, L_00000244c138f770;  1 drivers
v00000244c12e1ae0_0 .net *"_ivl_29", 0 0, L_00000244c12244d0;  1 drivers
v00000244c12e23a0_0 .net *"_ivl_33", 0 0, L_00000244c1224f50;  1 drivers
L_00000244c1393238 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244c12e1400_0 .net/2u *"_ivl_34", 4 0, L_00000244c1393238;  1 drivers
v00000244c12e1900_0 .net *"_ivl_36", 0 0, L_00000244c138eaf0;  1 drivers
L_00000244c13930d0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000244c12e2120_0 .net/2u *"_ivl_4", 6 0, L_00000244c13930d0;  1 drivers
v00000244c12e0dc0_0 .net *"_ivl_41", 0 0, L_00000244c138e190;  1 drivers
v00000244c12e21c0_0 .net *"_ivl_42", 10 0, L_00000244c138e0f0;  1 drivers
v00000244c12e1180_0 .net *"_ivl_45", 0 0, L_00000244c138eb90;  1 drivers
v00000244c12e1360_0 .net *"_ivl_47", 7 0, L_00000244c138f1d0;  1 drivers
v00000244c12e1c20_0 .net *"_ivl_49", 0 0, L_00000244c138e910;  1 drivers
v00000244c12e2760_0 .net *"_ivl_51", 9 0, L_00000244c138fef0;  1 drivers
L_00000244c1393280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244c12e2940_0 .net/2u *"_ivl_52", 0 0, L_00000244c1393280;  1 drivers
v00000244c12e0c80_0 .net *"_ivl_61", 24 0, L_00000244c138e050;  1 drivers
L_00000244c13932c8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e0e60_0 .net *"_ivl_65", 6 0, L_00000244c13932c8;  1 drivers
v00000244c12e0f00_0 .net *"_ivl_66", 0 0, L_00000244c138e370;  1 drivers
v00000244c12e26c0_0 .net *"_ivl_68", 6 0, L_00000244c138f4f0;  1 drivers
L_00000244c1393310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e1680_0 .net *"_ivl_71", 1 0, L_00000244c1393310;  1 drivers
v00000244c12e0fa0_0 .net *"_ivl_72", 31 0, L_00000244c138f450;  1 drivers
v00000244c12e2620_0 .net *"_ivl_74", 6 0, L_00000244c138e2d0;  1 drivers
L_00000244c1393358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e1ea0_0 .net *"_ivl_77", 1 0, L_00000244c1393358;  1 drivers
v00000244c12e19a0_0 .net *"_ivl_78", 0 0, L_00000244c138e410;  1 drivers
L_00000244c1393118 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000244c12e1d60_0 .net/2u *"_ivl_8", 6 0, L_00000244c1393118;  1 drivers
v00000244c12e2800_0 .net *"_ivl_82", 31 0, L_00000244c138f950;  1 drivers
v00000244c12e1e00_0 .net *"_ivl_84", 6 0, L_00000244c138e4b0;  1 drivers
L_00000244c13933a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e1720_0 .net *"_ivl_87", 1 0, L_00000244c13933a0;  1 drivers
v00000244c12e1040_0 .net *"_ivl_90", 0 0, L_00000244c138e550;  1 drivers
v00000244c12e1a40_0 .net *"_ivl_92", 6 0, L_00000244c138f9f0;  1 drivers
L_00000244c13933e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c12e0b40_0 .net *"_ivl_95", 1 0, L_00000244c13933e8;  1 drivers
v00000244c12e1b80_0 .net *"_ivl_98", 0 0, L_00000244c138e5f0;  1 drivers
o00000244c130e008 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e0d20_0 .net "branch_is_call", 0 0, o00000244c130e008;  0 drivers
o00000244c130e038 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e1f40_0 .net "branch_is_cond", 0 0, o00000244c130e038;  0 drivers
o00000244c130e068 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e1fe0_0 .net "branch_is_return", 0 0, o00000244c130e068;  0 drivers
o00000244c130e098 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e2080_0 .net "branch_mispredict", 0 0, o00000244c130e098;  0 drivers
o00000244c130e0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c12e2260_0 .net "branch_pc", 31 0, o00000244c130e0c8;  0 drivers
o00000244c130e0f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e2300_0 .net "branch_taken", 0 0, o00000244c130e0f8;  0 drivers
o00000244c130e128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c12e2440_0 .net "branch_target", 31 0, o00000244c130e128;  0 drivers
o00000244c130e158 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e29e0_0 .net "branch_valid", 0 0, o00000244c130e158;  0 drivers
v00000244c12e2a80_0 .net "btb_hit", 0 0, L_00000244c1225960;  1 drivers
v00000244c12e2ee0_0 .net "btb_index", 4 0, L_00000244c138dfb0;  1 drivers
v00000244c12e2d00 .array "btb_is_call", 31 0, 0 0;
v00000244c12e2da0 .array "btb_is_ret", 31 0, 0 0;
v00000244c12e2e40_0 .net "btb_pc_tag", 31 0, L_00000244c138ec30;  1 drivers
v00000244c12e0780_0 .net "btb_predicted_call", 0 0, L_00000244c1225ab0;  1 drivers
v00000244c12e08c0_0 .net "btb_predicted_ret", 0 0, L_00000244c1224700;  1 drivers
v00000244c12e0960_0 .net "btb_predicted_target", 31 0, L_00000244c1224e70;  1 drivers
v00000244c12e0aa0 .array "btb_tag", 31 0, 31 0;
v00000244c12cdc10 .array "btb_target", 31 0, 31 0;
v00000244c12cc4f0 .array "btb_valid", 31 0, 0 0;
v00000244c12cce50 .array "chooser", 4095 0, 1 0;
v00000244c12ccdb0_0 .net "chooser_idx", 11 0, L_00000244c138fd10;  1 drivers
v00000244c12cdad0_0 .net "chooser_state", 1 0, L_00000244c1224d20;  1 drivers
o00000244c130e308 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12cd0d0_0 .net "clk", 0 0, o00000244c130e308;  0 drivers
o00000244c130e338 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000244c12cc590_0 .net "funct3", 2 0, o00000244c130e338;  0 drivers
v00000244c12cd850_0 .var "ghr", 9 0;
v00000244c12cd210_0 .net "ghr_shifted", 9 0, L_00000244c1390210;  1 drivers
v00000244c12cc6d0_0 .net "global_idx", 11 0, L_00000244c1224cb0;  1 drivers
v00000244c12cd350_0 .net "global_pc_idx", 11 0, L_00000244c138dd30;  1 drivers
v00000244c12cd3f0 .array "global_pht", 4095 0, 1 0;
v00000244c12cc770_0 .net "global_pred", 0 0, L_00000244c138e7d0;  1 drivers
v00000244c12cd490_0 .var/i "i", 31 0;
v00000244c12cc810_0 .net "if_is_call", 0 0, L_00000244c12248c0;  1 drivers
v00000244c12cd530_0 .net "if_is_return", 0 0, L_00000244c12241c0;  1 drivers
o00000244c130e4e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c12cd670_0 .net "instr", 31 0, o00000244c130e4e8;  0 drivers
v00000244c12cc8b0_0 .net "is_branch", 0 0, L_00000244c138e9b0;  1 drivers
v00000244c12cd710_0 .net "is_conditional", 0 0, L_00000244c12251f0;  1 drivers
v00000244c12cd7b0_0 .net "is_jal", 0 0, L_00000244c138eff0;  1 drivers
v00000244c12cd8f0_0 .net "is_jalr", 0 0, L_00000244c138f090;  1 drivers
v00000244c1292e10_0 .net "jal_imm", 31 0, L_00000244c138f270;  1 drivers
v00000244c1293450_0 .net "jal_target", 31 0, L_00000244c1390030;  1 drivers
v00000244c1293bd0_0 .net "link_reg", 0 0, L_00000244c1225650;  1 drivers
v00000244c1292230 .array "local_bht", 255 0, 9 0;
v00000244c1292550_0 .net "local_bht_idx", 7 0, L_00000244c138ed70;  1 drivers
v00000244c12b74d0 .array "local_pht", 1023 0, 1 0;
v00000244c12b79d0_0 .net "local_pht_idx", 9 0, L_00000244c12253b0;  1 drivers
v00000244c12b7a70_0 .net "local_pred", 0 0, L_00000244c138e870;  1 drivers
o00000244c130e6f8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000244c12b7b10_0 .net "opcode", 6 0, o00000244c130e6f8;  0 drivers
o00000244c130e728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c12b7bb0_0 .net "pc", 31 0, o00000244c130e728;  0 drivers
o00000244c130e758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c0d7e930_0 .net "pc_plus4", 31 0, o00000244c130e758;  0 drivers
v00000244c0d7ecf0_0 .var "predict_taken", 0 0;
v00000244c123a530_0 .var "predict_target", 31 0;
v00000244c12393b0_0 .var "predict_valid", 0 0;
v00000244c1252830_0 .net "ra_reg", 0 0, L_00000244c138ea50;  1 drivers
v00000244c12e7e90_0 .var "ras_ptr", 3 0;
v00000244c12e7350 .array "ras_stack", 15 0, 31 0;
v00000244c12e7710_0 .net "ras_top", 31 0, L_00000244c138dc90;  1 drivers
v00000244c12e7850_0 .net "ras_valid", 0 0, L_00000244c1391f70;  1 drivers
o00000244c130e8d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c12e8110_0 .net "rd", 4 0, o00000244c130e8d8;  0 drivers
o00000244c130e908 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c12e7530_0 .net "rs1", 4 0, o00000244c130e908;  0 drivers
o00000244c130e938 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e77b0_0 .net "rst_n", 0 0, o00000244c130e938;  0 drivers
v00000244c12e8390_0 .net "tournament_pred", 0 0, L_00000244c138d8d0;  1 drivers
v00000244c12e72b0_0 .net "upd_btb_idx", 4 0, L_00000244c1391d90;  1 drivers
v00000244c12e8430_0 .net "upd_btb_tag", 31 0, L_00000244c1390df0;  1 drivers
v00000244c12e7670_0 .net "upd_chooser_idx", 11 0, L_00000244c1390170;  1 drivers
v00000244c12e73f0_0 .net "upd_global_idx", 11 0, L_00000244c1224d90;  1 drivers
v00000244c12e7030_0 .net "upd_global_pc_idx", 11 0, L_00000244c1392330;  1 drivers
v00000244c12e82f0_0 .net "upd_local_bht_idx", 7 0, L_00000244c13926f0;  1 drivers
v00000244c12e7990_0 .net "upd_local_pht_idx", 9 0, L_00000244c1225490;  1 drivers
E_00000244c1272d10/0 .event negedge, v00000244c12e77b0_0;
E_00000244c1272d10/1 .event posedge, v00000244c12cd0d0_0;
E_00000244c1272d10 .event/or E_00000244c1272d10/0, E_00000244c1272d10/1;
E_00000244c1272b90/0 .event anyedge, v00000244c0d7e930_0, v00000244c12cd530_0, v00000244c12e7850_0, v00000244c12e7710_0;
E_00000244c1272b90/1 .event anyedge, v00000244c12cc810_0, v00000244c12cd7b0_0, v00000244c1293450_0, v00000244c12e2a80_0;
E_00000244c1272b90/2 .event anyedge, v00000244c12e0960_0, v00000244c12cc8b0_0, v00000244c12e8390_0, v00000244c12cd8f0_0;
E_00000244c1272b90 .event/or E_00000244c1272b90/0, E_00000244c1272b90/1, E_00000244c1272b90/2;
L_00000244c138e9b0 .cmp/eq 7, o00000244c130e6f8, L_00000244c1393088;
L_00000244c138eff0 .cmp/eq 7, o00000244c130e6f8, L_00000244c13930d0;
L_00000244c138f090 .cmp/eq 7, o00000244c130e6f8, L_00000244c1393118;
L_00000244c138ea50 .cmp/eq 5, o00000244c130e908, L_00000244c1393160;
L_00000244c138e730 .cmp/eq 5, o00000244c130e8d8, L_00000244c13931a8;
L_00000244c138f770 .cmp/eq 5, o00000244c130e8d8, L_00000244c13931f0;
L_00000244c138eaf0 .cmp/eq 5, o00000244c130e8d8, L_00000244c1393238;
L_00000244c138e190 .part o00000244c130e4e8, 31, 1;
LS_00000244c138e0f0_0_0 .concat [ 1 1 1 1], L_00000244c138e190, L_00000244c138e190, L_00000244c138e190, L_00000244c138e190;
LS_00000244c138e0f0_0_4 .concat [ 1 1 1 1], L_00000244c138e190, L_00000244c138e190, L_00000244c138e190, L_00000244c138e190;
LS_00000244c138e0f0_0_8 .concat [ 1 1 1 0], L_00000244c138e190, L_00000244c138e190, L_00000244c138e190;
L_00000244c138e0f0 .concat [ 4 4 3 0], LS_00000244c138e0f0_0_0, LS_00000244c138e0f0_0_4, LS_00000244c138e0f0_0_8;
L_00000244c138eb90 .part o00000244c130e4e8, 31, 1;
L_00000244c138f1d0 .part o00000244c130e4e8, 12, 8;
L_00000244c138e910 .part o00000244c130e4e8, 20, 1;
L_00000244c138fef0 .part o00000244c130e4e8, 21, 10;
LS_00000244c138f270_0_0 .concat [ 1 10 1 8], L_00000244c1393280, L_00000244c138fef0, L_00000244c138e910, L_00000244c138f1d0;
LS_00000244c138f270_0_4 .concat [ 1 11 0 0], L_00000244c138eb90, L_00000244c138e0f0;
L_00000244c138f270 .concat [ 20 12 0 0], LS_00000244c138f270_0_0, LS_00000244c138f270_0_4;
L_00000244c1390030 .arith/sum 32, o00000244c130e728, L_00000244c138f270;
L_00000244c138dfb0 .part o00000244c130e728, 2, 5;
L_00000244c138e050 .part o00000244c130e728, 7, 25;
L_00000244c138ec30 .concat [ 25 7 0 0], L_00000244c138e050, L_00000244c13932c8;
L_00000244c138e370 .array/port v00000244c12cc4f0, L_00000244c138f4f0;
L_00000244c138f4f0 .concat [ 5 2 0 0], L_00000244c138dfb0, L_00000244c1393310;
L_00000244c138f450 .array/port v00000244c12e0aa0, L_00000244c138e2d0;
L_00000244c138e2d0 .concat [ 5 2 0 0], L_00000244c138dfb0, L_00000244c1393358;
L_00000244c138e410 .cmp/eq 32, L_00000244c138f450, L_00000244c138ec30;
L_00000244c138f950 .array/port v00000244c12cdc10, L_00000244c138e4b0;
L_00000244c138e4b0 .concat [ 5 2 0 0], L_00000244c138dfb0, L_00000244c13933a0;
L_00000244c138e550 .array/port v00000244c12e2d00, L_00000244c138f9f0;
L_00000244c138f9f0 .concat [ 5 2 0 0], L_00000244c138dfb0, L_00000244c13933e8;
L_00000244c138e5f0 .array/port v00000244c12e2da0, L_00000244c138ecd0;
L_00000244c138ecd0 .concat [ 5 2 0 0], L_00000244c138dfb0, L_00000244c1393430;
L_00000244c138ed70 .part o00000244c130e728, 2, 8;
L_00000244c138f590 .array/port v00000244c1292230, L_00000244c138e690;
L_00000244c138e690 .concat [ 8 2 0 0], L_00000244c138ed70, L_00000244c1393478;
L_00000244c138f6d0 .array/port v00000244c12b74d0, L_00000244c138fbd0;
L_00000244c138fbd0 .concat [ 10 2 0 0], L_00000244c12253b0, L_00000244c13934c0;
L_00000244c138e870 .part L_00000244c138f6d0, 1, 1;
L_00000244c138dd30 .part o00000244c130e728, 2, 12;
L_00000244c138f8b0 .part v00000244c12cd850_0, 0, 10;
L_00000244c138fa90 .concat [ 2 10 0 0], L_00000244c1393508, L_00000244c138f8b0;
L_00000244c138fb30 .array/port v00000244c12cd3f0, L_00000244c138fc70;
L_00000244c138fc70 .concat [ 12 2 0 0], L_00000244c1224cb0, L_00000244c1393550;
L_00000244c138e7d0 .part L_00000244c138fb30, 1, 1;
L_00000244c138fd10 .part o00000244c130e728, 2, 12;
L_00000244c138fdb0 .array/port v00000244c12cce50, L_00000244c138fe50;
L_00000244c138fe50 .concat [ 12 2 0 0], L_00000244c138fd10, L_00000244c1393598;
L_00000244c138ff90 .part L_00000244c1224d20, 1, 1;
L_00000244c138d8d0 .functor MUXZ 1, L_00000244c138e7d0, L_00000244c138e870, L_00000244c1224e00, C4<>;
L_00000244c138da10 .concat [ 4 28 0 0], v00000244c12e7e90_0, L_00000244c1393628;
L_00000244c138ddd0 .cmp/gt 32, L_00000244c138da10, L_00000244c1393670;
L_00000244c138dab0 .array/port v00000244c12e7350, L_00000244c138dbf0;
L_00000244c138db50 .concat [ 4 29 0 0], v00000244c12e7e90_0, L_00000244c13936b8;
L_00000244c138dbf0 .arith/sub 33, L_00000244c138db50, L_00000244c1393700;
L_00000244c138dc90 .functor MUXZ 32, o00000244c130e758, L_00000244c138dab0, L_00000244c138ddd0, C4<>;
L_00000244c138de70 .concat [ 4 28 0 0], v00000244c12e7e90_0, L_00000244c1393748;
L_00000244c1391f70 .cmp/gt 32, L_00000244c138de70, L_00000244c1393790;
L_00000244c13926f0 .part o00000244c130e0c8, 2, 8;
L_00000244c1392330 .part o00000244c130e0c8, 2, 12;
L_00000244c1390170 .part o00000244c130e0c8, 2, 12;
L_00000244c1391d90 .part o00000244c130e0c8, 2, 5;
L_00000244c1392790 .part o00000244c130e0c8, 7, 25;
L_00000244c1390df0 .concat [ 25 7 0 0], L_00000244c1392790, L_00000244c13937d8;
L_00000244c13917f0 .array/port v00000244c1292230, L_00000244c13923d0;
L_00000244c13923d0 .concat [ 8 2 0 0], L_00000244c13926f0, L_00000244c1393820;
L_00000244c1391570 .part v00000244c12cd850_0, 0, 9;
L_00000244c1390210 .concat [ 1 9 0 0], L_00000244c1393868, L_00000244c1391570;
L_00000244c1390850 .part L_00000244c1390210, 0, 10;
L_00000244c1391390 .concat [ 2 10 0 0], L_00000244c13938b0, L_00000244c1390850;
S_00000244c1301040 .scope module, "data_bram" "data_bram" 4 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_00000244c12b9f10 .param/l "ADDR_WIDTH" 0 4 16, +C4<00000000000000000000000000001110>;
P_00000244c12b9f48 .param/l "AW" 1 4 37, +C4<000000000000000000000000000001100>;
P_00000244c12b9f80 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000100000>;
P_00000244c12b9fb8 .param/str "INIT_FILE" 0 4 18, "\000";
P_00000244c12b9ff0 .param/l "MEM_DEPTH" 1 4 36, +C4<00000000000000000000000000000001000000000000>;
o00000244c130eea8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v00000244c12e84d0_0 .net "addr", 13 0, o00000244c130eea8;  0 drivers
v00000244c12e8250_0 .var "byte0", 7 0;
v00000244c12e7fd0_0 .var "byte1", 7 0;
v00000244c12e7170_0 .var "byte2", 7 0;
v00000244c12e7490_0 .var "byte3", 7 0;
v00000244c12e75d0_0 .net "byte_addr", 1 0, L_00000244c1391890;  1 drivers
v00000244c12e78f0_0 .var "byte_en", 3 0;
o00000244c130eff8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e7210_0 .net "clk", 0 0, o00000244c130eff8;  0 drivers
o00000244c130f028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c12e7c10_0 .net "din", 31 0, o00000244c130f028;  0 drivers
v00000244c12e7a30_0 .var "dout", 31 0;
v00000244c12e70d0_0 .var/i "i", 31 0;
v00000244c12e7ad0 .array "mem", 4095 0, 31 0;
v00000244c12e7b70_0 .var "raw_data", 31 0;
o00000244c130f0e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e7cb0_0 .net "re", 0 0, o00000244c130f0e8;  0 drivers
o00000244c130f118 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e8070_0 .net "rst_n", 0 0, o00000244c130f118;  0 drivers
o00000244c130f148 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000244c12e7d50_0 .net "size", 2 0, o00000244c130f148;  0 drivers
o00000244c130f178 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e8610_0 .net "unsigned_flag", 0 0, o00000244c130f178;  0 drivers
o00000244c130f1a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e81b0_0 .net "we", 0 0, o00000244c130f1a8;  0 drivers
v00000244c12e8570_0 .net "word_addr", 11 0, L_00000244c1392830;  1 drivers
v00000244c12e6f90_0 .var "write_data", 31 0;
E_00000244c1273090/0 .event anyedge, v00000244c12e7b70_0, v00000244c12e7d50_0, v00000244c12e75d0_0, v00000244c12e8610_0;
E_00000244c1273090/1 .event anyedge, v00000244c12e8250_0, v00000244c12e7fd0_0, v00000244c12e7170_0, v00000244c12e7490_0;
E_00000244c1273090 .event/or E_00000244c1273090/0, E_00000244c1273090/1;
E_00000244c12730d0/0 .event negedge, v00000244c12e8070_0;
E_00000244c12730d0/1 .event posedge, v00000244c12e7210_0;
E_00000244c12730d0 .event/or E_00000244c12730d0/0, E_00000244c12730d0/1;
E_00000244c1273590 .event anyedge, v00000244c12e7d50_0, v00000244c12e75d0_0, v00000244c12e7c10_0;
E_00000244c12734d0 .event anyedge, v00000244c12e7d50_0, v00000244c12e75d0_0;
L_00000244c1392830 .part o00000244c130eea8, 2, 12;
L_00000244c1391890 .part o00000244c130eea8, 0, 2;
S_00000244c12dbd20 .scope module, "data_bram_sync_read" "data_bram_sync_read" 4 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_00000244c12bb350 .param/l "ADDR_WIDTH" 0 4 188, +C4<00000000000000000000000000001110>;
P_00000244c12bb388 .param/l "AW" 1 4 205, +C4<000000000000000000000000000001100>;
P_00000244c12bb3c0 .param/l "DATA_WIDTH" 0 4 189, +C4<00000000000000000000000000100000>;
P_00000244c12bb3f8 .param/str "INIT_FILE" 0 4 190, "\000";
P_00000244c12bb430 .param/l "MEM_DEPTH" 1 4 204, +C4<00000000000000000000000000000001000000000000>;
o00000244c130f3e8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v00000244c12e7df0_0 .net "addr", 13 0, o00000244c130f3e8;  0 drivers
v00000244c12e7f30_0 .net "byte_addr", 1 0, L_00000244c1390670;  1 drivers
v00000244c12e5d70_0 .var "byte_addr_reg", 1 0;
v00000244c12e64f0_0 .var "byte_en", 3 0;
o00000244c130f4a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e50f0_0 .net "clk", 0 0, o00000244c130f4a8;  0 drivers
o00000244c130f4d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c12e4bf0_0 .net "din", 31 0, o00000244c130f4d8;  0 drivers
v00000244c12e5230_0 .var "dout", 31 0;
v00000244c12e5cd0_0 .var/i "i", 31 0;
v00000244c12e6590 .array "mem", 4095 0, 31 0;
o00000244c130f568 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e4a10_0 .net "re", 0 0, o00000244c130f568;  0 drivers
v00000244c12e55f0_0 .var "read_data_reg", 31 0;
v00000244c12e68b0_0 .var "read_valid", 0 0;
o00000244c130f5f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e5870_0 .net "rst_n", 0 0, o00000244c130f5f8;  0 drivers
o00000244c130f628 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000244c12e52d0_0 .net "size", 2 0, o00000244c130f628;  0 drivers
v00000244c12e5af0_0 .var "size_reg", 2 0;
o00000244c130f688 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e48d0_0 .net "unsigned_flag", 0 0, o00000244c130f688;  0 drivers
v00000244c12e63b0_0 .var "unsigned_reg", 0 0;
o00000244c130f6e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c12e59b0_0 .net "we", 0 0, o00000244c130f6e8;  0 drivers
v00000244c12e5370_0 .net "word_addr", 11 0, L_00000244c13905d0;  1 drivers
v00000244c12e5e10_0 .var "write_data", 31 0;
E_00000244c1273310/0 .event anyedge, v00000244c12e68b0_0, v00000244c12e5af0_0, v00000244c12e5d70_0, v00000244c12e63b0_0;
E_00000244c1273310/1 .event anyedge, v00000244c12e55f0_0;
E_00000244c1273310 .event/or E_00000244c1273310/0, E_00000244c1273310/1;
E_00000244c1272f10/0 .event negedge, v00000244c12e5870_0;
E_00000244c1272f10/1 .event posedge, v00000244c12e50f0_0;
E_00000244c1272f10 .event/or E_00000244c1272f10/0, E_00000244c1272f10/1;
E_00000244c1273490 .event posedge, v00000244c12e50f0_0;
E_00000244c12736d0 .event anyedge, v00000244c12e52d0_0, v00000244c12e7f30_0, v00000244c12e4bf0_0;
E_00000244c12732d0 .event anyedge, v00000244c12e52d0_0, v00000244c12e7f30_0;
L_00000244c13905d0 .part o00000244c130f3e8, 2, 12;
L_00000244c1390670 .part o00000244c130f3e8, 0, 2;
S_00000244c0d7ac20 .scope module, "ex_stage" "ex_stage" 5 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
o00000244c1310348 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c1225110 .functor AND 1, o00000244c1310348, v00000244c11602a0_0, C4<1>, C4<1>;
o00000244c1310528 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c1225730 .functor OR 1, L_00000244c1225110, o00000244c1310528, C4<0>, C4<0>;
L_00000244c13938f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244c12e5690_0 .net/2u *"_ivl_0", 1 0, L_00000244c13938f8;  1 drivers
L_00000244c1393988 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244c12e6770_0 .net/2u *"_ivl_12", 1 0, L_00000244c1393988;  1 drivers
v00000244c12e6810_0 .net *"_ivl_14", 0 0, L_00000244c1391610;  1 drivers
L_00000244c13939d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244c12e6950_0 .net/2u *"_ivl_16", 1 0, L_00000244c13939d0;  1 drivers
v00000244c12e5550_0 .net *"_ivl_18", 0 0, L_00000244c1390490;  1 drivers
v00000244c12e69f0_0 .net *"_ivl_2", 0 0, L_00000244c13920b0;  1 drivers
v00000244c12e6a90_0 .net *"_ivl_20", 31 0, L_00000244c1392510;  1 drivers
v00000244c12e4e70_0 .net *"_ivl_34", 0 0, L_00000244c1225110;  1 drivers
L_00000244c1393940 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244c12e6bd0_0 .net/2u *"_ivl_4", 1 0, L_00000244c1393940;  1 drivers
v00000244c12e6c70_0 .net *"_ivl_6", 0 0, L_00000244c1392150;  1 drivers
v00000244c12e5050_0 .net *"_ivl_8", 31 0, L_00000244c1390c10;  1 drivers
v00000244c115f9e0_0 .net "alu_a_final", 31 0, L_00000244c13925b0;  1 drivers
v00000244c1160980_0 .net "alu_a_src", 31 0, L_00000244c13908f0;  1 drivers
v00000244c1161380_0 .net "alu_b_final", 31 0, L_00000244c1391c50;  1 drivers
o00000244c130fdd8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000244c11600c0_0 .net "alu_op", 5 0, o00000244c130fdd8;  0 drivers
v00000244c115f760_0 .net "alu_result", 31 0, v00000244c12e6b30_0;  1 drivers
v00000244c1160a20_0 .var "alu_result_out", 31 0;
o00000244c13102e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1160ac0_0 .net "alu_src_a", 0 0, o00000244c13102e8;  0 drivers
o00000244c1310318 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1160ca0_0 .net "alu_src_b", 0 0, o00000244c1310318;  0 drivers
v00000244c1161060_0 .net "branch", 0 0, o00000244c1310348;  0 drivers
v00000244c11602a0_0 .var "branch_cond", 0 0;
v00000244c115f800_0 .net "branch_taken_out", 0 0, L_00000244c1225730;  1 drivers
v00000244c115fa80_0 .var "branch_target_out", 31 0;
o00000244c1310408 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c115f580_0 .net "clk", 0 0, o00000244c1310408;  0 drivers
o00000244c1310438 .functor BUFZ 2, C4<zz>; HiZ drive
v00000244c11603e0_0 .net "forward_a_sel", 1 0, o00000244c1310438;  0 drivers
o00000244c1310468 .functor BUFZ 2, C4<zz>; HiZ drive
v00000244c1160480_0 .net "forward_b_sel", 1 0, o00000244c1310468;  0 drivers
o00000244c1310498 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1160b60_0 .net "forward_mem_data", 31 0, o00000244c1310498;  0 drivers
o00000244c13104c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c115f8a0_0 .net "forward_wb_data", 31 0, o00000244c13104c8;  0 drivers
o00000244c13104f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c115fb20_0 .net "imm", 31 0, o00000244c13104f8;  0 drivers
v00000244c1160de0_0 .net "jump", 0 0, o00000244c1310528;  0 drivers
o00000244c1310558 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c115f620_0 .net "mem_read", 0 0, o00000244c1310558;  0 drivers
v00000244c115fda0_0 .var "mem_read_out", 0 0;
o00000244c13105b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c115f940_0 .net "mem_to_reg", 0 0, o00000244c13105b8;  0 drivers
v00000244c115fd00_0 .var "mem_to_reg_out", 0 0;
o00000244c1310618 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c11611a0_0 .net "mem_write", 0 0, o00000244c1310618;  0 drivers
v00000244c115f4e0_0 .var "mem_write_out", 0 0;
o00000244c1310678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c115fbc0_0 .net "pc", 31 0, o00000244c1310678;  0 drivers
o00000244c13106a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1160160_0 .net "pc_plus4", 31 0, o00000244c13106a8;  0 drivers
v00000244c1160200_0 .var "pc_plus4_out", 31 0;
o00000244c1310708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c1160c00_0 .net "rd_addr", 4 0, o00000244c1310708;  0 drivers
v00000244c1160e80_0 .var "rd_addr_out", 4 0;
o00000244c1310768 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1160fc0_0 .net "reg_write", 0 0, o00000244c1310768;  0 drivers
v00000244c1160f20_0 .var "reg_write_out", 0 0;
o00000244c13107c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c1161240_0 .net "rs1_addr", 4 0, o00000244c13107c8;  0 drivers
o00000244c13107f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c115f6c0_0 .net "rs1_data", 31 0, o00000244c13107f8;  0 drivers
v00000244c115fe40_0 .net "rs1_eq_rs2", 0 0, L_00000244c1390530;  1 drivers
v00000244c115fc60_0 .net "rs1_lt_rs2_signed", 0 0, L_00000244c1392290;  1 drivers
v00000244c11608e0_0 .net "rs1_lt_rs2_unsigned", 0 0, L_00000244c1390a30;  1 drivers
o00000244c13108b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c11612e0_0 .net "rs2_addr", 4 0, o00000244c13108b8;  0 drivers
o00000244c13108e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1161100_0 .net "rs2_data", 31 0, o00000244c13108e8;  0 drivers
v00000244c1160520_0 .var "rs2_data_out", 31 0;
v00000244c115fee0_0 .net "rs2_fwd", 31 0, L_00000244c1392650;  1 drivers
o00000244c1310978 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c115ff80_0 .net "rst_n", 0 0, o00000244c1310978;  0 drivers
E_00000244c1273550/0 .event negedge, v00000244c115ff80_0;
E_00000244c1273550/1 .event posedge, v00000244c115f580_0;
E_00000244c1273550 .event/or E_00000244c1273550/0, E_00000244c1273550/1;
E_00000244c1272d50 .event anyedge, v00000244c1160de0_0, v00000244c12e4d30_0, v00000244c12e6b30_0;
E_00000244c1273710 .event anyedge, v00000244c12e4d30_0, v00000244c115fe40_0, v00000244c115fc60_0, v00000244c11608e0_0;
L_00000244c13920b0 .cmp/eq 2, o00000244c1310438, L_00000244c13938f8;
L_00000244c1392150 .cmp/eq 2, o00000244c1310438, L_00000244c1393940;
L_00000244c1390c10 .functor MUXZ 32, o00000244c13107f8, o00000244c13104c8, L_00000244c1392150, C4<>;
L_00000244c13908f0 .functor MUXZ 32, L_00000244c1390c10, o00000244c1310498, L_00000244c13920b0, C4<>;
L_00000244c1391610 .cmp/eq 2, o00000244c1310468, L_00000244c1393988;
L_00000244c1390490 .cmp/eq 2, o00000244c1310468, L_00000244c13939d0;
L_00000244c1392510 .functor MUXZ 32, o00000244c13108e8, o00000244c13104c8, L_00000244c1390490, C4<>;
L_00000244c1392650 .functor MUXZ 32, L_00000244c1392510, o00000244c1310498, L_00000244c1391610, C4<>;
L_00000244c13925b0 .functor MUXZ 32, L_00000244c13908f0, o00000244c1310678, o00000244c13102e8, C4<>;
L_00000244c1391c50 .functor MUXZ 32, L_00000244c1392650, o00000244c13104f8, o00000244c1310318, C4<>;
L_00000244c1390530 .cmp/eq 32, L_00000244c13908f0, L_00000244c1392650;
L_00000244c1392290 .cmp/gt.s 32, L_00000244c1392650, L_00000244c13908f0;
L_00000244c1390a30 .cmp/gt 32, L_00000244c1392650, L_00000244c13908f0;
S_00000244c115db10 .scope module, "alu" "ALU" 5 70, 6 7 0, S_00000244c0d7ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_00000244c115ee30 .param/l "ALU_ADD" 1 6 15, C4<000000>;
P_00000244c115ee68 .param/l "ALU_AND" 1 6 17, C4<000010>;
P_00000244c115eea0 .param/l "ALU_AUIPC" 1 6 26, C4<010001>;
P_00000244c115eed8 .param/l "ALU_BEQ" 1 6 29, C4<001010>;
P_00000244c115ef10 .param/l "ALU_BGE" 1 6 32, C4<001101>;
P_00000244c115ef48 .param/l "ALU_BGEU" 1 6 34, C4<001111>;
P_00000244c115ef80 .param/l "ALU_BLT" 1 6 31, C4<001100>;
P_00000244c115efb8 .param/l "ALU_BLTU" 1 6 33, C4<001110>;
P_00000244c115eff0 .param/l "ALU_BNE" 1 6 30, C4<001011>;
P_00000244c115f028 .param/l "ALU_DIV" 1 6 42, C4<100100>;
P_00000244c115f060 .param/l "ALU_DIVU" 1 6 43, C4<100101>;
P_00000244c115f098 .param/l "ALU_JAL" 1 6 27, C4<010010>;
P_00000244c115f0d0 .param/l "ALU_JALR" 1 6 28, C4<010011>;
P_00000244c115f108 .param/l "ALU_LUI" 1 6 25, C4<010000>;
P_00000244c115f140 .param/l "ALU_MUL" 1 6 38, C4<100000>;
P_00000244c115f178 .param/l "ALU_MULH" 1 6 39, C4<100001>;
P_00000244c115f1b0 .param/l "ALU_MULHSU" 1 6 40, C4<100010>;
P_00000244c115f1e8 .param/l "ALU_MULHU" 1 6 41, C4<100011>;
P_00000244c115f220 .param/l "ALU_OR" 1 6 18, C4<000011>;
P_00000244c115f258 .param/l "ALU_PASS_B" 1 6 35, C4<011000>;
P_00000244c115f290 .param/l "ALU_REM" 1 6 44, C4<100110>;
P_00000244c115f2c8 .param/l "ALU_REMU" 1 6 45, C4<100111>;
P_00000244c115f300 .param/l "ALU_SLL" 1 6 20, C4<000101>;
P_00000244c115f338 .param/l "ALU_SLT" 1 6 23, C4<001000>;
P_00000244c115f370 .param/l "ALU_SLTU" 1 6 24, C4<001001>;
P_00000244c115f3a8 .param/l "ALU_SRA" 1 6 22, C4<000111>;
P_00000244c115f3e0 .param/l "ALU_SRL" 1 6 21, C4<000110>;
P_00000244c115f418 .param/l "ALU_SUB" 1 6 16, C4<000001>;
P_00000244c115f450 .param/l "ALU_XOR" 1 6 19, C4<000100>;
v00000244c12e5910_0 .net/s *"_ivl_0", 63 0, L_00000244c1390350;  1 drivers
v00000244c12e4b50_0 .net *"_ivl_10", 32 0, L_00000244c1391bb0;  1 drivers
v00000244c12e5190_0 .net/s *"_ivl_12", 63 0, L_00000244c13907b0;  1 drivers
v00000244c12e61d0_0 .net *"_ivl_16", 63 0, L_00000244c13902b0;  1 drivers
L_00000244c1393a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e4f10_0 .net *"_ivl_19", 31 0, L_00000244c1393a60;  1 drivers
v00000244c12e5eb0_0 .net/s *"_ivl_2", 63 0, L_00000244c1390b70;  1 drivers
v00000244c12e5ff0_0 .net *"_ivl_20", 63 0, L_00000244c13916b0;  1 drivers
L_00000244c1393aa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e57d0_0 .net *"_ivl_23", 31 0, L_00000244c1393aa8;  1 drivers
L_00000244c1393af0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e4970_0 .net/2u *"_ivl_26", 31 0, L_00000244c1393af0;  1 drivers
v00000244c12e4790_0 .net *"_ivl_28", 0 0, L_00000244c1390e90;  1 drivers
L_00000244c1393b38 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v00000244c12e6130_0 .net/2u *"_ivl_30", 31 0, L_00000244c1393b38;  1 drivers
v00000244c12e4c90_0 .net *"_ivl_32", 31 0, L_00000244c1390cb0;  1 drivers
L_00000244c1393b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e54b0_0 .net/2u *"_ivl_36", 31 0, L_00000244c1393b80;  1 drivers
v00000244c12e6ef0_0 .net *"_ivl_38", 0 0, L_00000244c13912f0;  1 drivers
L_00000244c1393bc8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v00000244c12e6db0_0 .net/2u *"_ivl_40", 31 0, L_00000244c1393bc8;  1 drivers
v00000244c12e6630_0 .net *"_ivl_42", 31 0, L_00000244c1390710;  1 drivers
L_00000244c1393c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e4830_0 .net/2u *"_ivl_46", 31 0, L_00000244c1393c10;  1 drivers
v00000244c12e5b90_0 .net *"_ivl_48", 0 0, L_00000244c1390990;  1 drivers
v00000244c12e5a50_0 .net *"_ivl_50", 31 0, L_00000244c1391e30;  1 drivers
L_00000244c1393c58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c12e5730_0 .net/2u *"_ivl_54", 31 0, L_00000244c1393c58;  1 drivers
v00000244c12e5f50_0 .net *"_ivl_56", 0 0, L_00000244c1391930;  1 drivers
v00000244c12e4ab0_0 .net *"_ivl_58", 31 0, L_00000244c1391cf0;  1 drivers
v00000244c12e5410_0 .net/s *"_ivl_6", 63 0, L_00000244c13900d0;  1 drivers
L_00000244c1393a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244c12e5c30_0 .net/2u *"_ivl_8", 0 0, L_00000244c1393a18;  1 drivers
v00000244c12e6090_0 .net "a", 31 0, L_00000244c13925b0;  alias, 1 drivers
v00000244c12e4d30_0 .net "alu_op", 5 0, o00000244c130fdd8;  alias, 0 drivers
v00000244c12e6270_0 .net "b", 31 0, L_00000244c1391c50;  alias, 1 drivers
v00000244c12e6310_0 .net/s "div_signed", 31 0, L_00000244c1391430;  1 drivers
v00000244c12e6450_0 .net "div_unsigned", 31 0, L_00000244c1391750;  1 drivers
v00000244c12e6d10_0 .net/s "mul_mixed", 63 0, L_00000244c1391ed0;  1 drivers
v00000244c12e6e50_0 .net/s "mul_signed", 63 0, L_00000244c13921f0;  1 drivers
v00000244c12e4dd0_0 .net "mul_unsigned", 63 0, L_00000244c13903f0;  1 drivers
v00000244c12e4fb0_0 .net/s "rem_signed", 31 0, L_00000244c1391070;  1 drivers
v00000244c12e66d0_0 .net "rem_unsigned", 31 0, L_00000244c1392470;  1 drivers
v00000244c12e6b30_0 .var "result", 31 0;
E_00000244c1273350/0 .event anyedge, v00000244c12e4d30_0, v00000244c12e6090_0, v00000244c12e6270_0, v00000244c12e6e50_0;
E_00000244c1273350/1 .event anyedge, v00000244c12e6d10_0, v00000244c12e4dd0_0, v00000244c12e6310_0, v00000244c12e6450_0;
E_00000244c1273350/2 .event anyedge, v00000244c12e4fb0_0, v00000244c12e66d0_0;
E_00000244c1273350 .event/or E_00000244c1273350/0, E_00000244c1273350/1, E_00000244c1273350/2;
L_00000244c1390350 .extend/s 64, L_00000244c13925b0;
L_00000244c1390b70 .extend/s 64, L_00000244c1391c50;
L_00000244c13921f0 .arith/mult 64, L_00000244c1390350, L_00000244c1390b70;
L_00000244c13900d0 .extend/s 64, L_00000244c13925b0;
L_00000244c1391bb0 .concat [ 32 1 0 0], L_00000244c1391c50, L_00000244c1393a18;
L_00000244c13907b0 .extend/s 64, L_00000244c1391bb0;
L_00000244c1391ed0 .arith/mult 64, L_00000244c13900d0, L_00000244c13907b0;
L_00000244c13902b0 .concat [ 32 32 0 0], L_00000244c13925b0, L_00000244c1393a60;
L_00000244c13916b0 .concat [ 32 32 0 0], L_00000244c1391c50, L_00000244c1393aa8;
L_00000244c13903f0 .arith/mult 64, L_00000244c13902b0, L_00000244c13916b0;
L_00000244c1390e90 .cmp/eq 32, L_00000244c1391c50, L_00000244c1393af0;
L_00000244c1390cb0 .arith/div 32, L_00000244c13925b0, L_00000244c1391c50;
L_00000244c1391430 .functor MUXZ 32, L_00000244c1390cb0, L_00000244c1393b38, L_00000244c1390e90, C4<>;
L_00000244c13912f0 .cmp/eq 32, L_00000244c1391c50, L_00000244c1393b80;
L_00000244c1390710 .arith/div 32, L_00000244c13925b0, L_00000244c1391c50;
L_00000244c1391750 .functor MUXZ 32, L_00000244c1390710, L_00000244c1393bc8, L_00000244c13912f0, C4<>;
L_00000244c1390990 .cmp/eq 32, L_00000244c1391c50, L_00000244c1393c10;
L_00000244c1391e30 .arith/mod 32, L_00000244c13925b0, L_00000244c1391c50;
L_00000244c1391070 .functor MUXZ 32, L_00000244c1391e30, L_00000244c13925b0, L_00000244c1390990, C4<>;
L_00000244c1391930 .cmp/eq 32, L_00000244c1391c50, L_00000244c1393c58;
L_00000244c1391cf0 .arith/mod 32, L_00000244c13925b0, L_00000244c1391c50;
L_00000244c1392470 .functor MUXZ 32, L_00000244c1391cf0, L_00000244c13925b0, L_00000244c1391930, C4<>;
S_00000244c0d27ec0 .scope module, "hazard_unit" "hazard_unit" 7 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a_id";
    .port_info 14 /OUTPUT 2 "forward_b_id";
    .port_info 15 /OUTPUT 2 "forward_a_ex";
    .port_info 16 /OUTPUT 2 "forward_b_ex";
    .port_info 17 /OUTPUT 1 "pc_stall";
    .port_info 18 /OUTPUT 1 "if_id_stall";
    .port_info 19 /OUTPUT 1 "id_ex_stall";
    .port_info 20 /OUTPUT 1 "id_ex_flush";
o00000244c1310fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1160d40_0 .net "clk", 0 0, o00000244c1310fd8;  0 drivers
o00000244c1311008 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c1160020_0 .net "ex_mem_rd", 4 0, o00000244c1311008;  0 drivers
o00000244c1311038 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1160340_0 .net "ex_mem_reg_write", 0 0, o00000244c1311038;  0 drivers
v00000244c11605c0_0 .var "forward_a_ex", 1 0;
v00000244c1160660_0 .var "forward_a_id", 1 0;
v00000244c1160700_0 .var "forward_b_ex", 1 0;
v00000244c11607a0_0 .var "forward_b_id", 1 0;
v00000244c1160840_0 .var "id_ex_flush", 0 0;
o00000244c1311158 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137ca10_0 .net "id_ex_mem_read", 0 0, o00000244c1311158;  0 drivers
o00000244c1311188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137c5b0_0 .net "id_ex_rd", 4 0, o00000244c1311188;  0 drivers
o00000244c13111b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137cbf0_0 .net "id_ex_reg_write", 0 0, o00000244c13111b8;  0 drivers
o00000244c13111e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137cab0_0 .net "id_ex_rs1", 4 0, o00000244c13111e8;  0 drivers
o00000244c1311218 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137c510_0 .net "id_ex_rs2", 4 0, o00000244c1311218;  0 drivers
v00000244c137cb50_0 .var "id_ex_stall", 0 0;
o00000244c1311278 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137ba70_0 .net "if_id_rs1", 4 0, o00000244c1311278;  0 drivers
o00000244c13112a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137bd90_0 .net "if_id_rs2", 4 0, o00000244c13112a8;  0 drivers
v00000244c137c470_0 .var "if_id_stall", 0 0;
o00000244c1311308 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137cf10_0 .net "mem_wb_rd", 4 0, o00000244c1311308;  0 drivers
o00000244c1311338 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137c650_0 .net "mem_wb_reg_write", 0 0, o00000244c1311338;  0 drivers
v00000244c137c330_0 .var "pc_stall", 0 0;
o00000244c1311398 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137bc50_0 .net "rst_n", 0 0, o00000244c1311398;  0 drivers
E_00000244c1272d90 .event anyedge, v00000244c137ca10_0, v00000244c137c5b0_0, v00000244c137ba70_0, v00000244c137bd90_0;
E_00000244c1272dd0/0 .event anyedge, v00000244c1160340_0, v00000244c1160020_0, v00000244c137c510_0, v00000244c137c650_0;
E_00000244c1272dd0/1 .event anyedge, v00000244c137cf10_0;
E_00000244c1272dd0 .event/or E_00000244c1272dd0/0, E_00000244c1272dd0/1;
E_00000244c1273150/0 .event anyedge, v00000244c1160340_0, v00000244c1160020_0, v00000244c137cab0_0, v00000244c137c650_0;
E_00000244c1273150/1 .event anyedge, v00000244c137cf10_0;
E_00000244c1273150 .event/or E_00000244c1273150/0, E_00000244c1273150/1;
E_00000244c1272e50/0 .event anyedge, v00000244c1160340_0, v00000244c1160020_0, v00000244c137bd90_0, v00000244c137c650_0;
E_00000244c1272e50/1 .event anyedge, v00000244c137cf10_0;
E_00000244c1272e50 .event/or E_00000244c1272e50/0, E_00000244c1272e50/1;
E_00000244c1272ed0/0 .event anyedge, v00000244c1160340_0, v00000244c1160020_0, v00000244c137ba70_0, v00000244c137c650_0;
E_00000244c1272ed0/1 .event anyedge, v00000244c137cf10_0;
E_00000244c1272ed0 .event/or E_00000244c1272ed0/0, E_00000244c1272ed0/1;
S_00000244c0d28050 .scope module, "id_stage" "id_stage" 8 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
    .port_info 15 /OUTPUT 32 "pc_out";
    .port_info 16 /OUTPUT 32 "pc_plus4_out";
    .port_info 17 /OUTPUT 32 "rs1_data_out";
    .port_info 18 /OUTPUT 32 "rs2_data_out";
    .port_info 19 /OUTPUT 32 "imm_out";
    .port_info 20 /OUTPUT 5 "rs1_addr_out";
    .port_info 21 /OUTPUT 5 "rs2_addr_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 6 "alu_op_out";
    .port_info 24 /OUTPUT 1 "alu_src_a_out";
    .port_info 25 /OUTPUT 1 "alu_src_b_out";
    .port_info 26 /OUTPUT 1 "mem_read_out";
    .port_info 27 /OUTPUT 1 "mem_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 1 "reg_write_out";
    .port_info 30 /OUTPUT 1 "branch_out";
    .port_info 31 /OUTPUT 1 "jump_out";
    .port_info 32 /OUTPUT 1 "is_ecall";
    .port_info 33 /OUTPUT 1 "is_ebreak";
L_00000244c1393ce8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244c137bb10_0 .net/2u *"_ivl_10", 1 0, L_00000244c1393ce8;  1 drivers
v00000244c137c1f0_0 .net *"_ivl_12", 0 0, L_00000244c1392010;  1 drivers
v00000244c137c8d0_0 .net *"_ivl_14", 31 0, L_00000244c1390fd0;  1 drivers
L_00000244c1393d30 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244c137cdd0_0 .net/2u *"_ivl_18", 1 0, L_00000244c1393d30;  1 drivers
v00000244c137c290_0 .net *"_ivl_20", 0 0, L_00000244c1391250;  1 drivers
L_00000244c1393d78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244c137ce70_0 .net/2u *"_ivl_22", 1 0, L_00000244c1393d78;  1 drivers
v00000244c137b930_0 .net *"_ivl_24", 0 0, L_00000244c13919d0;  1 drivers
v00000244c137b9d0_0 .net *"_ivl_26", 31 0, L_00000244c13914d0;  1 drivers
L_00000244c1393ca0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244c13796d0_0 .net/2u *"_ivl_6", 1 0, L_00000244c1393ca0;  1 drivers
v00000244c1379d10_0 .net *"_ivl_8", 0 0, L_00000244c13911b0;  1 drivers
v00000244c1379db0_0 .net "alu_op_ctrl", 5 0, v00000244c137c6f0_0;  1 drivers
v00000244c137b1b0_0 .var "alu_op_out", 5 0;
v00000244c1379130_0 .net "alu_src_a_ctrl", 0 0, v00000244c137c790_0;  1 drivers
v00000244c13799f0_0 .var "alu_src_a_out", 0 0;
v00000244c137a5d0_0 .net "alu_src_b_ctrl", 0 0, v00000244c137bbb0_0;  1 drivers
v00000244c137b4d0_0 .var "alu_src_b_out", 0 0;
v00000244c1379bd0_0 .net "branch_ctrl", 0 0, v00000244c137c0b0_0;  1 drivers
v00000244c1379770_0 .var "branch_out", 0 0;
o00000244c1311fc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137b610_0 .net "clk", 0 0, o00000244c1311fc8;  0 drivers
o00000244c1311ff8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1379810_0 .net "flush", 0 0, o00000244c1311ff8;  0 drivers
o00000244c1312028 .functor BUFZ 2, C4<zz>; HiZ drive
v00000244c1379a90_0 .net "forward_a_sel", 1 0, o00000244c1312028;  0 drivers
o00000244c1312058 .functor BUFZ 2, C4<zz>; HiZ drive
v00000244c13794f0_0 .net "forward_b_sel", 1 0, o00000244c1312058;  0 drivers
o00000244c1312088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1379b30_0 .net "forward_mem_data", 31 0, o00000244c1312088;  0 drivers
o00000244c13120b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137a670_0 .net "forward_wb_data", 31 0, o00000244c13120b8;  0 drivers
v00000244c137ae90_0 .var "imm", 31 0;
v00000244c1379310_0 .var "imm_out", 31 0;
v00000244c1379c70_0 .net "imm_sel", 2 0, v00000244c137b890_0;  1 drivers
o00000244c1311908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1379e50_0 .net "instr", 31 0, o00000244c1311908;  0 drivers
v00000244c137a170_0 .net "is_ebreak", 0 0, v00000244c137cc90_0;  1 drivers
v00000244c1379ef0_0 .net "is_ecall", 0 0, v00000244c137c3d0_0;  1 drivers
v00000244c137b750_0 .net "jump_ctrl", 0 0, v00000244c137bed0_0;  1 drivers
v00000244c137b070_0 .var "jump_out", 0 0;
v00000244c13791d0_0 .net "mem_read_ctrl", 0 0, v00000244c137bcf0_0;  1 drivers
v00000244c137acb0_0 .var "mem_read_out", 0 0;
v00000244c137a0d0_0 .net "mem_to_reg_ctrl", 0 0, v00000244c137be30_0;  1 drivers
v00000244c137aa30_0 .var "mem_to_reg_out", 0 0;
v00000244c1379f90_0 .net "mem_write_ctrl", 0 0, v00000244c137cd30_0;  1 drivers
v00000244c137a710_0 .var "mem_write_out", 0 0;
o00000244c1312208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137aad0_0 .net "pc", 31 0, o00000244c1312208;  0 drivers
v00000244c137a030_0 .var "pc_out", 31 0;
o00000244c1312268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137a210_0 .net "pc_plus4", 31 0, o00000244c1312268;  0 drivers
v00000244c137b570_0 .var "pc_plus4_out", 31 0;
v00000244c137b110_0 .net "rd_addr", 4 0, L_00000244c1390d50;  1 drivers
v00000244c137a2b0_0 .var "rd_addr_out", 4 0;
v00000244c1379590_0 .net "reg_write_ctrl", 0 0, v00000244c137c150_0;  1 drivers
v00000244c1379630_0 .var "reg_write_out", 0 0;
v00000244c13793b0_0 .net "rs1_addr", 4 0, L_00000244c1390f30;  1 drivers
v00000244c137a530_0 .var "rs1_addr_out", 4 0;
o00000244c13123b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137a350_0 .net "rs1_data", 31 0, o00000244c13123b8;  0 drivers
v00000244c13798b0_0 .net "rs1_data_fwd", 31 0, L_00000244c1391110;  1 drivers
v00000244c137b390_0 .var "rs1_data_out", 31 0;
v00000244c137a3f0_0 .net "rs2_addr", 4 0, L_00000244c1390ad0;  1 drivers
v00000244c1379950_0 .var "rs2_addr_out", 4 0;
o00000244c13124a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1379270_0 .net "rs2_data", 31 0, o00000244c13124a8;  0 drivers
v00000244c137b250_0 .net "rs2_data_fwd", 31 0, L_00000244c1391a70;  1 drivers
v00000244c137a490_0 .var "rs2_data_out", 31 0;
o00000244c1312538 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137a7b0_0 .net "rst_n", 0 0, o00000244c1312538;  0 drivers
o00000244c1312568 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137a850_0 .net "stall", 0 0, o00000244c1312568;  0 drivers
E_00000244c1273750/0 .event negedge, v00000244c137a7b0_0;
E_00000244c1273750/1 .event posedge, v00000244c137b610_0;
E_00000244c1273750 .event/or E_00000244c1273750/0, E_00000244c1273750/1;
E_00000244c1272e90 .event anyedge, v00000244c137b890_0, v00000244c137c970_0;
L_00000244c1390f30 .part o00000244c1311908, 15, 5;
L_00000244c1390ad0 .part o00000244c1311908, 20, 5;
L_00000244c1390d50 .part o00000244c1311908, 7, 5;
L_00000244c13911b0 .cmp/eq 2, o00000244c1312028, L_00000244c1393ca0;
L_00000244c1392010 .cmp/eq 2, o00000244c1312028, L_00000244c1393ce8;
L_00000244c1390fd0 .functor MUXZ 32, o00000244c13123b8, o00000244c13120b8, L_00000244c1392010, C4<>;
L_00000244c1391110 .functor MUXZ 32, L_00000244c1390fd0, o00000244c1312088, L_00000244c13911b0, C4<>;
L_00000244c1391250 .cmp/eq 2, o00000244c1312058, L_00000244c1393d30;
L_00000244c13919d0 .cmp/eq 2, o00000244c1312058, L_00000244c1393d78;
L_00000244c13914d0 .functor MUXZ 32, o00000244c13124a8, o00000244c13120b8, L_00000244c13919d0, C4<>;
L_00000244c1391a70 .functor MUXZ 32, L_00000244c13914d0, o00000244c1312088, L_00000244c1391250, C4<>;
S_00000244c115dfc0 .scope module, "ctrl" "control_unit" 8 101, 9 6 0, S_00000244c0d28050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_00000244c0d3b200 .param/l "IMM_B" 1 9 44, C4<010>;
P_00000244c0d3b238 .param/l "IMM_I" 1 9 42, C4<000>;
P_00000244c0d3b270 .param/l "IMM_J" 1 9 46, C4<100>;
P_00000244c0d3b2a8 .param/l "IMM_S" 1 9 43, C4<001>;
P_00000244c0d3b2e0 .param/l "IMM_U" 1 9 45, C4<011>;
P_00000244c0d3b318 .param/l "OPCODE_AUIPC" 1 9 35, C4<0010111>;
P_00000244c0d3b350 .param/l "OPCODE_BRANCH" 1 9 38, C4<1100011>;
P_00000244c0d3b388 .param/l "OPCODE_JAL" 1 9 36, C4<1101111>;
P_00000244c0d3b3c0 .param/l "OPCODE_JALR" 1 9 37, C4<1100111>;
P_00000244c0d3b3f8 .param/l "OPCODE_LOAD" 1 9 30, C4<0000011>;
P_00000244c0d3b430 .param/l "OPCODE_LUI" 1 9 34, C4<0110111>;
P_00000244c0d3b468 .param/l "OPCODE_OP" 1 9 33, C4<0110011>;
P_00000244c0d3b4a0 .param/l "OPCODE_OP_IMM" 1 9 32, C4<0010011>;
P_00000244c0d3b4d8 .param/l "OPCODE_STORE" 1 9 31, C4<0100011>;
P_00000244c0d3b510 .param/l "OPCODE_SYSTEM" 1 9 39, C4<1110011>;
v00000244c137c6f0_0 .var "alu_op", 5 0;
v00000244c137c790_0 .var "alu_src_a", 0 0;
v00000244c137bbb0_0 .var "alu_src_b", 0 0;
v00000244c137c0b0_0 .var "branch", 0 0;
v00000244c137c010_0 .net "funct3", 2 0, L_00000244c13928d0;  1 drivers
v00000244c137c830_0 .net "funct7", 6 0, L_00000244c1392dd0;  1 drivers
v00000244c137b890_0 .var "imm_sel", 2 0;
v00000244c137c970_0 .net "instr", 31 0, o00000244c1311908;  alias, 0 drivers
v00000244c137cc90_0 .var "is_ebreak", 0 0;
v00000244c137c3d0_0 .var "is_ecall", 0 0;
v00000244c137bed0_0 .var "jump", 0 0;
v00000244c137bcf0_0 .var "mem_read", 0 0;
v00000244c137be30_0 .var "mem_to_reg", 0 0;
v00000244c137cd30_0 .var "mem_write", 0 0;
v00000244c137bf70_0 .net "opcode", 6 0, L_00000244c1391b10;  1 drivers
v00000244c137c150_0 .var "reg_write", 0 0;
E_00000244c1272f90 .event anyedge, v00000244c137bf70_0, v00000244c137c010_0, v00000244c137c830_0, v00000244c137c970_0;
L_00000244c1391b10 .part o00000244c1311908, 0, 7;
L_00000244c13928d0 .part o00000244c1311908, 12, 3;
L_00000244c1392dd0 .part o00000244c1311908, 25, 7;
S_00000244c0d281e0 .scope module, "if_stage" "if_stage" 10 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_00000244c1223f20 .functor BUFZ 32, v00000244c137b430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244c1393dc0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000244c137a8f0_0 .net/2u *"_ivl_0", 31 0, L_00000244c1393dc0;  1 drivers
o00000244c1312c28 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137ad50_0 .net "clk", 0 0, o00000244c1312c28;  0 drivers
v00000244c137b7f0_0 .net "imem_addr", 31 0, L_00000244c1223f20;  1 drivers
o00000244c1312c88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137a990_0 .net "imem_data", 31 0, o00000244c1312c88;  0 drivers
v00000244c137b2f0_0 .var "instr_out", 31 0;
v00000244c137b430_0 .var "pc", 31 0;
v00000244c137ab70_0 .net "pc_next", 31 0, L_00000244c1392e70;  1 drivers
v00000244c137adf0_0 .var "pc_out", 31 0;
v00000244c137b6b0_0 .net "pc_plus4", 31 0, L_00000244c1392d30;  1 drivers
v00000244c137ac10_0 .var "pc_plus4_out", 31 0;
o00000244c1312dd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137af30_0 .net "pc_src", 0 0, o00000244c1312dd8;  0 drivers
o00000244c1312e08 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137afd0_0 .net "pc_stall", 0 0, o00000244c1312e08;  0 drivers
o00000244c1312e38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1379090_0 .net "pc_target", 31 0, o00000244c1312e38;  0 drivers
o00000244c1312e68 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1379450_0 .net "rst_n", 0 0, o00000244c1312e68;  0 drivers
E_00000244c1273790/0 .event negedge, v00000244c1379450_0;
E_00000244c1273790/1 .event posedge, v00000244c137ad50_0;
E_00000244c1273790 .event/or E_00000244c1273790/0, E_00000244c1273790/1;
L_00000244c1392d30 .arith/sum 32, v00000244c137b430_0, L_00000244c1393dc0;
L_00000244c1392e70 .functor MUXZ 32, L_00000244c1392d30, o00000244c1312e38, o00000244c1312dd8, C4<>;
S_00000244c112a150 .scope module, "if_stage_bp" "if_stage_bp" 11 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_00000244c1224000 .functor AND 1, v00000244c137db40_0, v00000244c137e180_0, C4<1>, C4<1>;
L_00000244c1226060 .functor BUFZ 32, v00000244c137f080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244c137e220_0 .net *"_ivl_1", 0 0, L_00000244c1224000;  1 drivers
L_00000244c1393e08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000244c137dbe0_0 .net/2u *"_ivl_4", 31 0, L_00000244c1393e08;  1 drivers
o00000244c1313288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137d6e0_0 .net "branch_pc", 31 0, o00000244c1313288;  0 drivers
o00000244c13132b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137daa0_0 .net "branch_taken", 0 0, o00000244c13132b8;  0 drivers
o00000244c13132e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137e4a0_0 .net "branch_target", 31 0, o00000244c13132e8;  0 drivers
o00000244c1313318 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137f4e0_0 .net "branch_valid", 0 0, o00000244c1313318;  0 drivers
o00000244c13137c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137d3c0_0 .net "clk", 0 0, o00000244c13137c8;  0 drivers
v00000244c137eae0_0 .net "imem_addr", 31 0, L_00000244c1226060;  1 drivers
o00000244c1313c18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137f800_0 .net "imem_data", 31 0, o00000244c1313c18;  0 drivers
v00000244c137d640_0 .var "instr_out", 31 0;
v00000244c137eea0_0 .net "pc", 31 0, v00000244c137f080_0;  1 drivers
v00000244c137d460_0 .net "pc_next", 31 0, L_00000244c1392bf0;  1 drivers
v00000244c137ec20_0 .var "pc_out", 31 0;
v00000244c137f3a0_0 .net "pc_plus4", 31 0, L_00000244c1392f10;  1 drivers
v00000244c137e2c0_0 .var "pc_plus4_out", 31 0;
v00000244c137d500_0 .net "pc_predicted", 31 0, L_00000244c1392b50;  1 drivers
v00000244c137f080_0 .var "pc_reg", 31 0;
o00000244c1313d98 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137e540_0 .net "pc_src", 0 0, o00000244c1313d98;  0 drivers
o00000244c1313dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137d820_0 .net "pc_stall", 0 0, o00000244c1313dc8;  0 drivers
o00000244c1313df8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137e360_0 .net "pc_target", 31 0, o00000244c1313df8;  0 drivers
v00000244c137dd20_0 .net "predict_taken", 0 0, v00000244c137e180_0;  1 drivers
v00000244c137d5a0_0 .var "predict_taken_out", 0 0;
v00000244c137e860_0 .net "predict_target", 31 0, v00000244c137d320_0;  1 drivers
v00000244c137f580_0 .var "predict_target_out", 31 0;
v00000244c137d780_0 .net "predict_valid", 0 0, v00000244c137db40_0;  1 drivers
o00000244c1313948 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137dc80_0 .net "rst_n", 0 0, o00000244c1313948;  0 drivers
L_00000244c1392b50 .functor MUXZ 32, L_00000244c1392f10, v00000244c137d320_0, L_00000244c1224000, C4<>;
L_00000244c1392f10 .arith/sum 32, v00000244c137f080_0, L_00000244c1393e08;
L_00000244c1392bf0 .functor MUXZ 32, L_00000244c1392b50, o00000244c1313df8, o00000244c1313d98, C4<>;
S_00000244c115dca0 .scope module, "u_bp" "branch_predictor" 11 66, 12 6 0, S_00000244c112a150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_00000244c0d3b550 .param/l "ADDR_WIDTH" 0 12 8, +C4<00000000000000000000000000100000>;
P_00000244c0d3b588 .param/l "BTB_ENTRIES" 0 12 7, +C4<00000000000000000000000000001000>;
P_00000244c0d3b5c0 .param/l "STRONGLY_NOT_TAKEN" 1 12 28, C4<00>;
P_00000244c0d3b5f8 .param/l "STRONGLY_TAKEN" 1 12 31, C4<11>;
P_00000244c0d3b630 .param/l "WEAKLY_NOT_TAKEN" 1 12 29, C4<01>;
P_00000244c0d3b668 .param/l "WEAKLY_TAKEN" 1 12 30, C4<10>;
v00000244c137e680_0 .net *"_ivl_3", 26 0, L_00000244c1392970;  1 drivers
L_00000244c1393e50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244c137e720_0 .net *"_ivl_7", 4 0, L_00000244c1393e50;  1 drivers
v00000244c137e7c0 .array "bht", 7 0, 1 0;
L_00000244c1393e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000244c137ee00_0 .net "branch_is_cond", 0 0, L_00000244c1393e98;  1 drivers
v00000244c137e9a0_0 .net "branch_pc", 31 0, o00000244c1313288;  alias, 0 drivers
v00000244c137e040_0 .net "branch_taken", 0 0, o00000244c13132b8;  alias, 0 drivers
v00000244c137e400_0 .net "branch_target", 31 0, o00000244c13132e8;  alias, 0 drivers
v00000244c137ea40_0 .net "branch_valid", 0 0, o00000244c1313318;  alias, 0 drivers
v00000244c137e0e0 .array "btb_tag", 7 0, 31 0;
v00000244c137efe0 .array "btb_target", 7 0, 31 0;
v00000244c137e900 .array "btb_valid", 7 0, 0 0;
v00000244c137da00_0 .net "clk", 0 0, o00000244c13137c8;  alias, 0 drivers
v00000244c137d280_0 .var/i "i", 31 0;
v00000244c137d8c0_0 .net "pc", 31 0, v00000244c137f080_0;  alias, 1 drivers
v00000244c137eb80_0 .net "pc_index", 2 0, L_00000244c1392fb0;  1 drivers
v00000244c137f440_0 .net "pc_tag", 31 0, L_00000244c1392a10;  1 drivers
v00000244c137e180_0 .var "predict_taken", 0 0;
v00000244c137d320_0 .var "predict_target", 31 0;
v00000244c137db40_0 .var "predict_valid", 0 0;
v00000244c137f1c0_0 .net "rst_n", 0 0, o00000244c1313948;  alias, 0 drivers
E_00000244c1273110/0 .event negedge, v00000244c137f1c0_0;
E_00000244c1273110/1 .event posedge, v00000244c137da00_0;
E_00000244c1273110 .event/or E_00000244c1273110/0, E_00000244c1273110/1;
v00000244c137e900_0 .array/port v00000244c137e900, 0;
v00000244c137e900_1 .array/port v00000244c137e900, 1;
v00000244c137e900_2 .array/port v00000244c137e900, 2;
E_00000244c12737d0/0 .event anyedge, v00000244c137eb80_0, v00000244c137e900_0, v00000244c137e900_1, v00000244c137e900_2;
v00000244c137e900_3 .array/port v00000244c137e900, 3;
v00000244c137e900_4 .array/port v00000244c137e900, 4;
v00000244c137e900_5 .array/port v00000244c137e900, 5;
v00000244c137e900_6 .array/port v00000244c137e900, 6;
E_00000244c12737d0/1 .event anyedge, v00000244c137e900_3, v00000244c137e900_4, v00000244c137e900_5, v00000244c137e900_6;
v00000244c137e900_7 .array/port v00000244c137e900, 7;
v00000244c137e0e0_0 .array/port v00000244c137e0e0, 0;
v00000244c137e0e0_1 .array/port v00000244c137e0e0, 1;
v00000244c137e0e0_2 .array/port v00000244c137e0e0, 2;
E_00000244c12737d0/2 .event anyedge, v00000244c137e900_7, v00000244c137e0e0_0, v00000244c137e0e0_1, v00000244c137e0e0_2;
v00000244c137e0e0_3 .array/port v00000244c137e0e0, 3;
v00000244c137e0e0_4 .array/port v00000244c137e0e0, 4;
v00000244c137e0e0_5 .array/port v00000244c137e0e0, 5;
v00000244c137e0e0_6 .array/port v00000244c137e0e0, 6;
E_00000244c12737d0/3 .event anyedge, v00000244c137e0e0_3, v00000244c137e0e0_4, v00000244c137e0e0_5, v00000244c137e0e0_6;
v00000244c137e0e0_7 .array/port v00000244c137e0e0, 7;
v00000244c137efe0_0 .array/port v00000244c137efe0, 0;
v00000244c137efe0_1 .array/port v00000244c137efe0, 1;
E_00000244c12737d0/4 .event anyedge, v00000244c137e0e0_7, v00000244c137f440_0, v00000244c137efe0_0, v00000244c137efe0_1;
v00000244c137efe0_2 .array/port v00000244c137efe0, 2;
v00000244c137efe0_3 .array/port v00000244c137efe0, 3;
v00000244c137efe0_4 .array/port v00000244c137efe0, 4;
v00000244c137efe0_5 .array/port v00000244c137efe0, 5;
E_00000244c12737d0/5 .event anyedge, v00000244c137efe0_2, v00000244c137efe0_3, v00000244c137efe0_4, v00000244c137efe0_5;
v00000244c137efe0_6 .array/port v00000244c137efe0, 6;
v00000244c137efe0_7 .array/port v00000244c137efe0, 7;
v00000244c137e7c0_0 .array/port v00000244c137e7c0, 0;
v00000244c137e7c0_1 .array/port v00000244c137e7c0, 1;
E_00000244c12737d0/6 .event anyedge, v00000244c137efe0_6, v00000244c137efe0_7, v00000244c137e7c0_0, v00000244c137e7c0_1;
v00000244c137e7c0_2 .array/port v00000244c137e7c0, 2;
v00000244c137e7c0_3 .array/port v00000244c137e7c0, 3;
v00000244c137e7c0_4 .array/port v00000244c137e7c0, 4;
v00000244c137e7c0_5 .array/port v00000244c137e7c0, 5;
E_00000244c12737d0/7 .event anyedge, v00000244c137e7c0_2, v00000244c137e7c0_3, v00000244c137e7c0_4, v00000244c137e7c0_5;
v00000244c137e7c0_6 .array/port v00000244c137e7c0, 6;
v00000244c137e7c0_7 .array/port v00000244c137e7c0, 7;
E_00000244c12737d0/8 .event anyedge, v00000244c137e7c0_6, v00000244c137e7c0_7;
E_00000244c12737d0 .event/or E_00000244c12737d0/0, E_00000244c12737d0/1, E_00000244c12737d0/2, E_00000244c12737d0/3, E_00000244c12737d0/4, E_00000244c12737d0/5, E_00000244c12737d0/6, E_00000244c12737d0/7, E_00000244c12737d0/8;
L_00000244c1392fb0 .part v00000244c137f080_0, 2, 3;
L_00000244c1392970 .part v00000244c137f080_0, 5, 27;
L_00000244c1392a10 .concat [ 27 5 0 0], L_00000244c1392970, L_00000244c1393e50;
S_00000244c1108dd0 .scope module, "inst_bram" "inst_bram" 13 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_00000244c12baa50 .param/l "ADDR_WIDTH" 0 13 15, +C4<00000000000000000000000000001100>;
P_00000244c12baa88 .param/l "AW" 1 13 37, +C4<000000000000000000000000000001010>;
P_00000244c12baac0 .param/l "DATA_WIDTH" 0 13 16, +C4<00000000000000000000000000100000>;
P_00000244c12baaf8 .param/str "INIT_FILE" 0 13 17, "\000";
P_00000244c12bab30 .param/l "MEM_DEPTH" 1 13 36, +C4<000000000000000000000000000000010000000000>;
L_00000244c1227b10 .functor BUFZ 32, L_00000244c138b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244c137ef40_0 .net *"_ivl_4", 31 0, L_00000244c138b850;  1 drivers
v00000244c137f6c0_0 .net *"_ivl_6", 11 0, L_00000244c138d3d0;  1 drivers
L_00000244c1393ee0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c137d960_0 .net *"_ivl_9", 1 0, L_00000244c1393ee0;  1 drivers
o00000244c1314218 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v00000244c137ed60_0 .net "addr_a", 11 0, o00000244c1314218;  0 drivers
o00000244c1314248 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v00000244c137f760_0 .net "addr_b", 11 0, o00000244c1314248;  0 drivers
o00000244c1314278 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000244c137ecc0_0 .net "be_b", 3 0, o00000244c1314278;  0 drivers
o00000244c13142a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137f260_0 .net "clk", 0 0, o00000244c13142a8;  0 drivers
o00000244c13142d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137f120_0 .net "din_b", 31 0, o00000244c13142d8;  0 drivers
v00000244c137f620_0 .net "dout_a", 31 0, L_00000244c1227b10;  1 drivers
v00000244c137e5e0_0 .var/i "i", 31 0;
v00000244c137f300 .array "mem", 1023 0, 31 0;
o00000244c1314368 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137d0a0_0 .net "rst_n", 0 0, o00000244c1314368;  0 drivers
o00000244c1314398 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137ddc0_0 .net "we_b", 0 0, o00000244c1314398;  0 drivers
v00000244c137d140_0 .net "word_addr_a", 9 0, L_00000244c1392c90;  1 drivers
v00000244c137d1e0_0 .net "word_addr_b", 9 0, L_00000244c1392ab0;  1 drivers
E_00000244c1273390/0 .event negedge, v00000244c137d0a0_0;
E_00000244c1273390/1 .event posedge, v00000244c137f260_0;
E_00000244c1273390 .event/or E_00000244c1273390/0, E_00000244c1273390/1;
L_00000244c1392c90 .part o00000244c1314218, 2, 10;
L_00000244c1392ab0 .part o00000244c1314248, 2, 10;
L_00000244c138b850 .array/port v00000244c137f300, L_00000244c138d3d0;
L_00000244c138d3d0 .concat [ 10 2 0 0], L_00000244c1392c90, L_00000244c1393ee0;
S_00000244c1108f60 .scope module, "mem_stage" "mem_stage" 14 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
o00000244c13145a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000244c1227cd0 .functor BUFZ 32, o00000244c13145a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000244c1314938 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000244c1227720 .functor BUFZ 32, o00000244c1314938, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000244c13147e8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c0d05d70 .functor BUFZ 1, o00000244c13147e8, C4<0>, C4<0>, C4<0>;
o00000244c1314758 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c117d0f0 .functor BUFZ 1, o00000244c1314758, C4<0>, C4<0>, C4<0>;
v00000244c137de60_0 .net "alu_result", 31 0, o00000244c13145a8;  0 drivers
v00000244c137df00_0 .var "alu_result_out", 31 0;
o00000244c1314608 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c137dfa0_0 .net "clk", 0 0, o00000244c1314608;  0 drivers
v00000244c137fb20_0 .net "dmem_addr", 31 0, L_00000244c1227cd0;  1 drivers
o00000244c1314668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137f9e0_0 .net "dmem_rdata", 31 0, o00000244c1314668;  0 drivers
v00000244c137fc60_0 .net "dmem_re", 0 0, L_00000244c117d0f0;  1 drivers
v00000244c1380520_0 .net "dmem_wdata", 31 0, L_00000244c1227720;  1 drivers
v00000244c1380de0_0 .net "dmem_we", 0 0, L_00000244c0d05d70;  1 drivers
v00000244c137fbc0_0 .var "mem_data_out", 31 0;
v00000244c137fd00_0 .net "mem_read", 0 0, o00000244c1314758;  0 drivers
o00000244c1314788 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1380f20_0 .net "mem_to_reg", 0 0, o00000244c1314788;  0 drivers
v00000244c1380e80_0 .var "mem_to_reg_out", 0 0;
v00000244c137fee0_0 .net "mem_write", 0 0, o00000244c13147e8;  0 drivers
o00000244c1314818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137fda0_0 .net "pc_plus4", 31 0, o00000244c1314818;  0 drivers
v00000244c1380b60_0 .var "pc_plus4_out", 31 0;
o00000244c1314878 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c137f8a0_0 .net "rd_addr", 4 0, o00000244c1314878;  0 drivers
v00000244c13802a0_0 .var "rd_addr_out", 4 0;
o00000244c13148d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1380ca0_0 .net "reg_write", 0 0, o00000244c13148d8;  0 drivers
v00000244c1380660_0 .var "reg_write_out", 0 0;
v00000244c137fa80_0 .net "rs2_data", 31 0, o00000244c1314938;  0 drivers
o00000244c1314968 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1380020_0 .net "rst_n", 0 0, o00000244c1314968;  0 drivers
E_00000244c1272b10/0 .event negedge, v00000244c1380020_0;
E_00000244c1272b10/1 .event posedge, v00000244c137dfa0_0;
E_00000244c1272b10 .event/or E_00000244c1272b10/0, E_00000244c1272b10/1;
S_00000244c0d6e570 .scope module, "mmu" "mmu" 15 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_00000244c0d6e700 .param/l "CHECK" 1 15 81, C4<001>;
P_00000244c0d6e738 .param/l "DONE" 1 15 84, C4<100>;
P_00000244c0d6e770 .param/l "FAULT" 1 15 85, C4<101>;
P_00000244c0d6e7a8 .param/l "IDLE" 1 15 80, C4<000>;
P_00000244c0d6e7e0 .param/l "WALK_L0" 1 15 83, C4<011>;
P_00000244c0d6e818 .param/l "WALK_L1" 1 15 82, C4<010>;
L_00000244c13ec750 .functor AND 1, L_00000244c138b490, L_00000244c138c110, C4<1>, C4<1>;
L_00000244c1393f28 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000244c1380d40_0 .net/2u *"_ivl_28", 1 0, L_00000244c1393f28;  1 drivers
v00000244c137fe40_0 .net *"_ivl_30", 0 0, L_00000244c138c110;  1 drivers
v00000244c137ff80_0 .var "access_fault", 0 0;
o00000244c1314e18 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c13800c0_0 .net "clk", 0 0, o00000244c1314e18;  0 drivers
v00000244c1380c00_0 .var "mem_addr", 31 0;
v00000244c1380160_0 .var "mem_busy", 0 0;
o00000244c1314ea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1380480_0 .net "mem_rdata", 31 0, o00000244c1314ea8;  0 drivers
v00000244c1380200_0 .var "mem_re", 0 0;
v00000244c1380980_0 .var "mem_we", 0 0;
v00000244c13803e0_0 .net "mmu_enabled", 0 0, L_00000244c13ec750;  1 drivers
o00000244c1314f68 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1380340_0 .net "mprv", 0 0, o00000244c1314f68;  0 drivers
v00000244c13805c0_0 .var "next_state", 2 0;
v00000244c1380840_0 .var "pa", 31 0;
v00000244c1380700_0 .var "page_fault", 0 0;
v00000244c13807a0_0 .net "page_offset", 11 0, L_00000244c138b710;  1 drivers
v00000244c13808e0_0 .var "perm_ok", 0 0;
o00000244c1315088 .functor BUFZ 2, C4<zz>; HiZ drive
v00000244c1380a20_0 .net "priv_mode", 1 0, o00000244c1315088;  0 drivers
v00000244c1380ac0_0 .var "pt_addr", 31 0;
o00000244c13150e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c137f940_0 .net "pt_data", 31 0, o00000244c13150e8;  0 drivers
v00000244c13818d0_0 .var "pt_re", 0 0;
v00000244c1382230_0 .net "pte_a", 0 0, L_00000244c138b170;  1 drivers
v00000244c1382550_0 .net "pte_d", 0 0, L_00000244c138bf30;  1 drivers
v00000244c1381d30_0 .net "pte_g", 0 0, L_00000244c138bfd0;  1 drivers
v00000244c1382c30_0 .var "pte_l1", 31 0;
v00000244c13833b0_0 .net "pte_ppn", 21 0, L_00000244c138d0b0;  1 drivers
v00000244c13822d0_0 .net "pte_r", 0 0, L_00000244c138c1b0;  1 drivers
v00000244c1381c90_0 .net "pte_u", 0 0, L_00000244c138cf70;  1 drivers
v00000244c13820f0_0 .net "pte_v", 0 0, L_00000244c138b350;  1 drivers
v00000244c1383090_0 .net "pte_w", 0 0, L_00000244c138d330;  1 drivers
v00000244c13811f0_0 .net "pte_x", 0 0, L_00000244c138c7f0;  1 drivers
o00000244c1315328 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1382410_0 .net "re", 0 0, o00000244c1315328;  0 drivers
o00000244c1315358 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1381830_0 .net "rst_n", 0 0, o00000244c1315358;  0 drivers
o00000244c1315388 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1382190_0 .net "satp", 31 0, o00000244c1315388;  0 drivers
v00000244c1381dd0_0 .net "satp_mode", 0 0, L_00000244c138b490;  1 drivers
v00000244c1381510_0 .net "satp_ppn", 21 0, L_00000244c138ba30;  1 drivers
v00000244c13816f0_0 .var "state", 2 0;
o00000244c1315448 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1383130_0 .net "va", 31 0, o00000244c1315448;  0 drivers
v00000244c13827d0_0 .net "vpn0", 9 0, L_00000244c138b8f0;  1 drivers
v00000244c1381650_0 .net "vpn1", 9 0, L_00000244c138cb10;  1 drivers
o00000244c13154d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1383590_0 .net "we", 0 0, o00000244c13154d8;  0 drivers
E_00000244c1273890/0 .event anyedge, v00000244c1383130_0, v00000244c1382410_0, v00000244c13803e0_0, v00000244c1383590_0;
E_00000244c1273890/1 .event anyedge, v00000244c13816f0_0, v00000244c1381510_0, v00000244c1381650_0, v00000244c13822d0_0;
E_00000244c1273890/2 .event anyedge, v00000244c13811f0_0, v00000244c13833b0_0, v00000244c13827d0_0, v00000244c13807a0_0;
E_00000244c1273890/3 .event anyedge, v00000244c1380840_0;
E_00000244c1273890 .event/or E_00000244c1273890/0, E_00000244c1273890/1, E_00000244c1273890/2, E_00000244c1273890/3;
E_00000244c1273190/0 .event negedge, v00000244c1381830_0;
E_00000244c1273190/1 .event posedge, v00000244c13800c0_0;
E_00000244c1273190 .event/or E_00000244c1273190/0, E_00000244c1273190/1;
E_00000244c12731d0/0 .event anyedge, v00000244c13816f0_0, v00000244c1383590_0, v00000244c1382410_0, v00000244c13803e0_0;
E_00000244c12731d0/1 .event anyedge, v00000244c13820f0_0, v00000244c13822d0_0, v00000244c13811f0_0, v00000244c13808e0_0;
E_00000244c12731d0 .event/or E_00000244c12731d0/0, E_00000244c12731d0/1;
E_00000244c1273810/0 .event anyedge, v00000244c13820f0_0, v00000244c1383590_0, v00000244c1383090_0, v00000244c1382410_0;
E_00000244c1273810/1 .event anyedge, v00000244c13822d0_0;
E_00000244c1273810 .event/or E_00000244c1273810/0, E_00000244c1273810/1;
L_00000244c138d0b0 .part o00000244c13150e8, 10, 22;
L_00000244c138bf30 .part o00000244c13150e8, 7, 1;
L_00000244c138b170 .part o00000244c13150e8, 6, 1;
L_00000244c138bfd0 .part o00000244c13150e8, 5, 1;
L_00000244c138cf70 .part o00000244c13150e8, 4, 1;
L_00000244c138c7f0 .part o00000244c13150e8, 3, 1;
L_00000244c138d330 .part o00000244c13150e8, 2, 1;
L_00000244c138c1b0 .part o00000244c13150e8, 1, 1;
L_00000244c138b350 .part o00000244c13150e8, 0, 1;
L_00000244c138b490 .part o00000244c1315388, 31, 1;
L_00000244c138ba30 .part o00000244c1315388, 0, 22;
L_00000244c138cb10 .part o00000244c1315448, 22, 10;
L_00000244c138b8f0 .part o00000244c1315448, 12, 10;
L_00000244c138b710 .part o00000244c1315448, 0, 12;
L_00000244c138c110 .cmp/ne 2, o00000244c1315088, L_00000244c1393f28;
S_00000244c0d6e860 .scope module, "pmp" "pmp" 16 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_00000244c12ba6f0 .param/l "PMP_ENTRIES" 0 16 9, +C4<00000000000000000000000000000100>;
P_00000244c12ba728 .param/l "PMP_NA4" 1 16 48, C4<10>;
P_00000244c12ba760 .param/l "PMP_NAPOT" 1 16 49, C4<11>;
P_00000244c12ba798 .param/l "PMP_OFF" 1 16 46, C4<00>;
P_00000244c12ba7d0 .param/l "PMP_TOR" 1 16 47, C4<01>;
o00000244c13162e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000244c13eb870 .functor BUFZ 32, o00000244c13162e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000244c1316318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000244c13ec4b0 .functor BUFZ 32, o00000244c1316318, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000244c1316348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000244c13ebc60 .functor BUFZ 32, o00000244c1316348, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000244c1316378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000244c13eb560 .functor BUFZ 32, o00000244c1316378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244c1381330_0 .var "access_allowed", 0 0;
v00000244c1381b50_0 .var "access_fault", 0 0;
v00000244c1381e70_0 .var "access_ok", 0 0;
o00000244c1315b38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1382730_0 .net "addr", 31 0, o00000244c1315b38;  0 drivers
v00000244c1381fb0 .array "addr_match", 3 0, 0 0;
v00000244c1382cd0_0 .var "any_match", 0 0;
v00000244c1382a50 .array "cfg", 3 0;
v00000244c1382a50_0 .net v00000244c1382a50 0, 7 0, L_00000244c138b3f0; 1 drivers
v00000244c1382a50_1 .net v00000244c1382a50 1, 7 0, L_00000244c138bc10; 1 drivers
v00000244c1382a50_2 .net v00000244c1382a50 2, 7 0, L_00000244c138be90; 1 drivers
v00000244c1382a50_3 .net v00000244c1382a50 3, 7 0, L_00000244c138d290; 1 drivers
o00000244c1315d18 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1381790_0 .net "clk", 0 0, o00000244c1315d18;  0 drivers
v00000244c13831d0_0 .var/i "j", 31 0;
v00000244c1382b90_0 .var/i "m", 31 0;
v00000244c1381bf0 .array "perm_ok", 3 0, 0 0;
v00000244c1382e10 .array "pmp_a", 3 0;
v00000244c1382e10_0 .net v00000244c1382e10 0, 1 0, L_00000244c138b670; 1 drivers
v00000244c1382e10_1 .net v00000244c1382e10 1, 1 0, L_00000244c138b7b0; 1 drivers
v00000244c1382e10_2 .net v00000244c1382e10 2, 1 0, L_00000244c138b2b0; 1 drivers
v00000244c1382e10_3 .net v00000244c1382e10 3, 1 0, L_00000244c138c570; 1 drivers
v00000244c1381970 .array "pmp_addr", 3 0;
v00000244c1381970_0 .net v00000244c1381970 0, 31 0, L_00000244c13eb870; 1 drivers
v00000244c1381970_1 .net v00000244c1381970 1, 31 0, L_00000244c13ec4b0; 1 drivers
v00000244c1381970_2 .net v00000244c1381970 2, 31 0, L_00000244c13ebc60; 1 drivers
v00000244c1381970_3 .net v00000244c1381970 3, 31 0, L_00000244c13eb560; 1 drivers
v00000244c1382eb0 .array "pmp_l", 3 0;
v00000244c1382eb0_0 .net v00000244c1382eb0 0, 0 0, L_00000244c138b5d0; 1 drivers
v00000244c1382eb0_1 .net v00000244c1382eb0 1, 0 0, L_00000244c138d830; 1 drivers
v00000244c1382eb0_2 .net v00000244c1382eb0 2, 0 0, L_00000244c138d010; 1 drivers
v00000244c1382eb0_3 .net v00000244c1382eb0 3, 0 0, L_00000244c138d1f0; 1 drivers
v00000244c1383450 .array "pmp_r", 3 0;
v00000244c1383450_0 .net v00000244c1383450 0, 0 0, L_00000244c138d150; 1 drivers
v00000244c1383450_1 .net v00000244c1383450 1, 0 0, L_00000244c138cbb0; 1 drivers
v00000244c1383450_2 .net v00000244c1383450 2, 0 0, L_00000244c138bad0; 1 drivers
v00000244c1383450_3 .net v00000244c1383450 3, 0 0, L_00000244c138ced0; 1 drivers
v00000244c1381a10 .array "pmp_w", 3 0;
v00000244c1381a10_0 .net v00000244c1381a10 0, 0 0, L_00000244c138ce30; 1 drivers
v00000244c1381a10_1 .net v00000244c1381a10 1, 0 0, L_00000244c138b990; 1 drivers
v00000244c1381a10_2 .net v00000244c1381a10 2, 0 0, L_00000244c138c930; 1 drivers
v00000244c1381a10_3 .net v00000244c1381a10 3, 0 0, L_00000244c138cc50; 1 drivers
v00000244c1383270 .array "pmp_x", 3 0;
v00000244c1383270_0 .net v00000244c1383270 0, 0 0, L_00000244c138d6f0; 1 drivers
v00000244c1383270_1 .net v00000244c1383270 1, 0 0, L_00000244c138b210; 1 drivers
v00000244c1383270_2 .net v00000244c1383270 2, 0 0, L_00000244c138c610; 1 drivers
v00000244c1383270_3 .net v00000244c1383270 3, 0 0, L_00000244c138bb70; 1 drivers
v00000244c1382ff0_0 .net "pmpaddr0", 31 0, o00000244c13162e8;  0 drivers
v00000244c1383310_0 .net "pmpaddr1", 31 0, o00000244c1316318;  0 drivers
v00000244c13834f0_0 .net "pmpaddr2", 31 0, o00000244c1316348;  0 drivers
v00000244c1381290_0 .net "pmpaddr3", 31 0, o00000244c1316378;  0 drivers
o00000244c13163a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1381ab0_0 .net "pmpcfg0", 31 0, o00000244c13163a8;  0 drivers
o00000244c13163d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1383630_0 .net "pmpcfg1", 31 0, o00000244c13163d8;  0 drivers
o00000244c1316408 .functor BUFZ 2, C4<zz>; HiZ drive
v00000244c13836d0_0 .net "priv_mode", 1 0, o00000244c1316408;  0 drivers
o00000244c1316438 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1383770_0 .net "re", 0 0, o00000244c1316438;  0 drivers
v00000244c1383810 .array "region_active", 3 0, 0 0;
v00000244c13810b0 .array "region_end", 3 0, 31 0;
v00000244c1381150 .array "region_start", 3 0, 31 0;
o00000244c13166a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c13813d0_0 .net "rst_n", 0 0, o00000244c13166a8;  0 drivers
o00000244c13166d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1381470_0 .net "we", 0 0, o00000244c13166d8;  0 drivers
o00000244c1316708 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c13815b0_0 .net "xe", 0 0, o00000244c1316708;  0 drivers
E_00000244c12738d0/0 .event anyedge, v00000244c13836d0_0, v00000244c1382cd0_0, v00000244c1381330_0, v00000244c1381470_0;
E_00000244c12738d0/1 .event anyedge, v00000244c1383770_0, v00000244c13815b0_0;
E_00000244c12738d0 .event/or E_00000244c12738d0/0, E_00000244c12738d0/1;
v00000244c1383810_0 .array/port v00000244c1383810, 0;
v00000244c1383810_1 .array/port v00000244c1383810, 1;
v00000244c1383810_2 .array/port v00000244c1383810, 2;
v00000244c1383810_3 .array/port v00000244c1383810, 3;
E_00000244c1273290/0 .event anyedge, v00000244c1383810_0, v00000244c1383810_1, v00000244c1383810_2, v00000244c1383810_3;
v00000244c1381150_0 .array/port v00000244c1381150, 0;
v00000244c1381150_1 .array/port v00000244c1381150, 1;
v00000244c1381150_2 .array/port v00000244c1381150, 2;
E_00000244c1273290/1 .event anyedge, v00000244c1382730_0, v00000244c1381150_0, v00000244c1381150_1, v00000244c1381150_2;
v00000244c1381150_3 .array/port v00000244c1381150, 3;
v00000244c13810b0_0 .array/port v00000244c13810b0, 0;
v00000244c13810b0_1 .array/port v00000244c13810b0, 1;
v00000244c13810b0_2 .array/port v00000244c13810b0, 2;
E_00000244c1273290/2 .event anyedge, v00000244c1381150_3, v00000244c13810b0_0, v00000244c13810b0_1, v00000244c13810b0_2;
v00000244c13810b0_3 .array/port v00000244c13810b0, 3;
E_00000244c1273290/3 .event anyedge, v00000244c13810b0_3, v00000244c1383770_0, v00000244c1383450_0, v00000244c1383450_1;
E_00000244c1273290/4 .event anyedge, v00000244c1383450_2, v00000244c1383450_3, v00000244c1381470_0, v00000244c1381a10_0;
E_00000244c1273290/5 .event anyedge, v00000244c1381a10_1, v00000244c1381a10_2, v00000244c1381a10_3, v00000244c13815b0_0;
E_00000244c1273290/6 .event anyedge, v00000244c1383270_0, v00000244c1383270_1, v00000244c1383270_2, v00000244c1383270_3;
v00000244c1381fb0_0 .array/port v00000244c1381fb0, 0;
v00000244c1381fb0_1 .array/port v00000244c1381fb0, 1;
v00000244c1381fb0_2 .array/port v00000244c1381fb0, 2;
v00000244c1381fb0_3 .array/port v00000244c1381fb0, 3;
E_00000244c1273290/7 .event anyedge, v00000244c1381fb0_0, v00000244c1381fb0_1, v00000244c1381fb0_2, v00000244c1381fb0_3;
v00000244c1381bf0_0 .array/port v00000244c1381bf0, 0;
v00000244c1381bf0_1 .array/port v00000244c1381bf0, 1;
v00000244c1381bf0_2 .array/port v00000244c1381bf0, 2;
v00000244c1381bf0_3 .array/port v00000244c1381bf0, 3;
E_00000244c1273290/8 .event anyedge, v00000244c1381bf0_0, v00000244c1381bf0_1, v00000244c1381bf0_2, v00000244c1381bf0_3;
E_00000244c1273290 .event/or E_00000244c1273290/0, E_00000244c1273290/1, E_00000244c1273290/2, E_00000244c1273290/3, E_00000244c1273290/4, E_00000244c1273290/5, E_00000244c1273290/6, E_00000244c1273290/7, E_00000244c1273290/8;
E_00000244c12733d0/0 .event anyedge, v00000244c1382e10_0, v00000244c1382e10_1, v00000244c1382e10_2, v00000244c1382e10_3;
E_00000244c12733d0/1 .event anyedge, v00000244c13810b0_0, v00000244c13810b0_1, v00000244c13810b0_2, v00000244c13810b0_3;
E_00000244c12733d0/2 .event anyedge, v00000244c1381970_0, v00000244c1381970_1, v00000244c1381970_2, v00000244c1381970_3;
E_00000244c12733d0/3 .event anyedge, v00000244c1381150_0, v00000244c1381150_1, v00000244c1381150_2, v00000244c1381150_3;
E_00000244c12733d0 .event/or E_00000244c12733d0/0, E_00000244c12733d0/1, E_00000244c12733d0/2, E_00000244c12733d0/3;
L_00000244c138b3f0 .part o00000244c13163a8, 0, 8;
L_00000244c138bc10 .part o00000244c13163a8, 8, 8;
L_00000244c138be90 .part o00000244c13163a8, 16, 8;
L_00000244c138d290 .part o00000244c13163a8, 24, 8;
S_00000244c115d660 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 16 150, 16 150 0, S_00000244c0d6e860;
 .timescale -9 -12;
v00000244c1381f10_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_00000244c115d660
v00000244c1382d70_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1382d70_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000244c1382d70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000244c1381f10_0;
    %load/vec4 v00000244c1382d70_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v00000244c1382d70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1382d70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000244c115de30 .scope function.vec4.s32, "napot_end" "napot_end" 16 139, 16 139 0, S_00000244c0d6e860;
 .timescale -9 -12;
v00000244c13825f0_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_00000244c115de30
v00000244c1382050_0 .var "size", 31 0;
v00000244c1382370_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v00000244c13825f0_0;
    %store/vec4 v00000244c1381f10_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_00000244c115d660;
    %store/vec4 v00000244c1382370_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v00000244c1382370_0;
    %shiftl 4;
    %store/vec4 v00000244c1382050_0, 0, 32;
    %load/vec4 v00000244c13825f0_0;
    %store/vec4 v00000244c1382870_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_00000244c115e150;
    %load/vec4 v00000244c1382050_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_00000244c115e150 .scope function.vec4.s32, "napot_start" "napot_start" 16 128, 16 128 0, S_00000244c0d6e860;
 .timescale -9 -12;
v00000244c1382870_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_00000244c115e150
v00000244c1382690_0 .var "size", 31 0;
v00000244c1382910_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v00000244c1382870_0;
    %store/vec4 v00000244c1381f10_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_00000244c115d660;
    %store/vec4 v00000244c1382910_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v00000244c1382910_0;
    %shiftl 4;
    %store/vec4 v00000244c1382690_0, 0, 32;
    %load/vec4 v00000244c1382870_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v00000244c1382690_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v00000244c1382690_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_00000244c115e2e0 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 16 74, 16 74 0, S_00000244c0d6e860;
 .timescale -9 -12;
P_00000244c1275490 .param/l "i" 0 16 74, +C4<00>;
L_00000244c138b5d0 .part L_00000244c138b3f0, 7, 1;
L_00000244c138b670 .part L_00000244c138b3f0, 3, 2;
L_00000244c138d6f0 .part L_00000244c138b3f0, 2, 1;
L_00000244c138ce30 .part L_00000244c138b3f0, 1, 1;
L_00000244c138d150 .part L_00000244c138b3f0, 0, 1;
S_00000244c115e470 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 16 74, 16 74 0, S_00000244c0d6e860;
 .timescale -9 -12;
P_00000244c12749d0 .param/l "i" 0 16 74, +C4<01>;
L_00000244c138d830 .part L_00000244c138bc10, 7, 1;
L_00000244c138b7b0 .part L_00000244c138bc10, 3, 2;
L_00000244c138b210 .part L_00000244c138bc10, 2, 1;
L_00000244c138b990 .part L_00000244c138bc10, 1, 1;
L_00000244c138cbb0 .part L_00000244c138bc10, 0, 1;
S_00000244c138a050 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 16 74, 16 74 0, S_00000244c0d6e860;
 .timescale -9 -12;
P_00000244c12752d0 .param/l "i" 0 16 74, +C4<010>;
L_00000244c138d010 .part L_00000244c138be90, 7, 1;
L_00000244c138b2b0 .part L_00000244c138be90, 3, 2;
L_00000244c138c610 .part L_00000244c138be90, 2, 1;
L_00000244c138c930 .part L_00000244c138be90, 1, 1;
L_00000244c138bad0 .part L_00000244c138be90, 0, 1;
S_00000244c138a500 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 16 74, 16 74 0, S_00000244c0d6e860;
 .timescale -9 -12;
P_00000244c1275810 .param/l "i" 0 16 74, +C4<011>;
L_00000244c138d1f0 .part L_00000244c138d290, 7, 1;
L_00000244c138c570 .part L_00000244c138d290, 3, 2;
L_00000244c138bb70 .part L_00000244c138d290, 2, 1;
L_00000244c138cc50 .part L_00000244c138d290, 1, 1;
L_00000244c138ced0 .part L_00000244c138d290, 0, 1;
S_00000244c0d7d510 .scope module, "regfile" "regfile" 17 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_00000244c1393f70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244c1385930_0 .net/2u *"_ivl_0", 4 0, L_00000244c1393f70;  1 drivers
L_00000244c1394000 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c1384170_0 .net *"_ivl_11", 1 0, L_00000244c1394000;  1 drivers
L_00000244c1394048 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244c13840d0_0 .net/2u *"_ivl_14", 4 0, L_00000244c1394048;  1 drivers
v00000244c1384030_0 .net *"_ivl_16", 0 0, L_00000244c138c070;  1 drivers
L_00000244c1394090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c1383c70_0 .net/2u *"_ivl_18", 31 0, L_00000244c1394090;  1 drivers
v00000244c1383ef0_0 .net *"_ivl_2", 0 0, L_00000244c138bcb0;  1 drivers
v00000244c1383d10_0 .net *"_ivl_20", 31 0, L_00000244c138d470;  1 drivers
v00000244c1383b30_0 .net *"_ivl_22", 6 0, L_00000244c138b530;  1 drivers
L_00000244c13940d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c1385ed0_0 .net *"_ivl_25", 1 0, L_00000244c13940d8;  1 drivers
L_00000244c1393fb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244c1385070_0 .net/2u *"_ivl_4", 31 0, L_00000244c1393fb8;  1 drivers
v00000244c1384f30_0 .net *"_ivl_6", 31 0, L_00000244c138d510;  1 drivers
v00000244c1384210_0 .net *"_ivl_8", 6 0, L_00000244c138ccf0;  1 drivers
o00000244c1316c48 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1385750_0 .net "clk", 0 0, o00000244c1316c48;  0 drivers
v00000244c13857f0_0 .var/i "i", 31 0;
o00000244c1316ca8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c1384490_0 .net "rd_addr", 4 0, o00000244c1316ca8;  0 drivers
o00000244c1316cd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1383bd0_0 .net "rd_data", 31 0, o00000244c1316cd8;  0 drivers
v00000244c1384350 .array "registers", 31 0, 31 0;
o00000244c1316d08 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c1384670_0 .net "rs1_addr", 4 0, o00000244c1316d08;  0 drivers
v00000244c1384990_0 .net "rs1_data", 31 0, L_00000244c138d790;  1 drivers
o00000244c1316d68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000244c1384710_0 .net "rs2_addr", 4 0, o00000244c1316d68;  0 drivers
v00000244c1385890_0 .net "rs2_data", 31 0, L_00000244c138c6b0;  1 drivers
o00000244c1316dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1384530_0 .net "rst_n", 0 0, o00000244c1316dc8;  0 drivers
o00000244c1316df8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c13859d0_0 .net "we", 0 0, o00000244c1316df8;  0 drivers
E_00000244c1275510/0 .event negedge, v00000244c1384530_0;
E_00000244c1275510/1 .event posedge, v00000244c1385750_0;
E_00000244c1275510 .event/or E_00000244c1275510/0, E_00000244c1275510/1;
L_00000244c138bcb0 .cmp/eq 5, o00000244c1316d08, L_00000244c1393f70;
L_00000244c138d510 .array/port v00000244c1384350, L_00000244c138ccf0;
L_00000244c138ccf0 .concat [ 5 2 0 0], o00000244c1316d08, L_00000244c1394000;
L_00000244c138d790 .functor MUXZ 32, L_00000244c138d510, L_00000244c1393fb8, L_00000244c138bcb0, C4<>;
L_00000244c138c070 .cmp/eq 5, o00000244c1316d68, L_00000244c1394048;
L_00000244c138d470 .array/port v00000244c1384350, L_00000244c138b530;
L_00000244c138b530 .concat [ 5 2 0 0], o00000244c1316d68, L_00000244c13940d8;
L_00000244c138c6b0 .functor MUXZ 32, L_00000244c138d470, L_00000244c1394090, L_00000244c138c070, C4<>;
S_00000244c0d7d6a0 .scope module, "return_address_stack" "return_address_stack" 18 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_00000244c0ced5b0 .param/l "ADDR_WIDTH" 0 18 10, +C4<00000000000000000000000000100000>;
P_00000244c0ced5e8 .param/l "STACK_DEPTH" 0 18 9, +C4<00000000000000000000000000010000>;
L_00000244c13eb5d0 .functor BUFZ 32, L_00000244c138d5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000244c13171e8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c13eb800 .functor BUFZ 1, o00000244c13171e8, C4<0>, C4<0>, C4<0>;
o00000244c1317218 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c13ebcd0 .functor BUFZ 1, o00000244c1317218, C4<0>, C4<0>, C4<0>;
v00000244c13843f0_0 .net *"_ivl_0", 31 0, L_00000244c138d5b0;  1 drivers
v00000244c1383f90_0 .net *"_ivl_10", 5 0, L_00000244c138cd90;  1 drivers
L_00000244c13941b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244c1385570_0 .net *"_ivl_13", 0 0, L_00000244c13941b0;  1 drivers
L_00000244c13941f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000244c1384850_0 .net/2u *"_ivl_16", 3 0, L_00000244c13941f8;  1 drivers
v00000244c13842b0_0 .net *"_ivl_2", 4 0, L_00000244c138c250;  1 drivers
L_00000244c1394120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244c1384d50_0 .net *"_ivl_5", 0 0, L_00000244c1394120;  1 drivers
L_00000244c1394168 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000244c13848f0_0 .net/2u *"_ivl_6", 4 0, L_00000244c1394168;  1 drivers
v00000244c1383db0_0 .net *"_ivl_8", 4 0, L_00000244c138c2f0;  1 drivers
o00000244c1317158 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1385bb0_0 .net "clk", 0 0, o00000244c1317158;  0 drivers
v00000244c13845d0_0 .net "do_pop", 0 0, L_00000244c13ebcd0;  1 drivers
v00000244c1384a30_0 .net "do_push", 0 0, L_00000244c13eb800;  1 drivers
v00000244c1385a70_0 .net "ex_is_call", 0 0, o00000244c13171e8;  0 drivers
v00000244c13839f0_0 .net "ex_is_return", 0 0, o00000244c1317218;  0 drivers
o00000244c1317248 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1384c10_0 .net "ex_mispredict", 0 0, o00000244c1317248;  0 drivers
o00000244c1317278 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000244c13847b0_0 .net "ex_ras_ptr", 3 0, o00000244c1317278;  0 drivers
o00000244c13172a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1385430_0 .net "ex_return_addr", 31 0, o00000244c13172a8;  0 drivers
v00000244c1385110_0 .var/i "i", 31 0;
o00000244c1317308 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1384ad0_0 .net "is_call", 0 0, o00000244c1317308;  0 drivers
o00000244c1317338 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1385c50_0 .net "is_return", 0 0, o00000244c1317338;  0 drivers
o00000244c1317368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c1384b70_0 .net "pc", 31 0, o00000244c1317368;  0 drivers
v00000244c1384cb0_0 .net "ras_predict", 31 0, L_00000244c13eb5d0;  1 drivers
v00000244c13852f0_0 .var "ras_ptr", 3 0;
v00000244c1385d90 .array "ras_stack", 15 0, 31 0;
v00000244c1386010_0 .net "ras_valid", 0 0, L_00000244c138c890;  1 drivers
o00000244c1317428 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c1384df0_0 .net "rst_n", 0 0, o00000244c1317428;  0 drivers
v00000244c1384e90 .array "spec_ptr_stack", 15 0, 3 0;
E_00000244c1274f50/0 .event negedge, v00000244c1384df0_0;
E_00000244c1274f50/1 .event posedge, v00000244c1385bb0_0;
E_00000244c1274f50 .event/or E_00000244c1274f50/0, E_00000244c1274f50/1;
L_00000244c138d5b0 .array/port v00000244c1385d90, L_00000244c138cd90;
L_00000244c138c250 .concat [ 4 1 0 0], v00000244c13852f0_0, L_00000244c1394120;
L_00000244c138c2f0 .arith/sub 5, L_00000244c138c250, L_00000244c1394168;
L_00000244c138cd90 .concat [ 5 1 0 0], L_00000244c138c2f0, L_00000244c13941b0;
L_00000244c138c890 .cmp/ne 4, v00000244c13852f0_0, L_00000244c13941f8;
S_00000244c115d7f0 .scope module, "tb_csr_reg" "tb_csr_reg" 19 8;
 .timescale -9 -12;
P_00000244c0cc2760 .param/l "CSR_MARCHID" 1 19 63, C4<111100010010>;
P_00000244c0cc2798 .param/l "CSR_MCAUSE" 1 19 55, C4<001101000010>;
P_00000244c0cc27d0 .param/l "CSR_MCYCLE" 1 19 58, C4<101100000000>;
P_00000244c0cc2808 .param/l "CSR_MCYCLEH" 1 19 60, C4<101110000000>;
P_00000244c0cc2840 .param/l "CSR_MEDELEG" 1 19 49, C4<001100000010>;
P_00000244c0cc2878 .param/l "CSR_MEPC" 1 19 54, C4<001101000001>;
P_00000244c0cc28b0 .param/l "CSR_MHARTID" 1 19 65, C4<111100010100>;
P_00000244c0cc28e8 .param/l "CSR_MIDELEG" 1 19 50, C4<001100000011>;
P_00000244c0cc2920 .param/l "CSR_MIE" 1 19 51, C4<001100000100>;
P_00000244c0cc2958 .param/l "CSR_MIMPID" 1 19 64, C4<111100010011>;
P_00000244c0cc2990 .param/l "CSR_MINSTRET" 1 19 59, C4<101100000010>;
P_00000244c0cc29c8 .param/l "CSR_MINSTRETH" 1 19 61, C4<101110000010>;
P_00000244c0cc2a00 .param/l "CSR_MIP" 1 19 57, C4<001101000100>;
P_00000244c0cc2a38 .param/l "CSR_MISA" 1 19 48, C4<001100000001>;
P_00000244c0cc2a70 .param/l "CSR_MSCRATCH" 1 19 53, C4<001101000000>;
P_00000244c0cc2aa8 .param/l "CSR_MSTATUS" 1 19 47, C4<001100000000>;
P_00000244c0cc2ae0 .param/l "CSR_MTVAL" 1 19 56, C4<001101000011>;
P_00000244c0cc2b18 .param/l "CSR_MTVEC" 1 19 52, C4<001100000101>;
P_00000244c0cc2b50 .param/l "CSR_MVENDORID" 1 19 62, C4<111100010001>;
P_00000244c0cc2b88 .param/l "CSR_OP_RC" 1 19 70, C4<10>;
P_00000244c0cc2bc0 .param/l "CSR_OP_RS" 1 19 69, C4<01>;
P_00000244c0cc2bf8 .param/l "CSR_OP_RW" 1 19 68, C4<00>;
v00000244c13854d0_0 .var "clk", 0 0;
v00000244c13861f0_0 .var "csr_addr", 11 0;
v00000244c1386290_0 .var "csr_op", 1 0;
v00000244c1386330_0 .net "csr_rdata", 31 0, v00000244c1387b90_0;  1 drivers
v00000244c13863d0_0 .var "csr_wdata", 31 0;
v00000244c1386470_0 .var "csr_we", 0 0;
v00000244c1386510_0 .var "exception_cause", 31 0;
v00000244c1386c90_0 .var "exception_pc", 31 0;
v00000244c1386970_0 .var "exception_val", 31 0;
v00000244c1386830_0 .var "exception_valid", 0 0;
v00000244c13865b0_0 .var "external_interrupt", 0 0;
v00000244c1386790_0 .var/i "fail_count", 31 0;
v00000244c1388d10_0 .net "global_ie", 0 0, L_00000244c13ecad0;  1 drivers
v00000244c1388e50_0 .net "mepc_out", 31 0, L_00000244c13ec670;  1 drivers
v00000244c1388950_0 .var "mret_exec", 0 0;
v00000244c1388f90_0 .net "mtvec_out", 31 0, L_00000244c13eb790;  1 drivers
v00000244c1388c70_0 .var/i "pass_count", 31 0;
v00000244c1388db0_0 .var "rst_n", 0 0;
v00000244c1388ef0_0 .var "software_interrupt", 0 0;
v00000244c1388a90_0 .var/i "test_num", 31 0;
v00000244c13888b0_0 .var "timer_interrupt", 0 0;
v00000244c13889f0_0 .net "trap_taken", 0 0, L_00000244c13eb250;  1 drivers
E_00000244c1275650 .event posedge, v00000244c13860b0_0;
S_00000244c1389560 .scope task, "csr_read_only" "csr_read_only" 19 141, 19 141 0, S_00000244c115d7f0;
 .timescale -9 -12;
v00000244c1384fd0_0 .var "addr", 11 0;
v00000244c13851b0_0 .var "expected", 31 0;
E_00000244c1275090 .event negedge, v00000244c1386650_0;
E_00000244c1274c50 .event posedge, v00000244c1386650_0;
TD_tb_csr_reg.csr_read_only ;
    %wait E_00000244c1274c50;
    %load/vec4 v00000244c1384fd0_0;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %load/vec4 v00000244c13851b0_0;
    %cmp/ne;
    %jmp/0xz  T_3.4, 6;
    %vpi_call/w 19 150 "$display", "[FAIL] Test %0d: CSR[0x%03X] = 0x%08X, expected 0x%08X", v00000244c1388a90_0, v00000244c1384fd0_0, v00000244c1386330_0, v00000244c13851b0_0 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 19 154 "$display", "[PASS] Test %0d: CSR[0x%03X] = 0x%08X (read-only)", v00000244c1388a90_0, v00000244c1384fd0_0, v00000244c1386330_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_3.5 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %end;
S_00000244c1389ba0 .scope task, "csr_write_read" "csr_write_read" 19 108, 19 108 0, S_00000244c115d7f0;
 .timescale -9 -12;
v00000244c1385b10_0 .var "addr", 11 0;
v00000244c1385610_0 .var "expected_after", 31 0;
v00000244c1383e50_0 .var "expected_rdata", 31 0;
v00000244c1385250_0 .var "op", 1 0;
v00000244c1385390_0 .var "wdata", 31 0;
TD_tb_csr_reg.csr_write_read ;
    %wait E_00000244c1274c50;
    %load/vec4 v00000244c1385b10_0;
    %assign/vec4 v00000244c13861f0_0, 0;
    %load/vec4 v00000244c1385390_0;
    %assign/vec4 v00000244c13863d0_0, 0;
    %load/vec4 v00000244c1385250_0;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %load/vec4 v00000244c1385b10_0;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %load/vec4 v00000244c1385610_0;
    %cmp/ne;
    %jmp/0xz  T_4.6, 6;
    %vpi_call/w 19 129 "$display", "[FAIL] Test %0d: CSR[0x%03X] readback = 0x%08X, expected 0x%08X", v00000244c1388a90_0, v00000244c1385b10_0, v00000244c1386330_0, v00000244c1385610_0 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call/w 19 133 "$display", "[PASS] Test %0d: CSR[0x%03X] write/read correct", v00000244c1388a90_0, v00000244c1385b10_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_4.7 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %end;
S_00000244c13896f0 .scope module, "u_csr" "csr_reg" 19 73, 20 8 0, S_00000244c115d7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_00000244c0d1aae0 .param/l "CSR_MARCHID" 1 20 59, C4<111100010010>;
P_00000244c0d1ab18 .param/l "CSR_MCAUSE" 1 20 51, C4<001101000010>;
P_00000244c0d1ab50 .param/l "CSR_MCYCLE" 1 20 54, C4<101100000000>;
P_00000244c0d1ab88 .param/l "CSR_MCYCLEH" 1 20 56, C4<101110000000>;
P_00000244c0d1abc0 .param/l "CSR_MEDELEG" 1 20 45, C4<001100000010>;
P_00000244c0d1abf8 .param/l "CSR_MEPC" 1 20 50, C4<001101000001>;
P_00000244c0d1ac30 .param/l "CSR_MHARTID" 1 20 61, C4<111100010100>;
P_00000244c0d1ac68 .param/l "CSR_MIDELEG" 1 20 46, C4<001100000011>;
P_00000244c0d1aca0 .param/l "CSR_MIE" 1 20 47, C4<001100000100>;
P_00000244c0d1acd8 .param/l "CSR_MIMPID" 1 20 60, C4<111100010011>;
P_00000244c0d1ad10 .param/l "CSR_MINSTRET" 1 20 55, C4<101100000010>;
P_00000244c0d1ad48 .param/l "CSR_MINSTRETH" 1 20 57, C4<101110000010>;
P_00000244c0d1ad80 .param/l "CSR_MIP" 1 20 53, C4<001101000100>;
P_00000244c0d1adb8 .param/l "CSR_MISA" 1 20 44, C4<001100000001>;
P_00000244c0d1adf0 .param/l "CSR_MSCRATCH" 1 20 49, C4<001101000000>;
P_00000244c0d1ae28 .param/l "CSR_MSTATUS" 1 20 43, C4<001100000000>;
P_00000244c0d1ae60 .param/l "CSR_MTVAL" 1 20 52, C4<001101000011>;
P_00000244c0d1ae98 .param/l "CSR_MTVEC" 1 20 48, C4<001100000101>;
P_00000244c0d1aed0 .param/l "CSR_MVENDORID" 1 20 58, C4<111100010001>;
L_00000244c13ebbf0 .functor AND 1, L_00000244c138c430, L_00000244c138c9d0, C4<1>, C4<1>;
L_00000244c13ebfe0 .functor AND 1, L_00000244c138c390, L_00000244c138c750, C4<1>, C4<1>;
L_00000244c13ebf70 .functor OR 1, L_00000244c13ebbf0, L_00000244c13ebfe0, C4<0>, C4<0>;
L_00000244c13eb480 .functor AND 1, L_00000244c138bdf0, L_00000244c138c4d0, C4<1>, C4<1>;
L_00000244c13eb640 .functor OR 1, L_00000244c13ebf70, L_00000244c13eb480, C4<0>, C4<0>;
L_00000244c13eb410 .functor AND 1, L_00000244c138d650, L_00000244c13eb640, C4<1>, C4<1>;
L_00000244c13eb250 .functor OR 1, v00000244c1386830_0, L_00000244c13eb410, C4<0>, C4<0>;
L_00000244c13ecad0 .functor BUFZ 1, L_00000244c138d650, C4<0>, C4<0>, C4<0>;
L_00000244c13eb790 .functor BUFZ 32, v00000244c13886d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244c13ec670 .functor BUFZ 32, v00000244c1387050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244c13eb6b0 .functor OR 32, v00000244c1387b90_0, v00000244c13863d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244c13ec6e0 .functor NOT 32, v00000244c13863d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000244c13eb170 .functor AND 32, v00000244c1387b90_0, L_00000244c13ec6e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000244c13856b0_0 .net *"_ivl_19", 0 0, L_00000244c13ebbf0;  1 drivers
v00000244c1385cf0_0 .net *"_ivl_21", 0 0, L_00000244c13ebfe0;  1 drivers
v00000244c1385e30_0 .net *"_ivl_23", 0 0, L_00000244c13ebf70;  1 drivers
v00000244c1385f70_0 .net *"_ivl_25", 0 0, L_00000244c13eb480;  1 drivers
v00000244c13838b0_0 .net *"_ivl_27", 0 0, L_00000244c13eb640;  1 drivers
L_00000244c1394240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244c1383950_0 .net/2u *"_ivl_38", 1 0, L_00000244c1394240;  1 drivers
v00000244c1383a90_0 .net *"_ivl_40", 0 0, L_00000244c138ca70;  1 drivers
L_00000244c1394288 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244c1387550_0 .net/2u *"_ivl_42", 1 0, L_00000244c1394288;  1 drivers
v00000244c1387c30_0 .net *"_ivl_44", 0 0, L_00000244c13f3df0;  1 drivers
v00000244c1388630_0 .net *"_ivl_46", 31 0, L_00000244c13eb6b0;  1 drivers
L_00000244c13942d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244c1386a10_0 .net/2u *"_ivl_48", 1 0, L_00000244c13942d0;  1 drivers
v00000244c1388130_0 .net *"_ivl_50", 0 0, L_00000244c13f3350;  1 drivers
v00000244c13877d0_0 .net *"_ivl_52", 31 0, L_00000244c13ec6e0;  1 drivers
v00000244c13875f0_0 .net *"_ivl_54", 31 0, L_00000244c13eb170;  1 drivers
v00000244c1387cd0_0 .net *"_ivl_56", 31 0, L_00000244c13f33f0;  1 drivers
v00000244c1387690_0 .net *"_ivl_58", 31 0, L_00000244c13f2950;  1 drivers
v00000244c1386650_0 .net "clk", 0 0, v00000244c13854d0_0;  1 drivers
v00000244c1386f10_0 .net "csr_addr", 11 0, v00000244c13861f0_0;  1 drivers
v00000244c13881d0_0 .net "csr_op", 1 0, v00000244c1386290_0;  1 drivers
v00000244c1387b90_0 .var "csr_rdata", 31 0;
v00000244c1388770_0 .net "csr_wdata", 31 0, v00000244c13863d0_0;  1 drivers
v00000244c1387d70_0 .net "csr_we", 0 0, v00000244c1386470_0;  1 drivers
v00000244c1386d30_0 .net "csr_write_data", 31 0, L_00000244c13f28b0;  1 drivers
v00000244c13870f0_0 .net "exception_cause", 31 0, v00000244c1386510_0;  1 drivers
v00000244c1386b50_0 .net "exception_pc", 31 0, v00000244c1386c90_0;  1 drivers
v00000244c1387730_0 .net "exception_val", 31 0, v00000244c1386970_0;  1 drivers
v00000244c1388270_0 .net "exception_valid", 0 0, v00000244c1386830_0;  1 drivers
v00000244c1386ab0_0 .net "external_interrupt", 0 0, v00000244c13865b0_0;  1 drivers
v00000244c13874b0_0 .net "global_ie", 0 0, L_00000244c13ecad0;  alias, 1 drivers
v00000244c1386fb0_0 .net "interrupt_taken", 0 0, L_00000244c13eb410;  1 drivers
v00000244c13884f0_0 .var "mcause", 31 0;
v00000244c1388090_0 .var "mcycle", 63 0;
v00000244c1386bf0_0 .var "medeleg", 31 0;
v00000244c1387050_0 .var "mepc", 31 0;
v00000244c13868d0_0 .net "mepc_out", 31 0, L_00000244c13ec670;  alias, 1 drivers
v00000244c1387410_0 .var "mideleg", 31 0;
v00000244c1386dd0_0 .var "mie", 31 0;
v00000244c1387e10_0 .net "mie_meie", 0 0, L_00000244c138c430;  1 drivers
v00000244c13883b0_0 .net "mie_msie", 0 0, L_00000244c138bdf0;  1 drivers
v00000244c1388450_0 .net "mie_mtie", 0 0, L_00000244c138c390;  1 drivers
v00000244c1387230_0 .var "minstret", 63 0;
v00000244c1387190_0 .var "mip", 31 0;
v00000244c1387ff0_0 .net "mip_meip", 0 0, L_00000244c138c9d0;  1 drivers
v00000244c13872d0_0 .net "mip_msip", 0 0, L_00000244c138c4d0;  1 drivers
v00000244c1388310_0 .net "mip_mtip", 0 0, L_00000244c138c750;  1 drivers
v00000244c1387870_0 .var "misa", 31 0;
v00000244c1387eb0_0 .net "mret_exec", 0 0, v00000244c1388950_0;  1 drivers
v00000244c1387910_0 .var "mscratch", 31 0;
v00000244c13879b0_0 .var "mstatus", 31 0;
v00000244c1388590_0 .net "mstatus_mie", 0 0, L_00000244c138d650;  1 drivers
v00000244c1387370_0 .net "mstatus_mpie", 0 0, L_00000244c138b0d0;  1 drivers
v00000244c1387a50_0 .net "mstatus_mpp", 1 0, L_00000244c138bd50;  1 drivers
v00000244c13866f0_0 .var "mtval", 31 0;
v00000244c13886d0_0 .var "mtvec", 31 0;
v00000244c1388810_0 .net "mtvec_out", 31 0, L_00000244c13eb790;  alias, 1 drivers
v00000244c13860b0_0 .net "rst_n", 0 0, v00000244c1388db0_0;  1 drivers
v00000244c1386e70_0 .net "software_interrupt", 0 0, v00000244c1388ef0_0;  1 drivers
v00000244c1387f50_0 .net "timer_interrupt", 0 0, v00000244c13888b0_0;  1 drivers
v00000244c1386150_0 .net "trap_taken", 0 0, L_00000244c13eb250;  alias, 1 drivers
E_00000244c1275310/0 .event negedge, v00000244c13860b0_0;
E_00000244c1275310/1 .event posedge, v00000244c1386650_0;
E_00000244c1275310 .event/or E_00000244c1275310/0, E_00000244c1275310/1;
E_00000244c12750d0/0 .event anyedge, v00000244c1386f10_0, v00000244c13879b0_0, v00000244c1387870_0, v00000244c1386bf0_0;
E_00000244c12750d0/1 .event anyedge, v00000244c1387410_0, v00000244c1386dd0_0, v00000244c13886d0_0, v00000244c1387910_0;
E_00000244c12750d0/2 .event anyedge, v00000244c1387050_0, v00000244c13884f0_0, v00000244c13866f0_0, v00000244c1387190_0;
E_00000244c12750d0/3 .event anyedge, v00000244c1388090_0, v00000244c1387230_0;
E_00000244c12750d0 .event/or E_00000244c12750d0/0, E_00000244c12750d0/1, E_00000244c12750d0/2, E_00000244c12750d0/3;
L_00000244c138d650 .part v00000244c13879b0_0, 3, 1;
L_00000244c138b0d0 .part v00000244c13879b0_0, 7, 1;
L_00000244c138bd50 .part v00000244c13879b0_0, 11, 2;
L_00000244c138bdf0 .part v00000244c1386dd0_0, 3, 1;
L_00000244c138c390 .part v00000244c1386dd0_0, 7, 1;
L_00000244c138c430 .part v00000244c1386dd0_0, 11, 1;
L_00000244c138c4d0 .part v00000244c1387190_0, 3, 1;
L_00000244c138c750 .part v00000244c1387190_0, 7, 1;
L_00000244c138c9d0 .part v00000244c1387190_0, 11, 1;
L_00000244c138ca70 .cmp/eq 2, v00000244c1386290_0, L_00000244c1394240;
L_00000244c13f3df0 .cmp/eq 2, v00000244c1386290_0, L_00000244c1394288;
L_00000244c13f3350 .cmp/eq 2, v00000244c1386290_0, L_00000244c13942d0;
L_00000244c13f33f0 .functor MUXZ 32, v00000244c13863d0_0, L_00000244c13eb170, L_00000244c13f3350, C4<>;
L_00000244c13f2950 .functor MUXZ 32, L_00000244c13f33f0, L_00000244c13eb6b0, L_00000244c13f3df0, C4<>;
L_00000244c13f28b0 .functor MUXZ 32, L_00000244c13f2950, v00000244c13863d0_0, L_00000244c138ca70, C4<>;
S_00000244c115d980 .scope module, "wb_stage" "wb_stage" 21 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
o00000244c1318898 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_00000244c13ebe90 .functor BUFZ 5, o00000244c1318898, C4<00000>, C4<00000>, C4<00000>;
o00000244c13188c8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000244c13ec520 .functor BUFZ 1, o00000244c13188c8, C4<0>, C4<0>, C4<0>;
L_00000244c1394318 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000244c1388b30_0 .net/2u *"_ivl_0", 4 0, L_00000244c1394318;  1 drivers
v00000244c1388bd0_0 .net *"_ivl_2", 0 0, L_00000244c13f3490;  1 drivers
v00000244c12e4240_0 .net *"_ivl_4", 31 0, L_00000244c13f1b90;  1 drivers
o00000244c13187a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c138df10_0 .net "alu_result", 31 0, o00000244c13187a8;  0 drivers
o00000244c13187d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c138f630_0 .net "clk", 0 0, o00000244c13187d8;  0 drivers
o00000244c1318808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c138eeb0_0 .net "mem_data", 31 0, o00000244c1318808;  0 drivers
o00000244c1318838 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c138f310_0 .net "mem_to_reg", 0 0, o00000244c1318838;  0 drivers
o00000244c1318868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000244c138f3b0_0 .net "pc_plus4", 31 0, o00000244c1318868;  0 drivers
v00000244c138f810_0 .net "rd_addr", 4 0, o00000244c1318898;  0 drivers
v00000244c138d970_0 .net "reg_write", 0 0, o00000244c13188c8;  0 drivers
o00000244c13188f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244c138e230_0 .net "rst_n", 0 0, o00000244c13188f8;  0 drivers
v00000244c138ee10_0 .net "wb_rd_addr", 4 0, L_00000244c13ebe90;  1 drivers
v00000244c138f130_0 .net "wb_rd_data", 31 0, L_00000244c13f3a30;  1 drivers
v00000244c138ef50_0 .net "wb_reg_write", 0 0, L_00000244c13ec520;  1 drivers
L_00000244c13f3490 .cmp/eq 5, o00000244c1318898, L_00000244c1394318;
L_00000244c13f1b90 .functor MUXZ 32, o00000244c13187a8, o00000244c1318868, L_00000244c13f3490, C4<>;
L_00000244c13f3a30 .functor MUXZ 32, L_00000244c13f1b90, o00000244c1318808, o00000244c1318838, C4<>;
    .scope S_00000244c12eee20;
T_5 ;
    %wait E_00000244c1272b90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c12393b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c0d7ecf0_0, 0, 1;
    %load/vec4 v00000244c0d7e930_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
    %load/vec4 v00000244c12cd530_0;
    %load/vec4 v00000244c12e7850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c12393b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c0d7ecf0_0, 0, 1;
    %load/vec4 v00000244c12e7710_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000244c12cc810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c12393b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c0d7ecf0_0, 0, 1;
    %load/vec4 v00000244c12cd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000244c1293450_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000244c12e2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v00000244c12e0960_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
T_5.6 ;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000244c12cc8b0_0;
    %load/vec4 v00000244c12e2a80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c12393b0_0, 0, 1;
    %load/vec4 v00000244c12e8390_0;
    %store/vec4 v00000244c0d7ecf0_0, 0, 1;
    %load/vec4 v00000244c12e0960_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000244c12cd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c12393b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c0d7ecf0_0, 0, 1;
    %load/vec4 v00000244c1293450_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v00000244c12cd8f0_0;
    %load/vec4 v00000244c12e2a80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c12393b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c0d7ecf0_0, 0, 1;
    %load/vec4 v00000244c12e0960_0;
    %store/vec4 v00000244c123a530_0, 0, 32;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000244c12eee20;
T_6 ;
    %wait E_00000244c1272d10;
    %load/vec4 v00000244c12e77b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
T_6.2 ;
    %load/vec4 v00000244c12cd490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cc4f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e0aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cdc10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e2d00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e2da0, 0, 4;
    %load/vec4 v00000244c12cd490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
T_6.4 ;
    %load/vec4 v00000244c12cd490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1292230, 0, 4;
    %load/vec4 v00000244c12cd490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
T_6.6 ;
    %load/vec4 v00000244c12cd490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12b74d0, 0, 4;
    %load/vec4 v00000244c12cd490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000244c12cd850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
T_6.8 ;
    %load/vec4 v00000244c12cd490_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_6.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cd3f0, 0, 4;
    %load/vec4 v00000244c12cd490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
T_6.10 ;
    %load/vec4 v00000244c12cd490_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_6.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cce50, 0, 4;
    %load/vec4 v00000244c12cd490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244c12e7e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
T_6.12 ;
    %load/vec4 v00000244c12cd490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c12cd490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e7350, 0, 4;
    %load/vec4 v00000244c12cd490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12cd490_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000244c12cc810_0;
    %load/vec4 v00000244c12e2080_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v00000244c12e7e90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_6.16, 5;
    %load/vec4 v00000244c0d7e930_0;
    %load/vec4 v00000244c12e7e90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e7350, 0, 4;
    %load/vec4 v00000244c12e7e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000244c12e7e90_0, 0;
T_6.16 ;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v00000244c12cd530_0;
    %load/vec4 v00000244c12e2080_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v00000244c12e7e90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.20, 5;
    %load/vec4 v00000244c12e7e90_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000244c12e7e90_0, 0;
T_6.20 ;
T_6.18 ;
T_6.15 ;
    %load/vec4 v00000244c12e29e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000244c12e72b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cc4f0, 0, 4;
    %load/vec4 v00000244c12e8430_0;
    %load/vec4 v00000244c12e72b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e0aa0, 0, 4;
    %load/vec4 v00000244c12e2440_0;
    %load/vec4 v00000244c12e72b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cdc10, 0, 4;
    %load/vec4 v00000244c12e0d20_0;
    %load/vec4 v00000244c12e72b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e2d00, 0, 4;
    %load/vec4 v00000244c12e1fe0_0;
    %load/vec4 v00000244c12e72b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e2da0, 0, 4;
    %load/vec4 v00000244c12e0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v00000244c12e7e90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_6.26, 5;
    %load/vec4 v00000244c12e2260_0;
    %addi 4, 0, 32;
    %load/vec4 v00000244c12e7e90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12e7350, 0, 4;
    %load/vec4 v00000244c12e7e90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000244c12e7e90_0, 0;
T_6.26 ;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v00000244c12e1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %load/vec4 v00000244c12e7e90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.30, 5;
    %load/vec4 v00000244c12e7e90_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000244c12e7e90_0, 0;
T_6.30 ;
T_6.28 ;
T_6.25 ;
    %load/vec4 v00000244c12e1f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %load/vec4 v00000244c12cd850_0;
    %parti/s 9, 0, 2;
    %load/vec4 v00000244c12e2300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000244c12cd850_0, 0;
    %load/vec4 v00000244c12e82f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000244c1292230, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v00000244c12e2300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c12e82f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1292230, 0, 4;
    %load/vec4 v00000244c12e2300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %load/vec4 v00000244c12e7990_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000244c12b74d0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_6.36, 4;
    %load/vec4 v00000244c12e7990_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000244c12b74d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v00000244c12e7990_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12b74d0, 0, 4;
T_6.36 ;
    %jmp T_6.35;
T_6.34 ;
    %load/vec4 v00000244c12e7990_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000244c12b74d0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.38, 4;
    %load/vec4 v00000244c12e7990_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000244c12b74d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v00000244c12e7990_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12b74d0, 0, 4;
T_6.38 ;
T_6.35 ;
    %load/vec4 v00000244c12e2300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %load/vec4 v00000244c12e73f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cd3f0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_6.42, 4;
    %load/vec4 v00000244c12e73f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cd3f0, 4;
    %addi 1, 0, 2;
    %load/vec4 v00000244c12e73f0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cd3f0, 0, 4;
T_6.42 ;
    %jmp T_6.41;
T_6.40 ;
    %load/vec4 v00000244c12e73f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cd3f0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.44, 4;
    %load/vec4 v00000244c12e73f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cd3f0, 4;
    %subi 1, 0, 2;
    %load/vec4 v00000244c12e73f0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cd3f0, 0, 4;
T_6.44 ;
T_6.41 ;
    %load/vec4 v00000244c12b7a70_0;
    %load/vec4 v00000244c12cc770_0;
    %cmp/ne;
    %jmp/0xz  T_6.46, 4;
    %load/vec4 v00000244c12cc770_0;
    %load/vec4 v00000244c12e2300_0;
    %cmp/e;
    %jmp/0xz  T_6.48, 4;
    %load/vec4 v00000244c12e7670_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cce50, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_6.50, 4;
    %load/vec4 v00000244c12e7670_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cce50, 4;
    %addi 1, 0, 2;
    %load/vec4 v00000244c12e7670_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cce50, 0, 4;
T_6.50 ;
    %jmp T_6.49;
T_6.48 ;
    %load/vec4 v00000244c12e7670_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cce50, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_6.52, 4;
    %load/vec4 v00000244c12e7670_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12cce50, 4;
    %subi 1, 0, 2;
    %load/vec4 v00000244c12e7670_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c12cce50, 0, 4;
T_6.52 ;
T_6.49 ;
T_6.46 ;
T_6.32 ;
    %load/vec4 v00000244c12e2080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.54, 8;
    %load/vec4 v00000244c12cd850_0;
    %parti/s 9, 0, 2;
    %load/vec4 v00000244c12e2300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000244c12cd850_0, 0;
T_6.54 ;
T_6.22 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000244c1301040;
T_7 ;
    %wait E_00000244c12734d0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %load/vec4 v00000244c12e7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000244c12e75d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000244c12e75d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000244c12e78f0_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000244c1301040;
T_8 ;
    %wait E_00000244c1273590;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %load/vec4 v00000244c12e7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000244c12e75d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e7c10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e7c10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000244c12e7c10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v00000244c12e7c10_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000244c12e75d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e7c10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v00000244c12e7c10_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000244c12e7c10_0;
    %store/vec4 v00000244c12e6f90_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000244c1301040;
T_9 ;
    %wait E_00000244c12730d0;
    %load/vec4 v00000244c12e8070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000244c12e81b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e70d0_0, 0, 32;
T_9.4 ;
    %load/vec4 v00000244c12e70d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v00000244c12e78f0_0;
    %load/vec4 v00000244c12e70d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v00000244c12e6f90_0;
    %load/vec4 v00000244c12e70d0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v00000244c12e8570_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244c12e70d0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v00000244c12e7ad0, 5, 6;
T_9.6 ;
    %load/vec4 v00000244c12e70d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12e70d0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000244c1301040;
T_10 ;
    %wait E_00000244c12730d0;
    %load/vec4 v00000244c12e8070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c12e7a30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000244c12e7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000244c12e8570_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12e7ad0, 4;
    %assign/vec4 v00000244c12e7b70_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000244c1301040;
T_11 ;
    %wait E_00000244c1273090;
    %load/vec4 v00000244c12e7b70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000244c12e8250_0, 0, 8;
    %load/vec4 v00000244c12e7b70_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000244c12e7fd0_0, 0, 8;
    %load/vec4 v00000244c12e7b70_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000244c12e7170_0, 0, 8;
    %load/vec4 v00000244c12e7b70_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000244c12e7490_0, 0, 8;
    %load/vec4 v00000244c12e7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000244c12e75d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000244c12e8610_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e8250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v00000244c12e8250_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000244c12e8250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000244c12e8610_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e7fd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v00000244c12e7fd0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000244c12e7fd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000244c12e8610_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e7170_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v00000244c12e7170_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000244c12e7170_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v00000244c12e8610_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e7490_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v00000244c12e7490_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000244c12e7490_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000244c12e75d0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v00000244c12e8610_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e7fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c12e8250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v00000244c12e7fd0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v00000244c12e7fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c12e8250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v00000244c12e8610_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e7490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c12e7170_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v00000244c12e7490_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v00000244c12e7490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c12e7170_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000244c12e7b70_0;
    %store/vec4 v00000244c12e7a30_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000244c1301040;
T_12 ;
    %end;
    .thread T_12;
    .scope S_00000244c12dbd20;
T_13 ;
    %wait E_00000244c12732d0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %load/vec4 v00000244c12e52d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v00000244c12e7f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v00000244c12e7f30_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000244c12e64f0_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000244c12dbd20;
T_14 ;
    %wait E_00000244c12736d0;
    %load/vec4 v00000244c12e52d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v00000244c12e7f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e4bf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e4bf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000244c12e4bf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v00000244c12e4bf0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v00000244c12e7f30_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e4bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v00000244c12e4bf0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v00000244c12e4bf0_0;
    %store/vec4 v00000244c12e5e10_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000244c12dbd20;
T_15 ;
    %wait E_00000244c1273490;
    %load/vec4 v00000244c12e59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e5cd0_0, 0, 32;
T_15.2 ;
    %load/vec4 v00000244c12e5cd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v00000244c12e64f0_0;
    %load/vec4 v00000244c12e5cd0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v00000244c12e5e10_0;
    %load/vec4 v00000244c12e5cd0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v00000244c12e5370_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244c12e5cd0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v00000244c12e6590, 5, 6;
T_15.4 ;
    %load/vec4 v00000244c12e5cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c12e5cd0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000244c12dbd20;
T_16 ;
    %wait E_00000244c1272f10;
    %load/vec4 v00000244c12e5870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c12e55f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c12e5d70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000244c12e5af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c12e63b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c12e68b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000244c12e4a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000244c12e5370_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000244c12e6590, 4;
    %assign/vec4 v00000244c12e55f0_0, 0;
    %load/vec4 v00000244c12e7f30_0;
    %assign/vec4 v00000244c12e5d70_0, 0;
    %load/vec4 v00000244c12e52d0_0;
    %assign/vec4 v00000244c12e5af0_0, 0;
    %load/vec4 v00000244c12e48d0_0;
    %assign/vec4 v00000244c12e63b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c12e68b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c12e68b0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000244c12dbd20;
T_17 ;
    %wait E_00000244c1273310;
    %load/vec4 v00000244c12e68b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000244c12e5af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v00000244c12e5d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v00000244c12e63b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v00000244c12e63b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v00000244c12e63b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v00000244c12e63b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v00000244c12e5d70_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v00000244c12e63b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v00000244c12e63b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v00000244c12e55f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v00000244c12e55f0_0;
    %store/vec4 v00000244c12e5230_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e5230_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000244c12dbd20;
T_18 ;
    %end;
    .thread T_18;
    .scope S_00000244c115db10;
T_19 ;
    %wait E_00000244c1273350;
    %load/vec4 v00000244c12e4d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.25, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.0 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.1 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %sub;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.2 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %and;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.3 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %or;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.4 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %xor;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.5 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.6 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.7 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.8 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.32, 8;
T_19.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.32, 8;
 ; End of false expr.
    %blend;
T_19.32;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.9 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.34, 8;
T_19.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.34, 8;
 ; End of false expr.
    %blend;
T_19.34;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.10 ;
    %load/vec4 v00000244c12e6270_0;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.11 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.12 ;
    %load/vec4 v00000244c12e6090_0;
    %addi 4, 0, 32;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.13 ;
    %load/vec4 v00000244c12e6090_0;
    %addi 4, 0, 32;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.14 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.15 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.16 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.17 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.18 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.19 ;
    %load/vec4 v00000244c12e6090_0;
    %load/vec4 v00000244c12e6270_0;
    %add;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.20 ;
    %load/vec4 v00000244c12e6270_0;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.21 ;
    %load/vec4 v00000244c12e6e50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.22 ;
    %load/vec4 v00000244c12e6e50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.23 ;
    %load/vec4 v00000244c12e6d10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.24 ;
    %load/vec4 v00000244c12e4dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.25 ;
    %load/vec4 v00000244c12e6310_0;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.26 ;
    %load/vec4 v00000244c12e6450_0;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.27 ;
    %load/vec4 v00000244c12e4fb0_0;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.28 ;
    %load/vec4 v00000244c12e66d0_0;
    %store/vec4 v00000244c12e6b30_0, 0, 32;
    %jmp T_19.30;
T_19.30 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000244c0d7ac20;
T_20 ;
    %wait E_00000244c1273710;
    %load/vec4 v00000244c11600c0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v00000244c115fe40_0;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.1 ;
    %load/vec4 v00000244c115fe40_0;
    %nor/r;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v00000244c115fc60_0;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v00000244c115fc60_0;
    %nor/r;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v00000244c11608e0_0;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v00000244c11608e0_0;
    %nor/r;
    %store/vec4 v00000244c11602a0_0, 0, 1;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000244c0d7ac20;
T_21 ;
    %wait E_00000244c1272d50;
    %load/vec4 v00000244c1160de0_0;
    %load/vec4 v00000244c11600c0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000244c115f760_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000244c115fa80_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000244c115f760_0;
    %store/vec4 v00000244c115fa80_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000244c0d7ac20;
T_22 ;
    %wait E_00000244c1273550;
    %load/vec4 v00000244c115ff80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1160200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1160a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1160520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c1160e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c115fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c115f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c115fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1160f20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000244c1160160_0;
    %assign/vec4 v00000244c1160200_0, 0;
    %load/vec4 v00000244c115f760_0;
    %assign/vec4 v00000244c1160a20_0, 0;
    %load/vec4 v00000244c115fee0_0;
    %assign/vec4 v00000244c1160520_0, 0;
    %load/vec4 v00000244c1160c00_0;
    %assign/vec4 v00000244c1160e80_0, 0;
    %load/vec4 v00000244c115f620_0;
    %assign/vec4 v00000244c115fda0_0, 0;
    %load/vec4 v00000244c11611a0_0;
    %assign/vec4 v00000244c115f4e0_0, 0;
    %load/vec4 v00000244c115f940_0;
    %assign/vec4 v00000244c115fd00_0, 0;
    %load/vec4 v00000244c1160fc0_0;
    %assign/vec4 v00000244c1160f20_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000244c0d27ec0;
T_23 ;
    %wait E_00000244c1272ed0;
    %load/vec4 v00000244c1160340_0;
    %load/vec4 v00000244c1160020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c1160020_0;
    %load/vec4 v00000244c137ba70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000244c1160660_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000244c137c650_0;
    %load/vec4 v00000244c137cf10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c137cf10_0;
    %load/vec4 v00000244c137ba70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244c1160660_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1160660_0, 0, 2;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000244c0d27ec0;
T_24 ;
    %wait E_00000244c1272e50;
    %load/vec4 v00000244c1160340_0;
    %load/vec4 v00000244c1160020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c1160020_0;
    %load/vec4 v00000244c137bd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000244c11607a0_0, 0, 2;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000244c137c650_0;
    %load/vec4 v00000244c137cf10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c137cf10_0;
    %load/vec4 v00000244c137bd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244c11607a0_0, 0, 2;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c11607a0_0, 0, 2;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000244c0d27ec0;
T_25 ;
    %wait E_00000244c1273150;
    %load/vec4 v00000244c1160340_0;
    %load/vec4 v00000244c1160020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c1160020_0;
    %load/vec4 v00000244c137cab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000244c11605c0_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000244c137c650_0;
    %load/vec4 v00000244c137cf10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c137cf10_0;
    %load/vec4 v00000244c137cab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244c11605c0_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c11605c0_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000244c0d27ec0;
T_26 ;
    %wait E_00000244c1272dd0;
    %load/vec4 v00000244c1160340_0;
    %load/vec4 v00000244c1160020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c1160020_0;
    %load/vec4 v00000244c137c510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000244c1160700_0, 0, 2;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000244c137c650_0;
    %load/vec4 v00000244c137cf10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c137cf10_0;
    %load/vec4 v00000244c137c510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244c1160700_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1160700_0, 0, 2;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000244c0d27ec0;
T_27 ;
    %wait E_00000244c1272d90;
    %load/vec4 v00000244c137ca10_0;
    %load/vec4 v00000244c137c5b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c137c5b0_0;
    %load/vec4 v00000244c137ba70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000244c137c5b0_0;
    %load/vec4 v00000244c137bd90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c1160840_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137c330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137c470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1160840_0, 0, 1;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137cb50_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000244c115dfc0;
T_28 ;
    %wait E_00000244c1272f90;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137cd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137c0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137bed0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137cc90_0, 0, 1;
    %load/vec4 v00000244c137bf70_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %jmp T_28.11;
T_28.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %load/vec4 v00000244c137c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %jmp T_28.20;
T_28.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.19 ;
    %load/vec4 v00000244c137c830_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_28.22, 8;
T_28.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_28.22, 8;
 ; End of false expr.
    %blend;
T_28.22;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.20;
T_28.20 ;
    %pop/vec4 1;
    %jmp T_28.11;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %load/vec4 v00000244c137c830_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_28.23, 4;
    %load/vec4 v00000244c137c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %jmp T_28.33;
T_28.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.33;
T_28.33 ;
    %pop/vec4 1;
    %jmp T_28.24;
T_28.23 ;
    %load/vec4 v00000244c137c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.41, 6;
    %jmp T_28.42;
T_28.34 ;
    %load/vec4 v00000244c137c830_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_28.44, 8;
T_28.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_28.44, 8;
 ; End of false expr.
    %blend;
T_28.44;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.39 ;
    %load/vec4 v00000244c137c830_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_28.46, 8;
T_28.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_28.46, 8;
 ; End of false expr.
    %blend;
T_28.46;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.42;
T_28.42 ;
    %pop/vec4 1;
T_28.24 ;
    %jmp T_28.11;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %jmp T_28.11;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %jmp T_28.11;
T_28.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bed0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %jmp T_28.11;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bed0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %jmp T_28.11;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %load/vec4 v00000244c137c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.52, 6;
    %jmp T_28.53;
T_28.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.53;
T_28.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.53;
T_28.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.53;
T_28.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.53;
T_28.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.53;
T_28.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %jmp T_28.53;
T_28.53 ;
    %pop/vec4 1;
    %jmp T_28.11;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137be30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %jmp T_28.11;
T_28.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137cd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137bbb0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000244c137c6f0_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000244c137b890_0, 0, 3;
    %jmp T_28.11;
T_28.9 ;
    %load/vec4 v00000244c137c010_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_28.54, 4;
    %load/vec4 v00000244c137c970_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_28.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_28.57, 6;
    %jmp T_28.58;
T_28.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137c3d0_0, 0, 1;
    %jmp T_28.58;
T_28.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137cc90_0, 0, 1;
    %jmp T_28.58;
T_28.58 ;
    %pop/vec4 1;
T_28.54 ;
    %jmp T_28.11;
T_28.11 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000244c0d28050;
T_29 ;
    %wait E_00000244c1272e90;
    %load/vec4 v00000244c1379c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c137ae90_0, 0, 32;
    %jmp T_29.6;
T_29.0 ;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244c137ae90_0, 0, 32;
    %jmp T_29.6;
T_29.1 ;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c1379e50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244c137ae90_0, 0, 32;
    %jmp T_29.6;
T_29.2 ;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c1379e50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c1379e50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000244c137ae90_0, 0, 32;
    %jmp T_29.6;
T_29.3 ;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000244c137ae90_0, 0, 32;
    %jmp T_29.6;
T_29.4 ;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v00000244c1379e50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c1379e50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c1379e50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000244c137ae90_0, 0, 32;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000244c0d28050;
T_30 ;
    %wait E_00000244c1273750;
    %load/vec4 v00000244c137a7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137a030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137b570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137b390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137a490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1379310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c137a530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c1379950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c137a2b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000244c137b1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c13799f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137b4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137acb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1379630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1379770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137b070_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000244c1379810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137a030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137b570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137b390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137a490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1379310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c137a530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c1379950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c137a2b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000244c137b1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c13799f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137b4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137acb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1379630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1379770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137b070_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v00000244c137a850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v00000244c137aad0_0;
    %assign/vec4 v00000244c137a030_0, 0;
    %load/vec4 v00000244c137a210_0;
    %assign/vec4 v00000244c137b570_0, 0;
    %load/vec4 v00000244c13798b0_0;
    %assign/vec4 v00000244c137b390_0, 0;
    %load/vec4 v00000244c137b250_0;
    %assign/vec4 v00000244c137a490_0, 0;
    %load/vec4 v00000244c137ae90_0;
    %assign/vec4 v00000244c1379310_0, 0;
    %load/vec4 v00000244c13793b0_0;
    %assign/vec4 v00000244c137a530_0, 0;
    %load/vec4 v00000244c137a3f0_0;
    %assign/vec4 v00000244c1379950_0, 0;
    %load/vec4 v00000244c137b110_0;
    %assign/vec4 v00000244c137a2b0_0, 0;
    %load/vec4 v00000244c1379db0_0;
    %assign/vec4 v00000244c137b1b0_0, 0;
    %load/vec4 v00000244c1379130_0;
    %assign/vec4 v00000244c13799f0_0, 0;
    %load/vec4 v00000244c137a5d0_0;
    %assign/vec4 v00000244c137b4d0_0, 0;
    %load/vec4 v00000244c13791d0_0;
    %assign/vec4 v00000244c137acb0_0, 0;
    %load/vec4 v00000244c1379f90_0;
    %assign/vec4 v00000244c137a710_0, 0;
    %load/vec4 v00000244c137a0d0_0;
    %assign/vec4 v00000244c137aa30_0, 0;
    %load/vec4 v00000244c1379590_0;
    %assign/vec4 v00000244c1379630_0, 0;
    %load/vec4 v00000244c1379bd0_0;
    %assign/vec4 v00000244c1379770_0, 0;
    %load/vec4 v00000244c137b750_0;
    %assign/vec4 v00000244c137b070_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000244c0d281e0;
T_31 ;
    %wait E_00000244c1273790;
    %load/vec4 v00000244c1379450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137b430_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000244c137afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v00000244c137ab70_0;
    %assign/vec4 v00000244c137b430_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000244c0d281e0;
T_32 ;
    %wait E_00000244c1273790;
    %load/vec4 v00000244c1379450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137adf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137ac10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137b2f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000244c137afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000244c137b430_0;
    %assign/vec4 v00000244c137adf0_0, 0;
    %load/vec4 v00000244c137b6b0_0;
    %assign/vec4 v00000244c137ac10_0, 0;
    %load/vec4 v00000244c137a990_0;
    %assign/vec4 v00000244c137b2f0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000244c115dca0;
T_33 ;
    %wait E_00000244c12737d0;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e900, 4;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e0e0, 4;
    %load/vec4 v00000244c137f440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c137db40_0, 0, 1;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137efe0, 4;
    %store/vec4 v00000244c137d320_0, 0, 32;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e7c0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v00000244c137e180_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137db40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c137d320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137e180_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000244c115dca0;
T_34 ;
    %wait E_00000244c1273110;
    %load/vec4 v00000244c137f1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c137d280_0, 0, 32;
T_34.2 ;
    %load/vec4 v00000244c137d280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v00000244c137d280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e7c0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v00000244c137d280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e900, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c137d280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137efe0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c137d280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e0e0, 0, 4;
    %load/vec4 v00000244c137d280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c137d280_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000244c137ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e900, 0, 4;
    %load/vec4 v00000244c137e400_0;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137efe0, 0, 4;
    %load/vec4 v00000244c137f440_0;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e0e0, 0, 4;
    %load/vec4 v00000244c137e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e7c0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_34.8, 4;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e7c0, 4;
    %addi 1, 0, 2;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e7c0, 0, 4;
T_34.8 ;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e7c0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_34.10, 4;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000244c137e7c0, 4;
    %subi 1, 0, 2;
    %load/vec4 v00000244c137eb80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c137e7c0, 0, 4;
T_34.10 ;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_00000244c112a150;
T_35 ;
    %wait E_00000244c1273110;
    %load/vec4 v00000244c137dc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137f080_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000244c137d820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v00000244c137d460_0;
    %assign/vec4 v00000244c137f080_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000244c112a150;
T_36 ;
    %wait E_00000244c1273110;
    %load/vec4 v00000244c137dc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137e2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c137d5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137f580_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000244c137d820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v00000244c137eea0_0;
    %assign/vec4 v00000244c137ec20_0, 0;
    %load/vec4 v00000244c137f3a0_0;
    %assign/vec4 v00000244c137e2c0_0, 0;
    %load/vec4 v00000244c137f800_0;
    %assign/vec4 v00000244c137d640_0, 0;
    %load/vec4 v00000244c137dd20_0;
    %assign/vec4 v00000244c137d5a0_0, 0;
    %load/vec4 v00000244c137e860_0;
    %assign/vec4 v00000244c137f580_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000244c1108dd0;
T_37 ;
    %wait E_00000244c1273390;
    %load/vec4 v00000244c137d0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000244c137ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c137e5e0_0, 0, 32;
T_37.4 ;
    %load/vec4 v00000244c137e5e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_37.5, 5;
    %load/vec4 v00000244c137ecc0_0;
    %load/vec4 v00000244c137e5e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v00000244c137f120_0;
    %load/vec4 v00000244c137e5e0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v00000244c137d1e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000244c137e5e0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v00000244c137f300, 5, 6;
T_37.6 ;
    %load/vec4 v00000244c137e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c137e5e0_0, 0, 32;
    %jmp T_37.4;
T_37.5 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000244c1108dd0;
T_38 ;
    %end;
    .thread T_38;
    .scope S_00000244c1108f60;
T_39 ;
    %wait E_00000244c1272b10;
    %load/vec4 v00000244c1380020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1380b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137df00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c137fbc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244c13802a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1380e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1380660_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000244c137fda0_0;
    %assign/vec4 v00000244c1380b60_0, 0;
    %load/vec4 v00000244c137de60_0;
    %assign/vec4 v00000244c137df00_0, 0;
    %load/vec4 v00000244c137f9e0_0;
    %assign/vec4 v00000244c137fbc0_0, 0;
    %load/vec4 v00000244c137f8a0_0;
    %assign/vec4 v00000244c13802a0_0, 0;
    %load/vec4 v00000244c1380f20_0;
    %assign/vec4 v00000244c1380e80_0, 0;
    %load/vec4 v00000244c1380ca0_0;
    %assign/vec4 v00000244c1380660_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000244c0d6e570;
T_40 ;
    %wait E_00000244c1273810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c13808e0_0, 0, 1;
    %load/vec4 v00000244c13820f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v00000244c1383590_0;
    %load/vec4 v00000244c1383090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c13808e0_0, 0, 1;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v00000244c1382410_0;
    %load/vec4 v00000244c13822d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c13808e0_0, 0, 1;
T_40.4 ;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000244c0d6e570;
T_41 ;
    %wait E_00000244c12731d0;
    %load/vec4 v00000244c13816f0_0;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %load/vec4 v00000244c13816f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %jmp T_41.6;
T_41.0 ;
    %load/vec4 v00000244c1383590_0;
    %load/vec4 v00000244c1382410_0;
    %or;
    %load/vec4 v00000244c13803e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v00000244c1383590_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244c1382410_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
T_41.9 ;
T_41.8 ;
    %jmp T_41.6;
T_41.1 ;
    %load/vec4 v00000244c13820f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.12;
T_41.11 ;
    %load/vec4 v00000244c13822d0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244c13811f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.14;
T_41.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
T_41.14 ;
T_41.12 ;
    %jmp T_41.6;
T_41.2 ;
    %load/vec4 v00000244c13820f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v00000244c13822d0_0;
    %load/vec4 v00000244c13811f0_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_41.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.16;
T_41.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
T_41.16 ;
    %jmp T_41.6;
T_41.3 ;
    %load/vec4 v00000244c13808e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.18;
T_41.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
T_41.18 ;
    %jmp T_41.6;
T_41.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.6;
T_41.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244c13805c0_0, 0, 3;
    %jmp T_41.6;
T_41.6 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000244c0d6e570;
T_42 ;
    %wait E_00000244c1273190;
    %load/vec4 v00000244c1381830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000244c13816f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1382c30_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v00000244c13805c0_0;
    %assign/vec4 v00000244c13816f0_0, 0;
    %load/vec4 v00000244c13816f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v00000244c137f940_0;
    %assign/vec4 v00000244c1382c30_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000244c0d6e570;
T_43 ;
    %wait E_00000244c1273890;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1380ac0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c13818d0_0, 0, 1;
    %load/vec4 v00000244c1383130_0;
    %store/vec4 v00000244c1380c00_0, 0, 32;
    %load/vec4 v00000244c1382410_0;
    %load/vec4 v00000244c13803e0_0;
    %nor/r;
    %and;
    %store/vec4 v00000244c1380200_0, 0, 1;
    %load/vec4 v00000244c1383590_0;
    %load/vec4 v00000244c13803e0_0;
    %nor/r;
    %and;
    %store/vec4 v00000244c1380980_0, 0, 1;
    %load/vec4 v00000244c13816f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v00000244c13816f0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000244c13816f0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000244c1380160_0, 0, 1;
    %load/vec4 v00000244c1383130_0;
    %store/vec4 v00000244c1380840_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1380700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c137ff80_0, 0, 1;
    %load/vec4 v00000244c13816f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %jmp T_43.6;
T_43.0 ;
    %load/vec4 v00000244c13803e0_0;
    %load/vec4 v00000244c1383590_0;
    %load/vec4 v00000244c1382410_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.7, 8;
    %load/vec4 v00000244c1381510_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v00000244c1381650_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v00000244c1380ac0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c13818d0_0, 0, 1;
T_43.7 ;
    %jmp T_43.6;
T_43.1 ;
    %load/vec4 v00000244c13822d0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244c13811f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_43.9, 9;
    %load/vec4 v00000244c13833b0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v00000244c13827d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c13807a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000244c1380840_0, 0, 32;
    %jmp T_43.10;
T_43.9 ;
    %load/vec4 v00000244c13833b0_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v00000244c13827d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v00000244c1380ac0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c13818d0_0, 0, 1;
T_43.10 ;
    %jmp T_43.6;
T_43.2 ;
    %load/vec4 v00000244c13833b0_0;
    %load/vec4 v00000244c13807a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000244c1380840_0, 0, 32;
    %jmp T_43.6;
T_43.3 ;
    %load/vec4 v00000244c13816f0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000244c13822d0_0;
    %load/vec4 v00000244c13811f0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.11, 8;
    %load/vec4 v00000244c13833b0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v00000244c13827d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244c13807a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000244c1380840_0, 0, 32;
    %jmp T_43.12;
T_43.11 ;
    %load/vec4 v00000244c13833b0_0;
    %load/vec4 v00000244c13807a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v00000244c1380840_0, 0, 32;
T_43.12 ;
    %jmp T_43.6;
T_43.4 ;
    %load/vec4 v00000244c13803e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.13, 8;
    %load/vec4 v00000244c1383130_0;
    %store/vec4 v00000244c1380840_0, 0, 32;
    %load/vec4 v00000244c1383130_0;
    %store/vec4 v00000244c1380c00_0, 0, 32;
    %load/vec4 v00000244c1382410_0;
    %store/vec4 v00000244c1380200_0, 0, 1;
    %load/vec4 v00000244c1383590_0;
    %store/vec4 v00000244c1380980_0, 0, 1;
    %jmp T_43.14;
T_43.13 ;
    %load/vec4 v00000244c1380840_0;
    %store/vec4 v00000244c1380c00_0, 0, 32;
    %load/vec4 v00000244c1382410_0;
    %store/vec4 v00000244c1380200_0, 0, 1;
    %load/vec4 v00000244c1383590_0;
    %store/vec4 v00000244c1380980_0, 0, 1;
T_43.14 ;
    %jmp T_43.6;
T_43.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c1380700_0, 0, 1;
    %jmp T_43.6;
T_43.6 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000244c0d6e860;
T_44 ;
    %wait E_00000244c12733d0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000244c1381150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c13831d0_0, 0, 32;
T_44.0 ;
    %load/vec4 v00000244c13831d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_44.1, 5;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1382e10, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c1383810, 4, 0;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1382e10, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %jmp T_44.6;
T_44.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c13810b0, 4, 0;
    %jmp T_44.6;
T_44.3 ;
    %load/vec4 v00000244c13831d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_44.7, 5;
    %load/vec4 v00000244c13831d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000244c13810b0, 4;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c1381150, 4, 0;
T_44.7 ;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1381970, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c13810b0, 4, 0;
    %jmp T_44.6;
T_44.4 ;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1381970, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c1381150, 4, 0;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1381150, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c13810b0, 4, 0;
    %jmp T_44.6;
T_44.5 ;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1381970, 4;
    %store/vec4 v00000244c1382870_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_00000244c115e150;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c1381150, 4, 0;
    %ix/getv/s 4, v00000244c13831d0_0;
    %load/vec4a v00000244c1381970, 4;
    %store/vec4 v00000244c13825f0_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_00000244c115de30;
    %ix/getv/s 4, v00000244c13831d0_0;
    %store/vec4a v00000244c13810b0, 4, 0;
    %jmp T_44.6;
T_44.6 ;
    %pop/vec4 1;
    %load/vec4 v00000244c13831d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c13831d0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000244c0d6e860;
T_45 ;
    %wait E_00000244c1273290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1382cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1381330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1382b90_0, 0, 32;
T_45.0 ;
    %load/vec4 v00000244c1382b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1383810, 4;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1381150, 4;
    %load/vec4 v00000244c1382730_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v00000244c1382730_0;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c13810b0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v00000244c1382b90_0;
    %store/vec4a v00000244c1381fb0, 4, 0;
    %load/vec4 v00000244c1383770_0;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1383450, 4;
    %and;
    %load/vec4 v00000244c1381470_0;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1381a10, 4;
    %and;
    %or;
    %load/vec4 v00000244c13815b0_0;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1383270, 4;
    %and;
    %or;
    %ix/getv/s 4, v00000244c1382b90_0;
    %store/vec4a v00000244c1381bf0, 4, 0;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1381fb0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c1382cd0_0, 0, 1;
    %ix/getv/s 4, v00000244c1382b90_0;
    %load/vec4a v00000244c1381bf0, 4;
    %store/vec4 v00000244c1381330_0, 0, 1;
T_45.2 ;
    %load/vec4 v00000244c1382b90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1382b90_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000244c0d6e860;
T_46 ;
    %wait E_00000244c12738d0;
    %load/vec4 v00000244c13836d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v00000244c1382cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v00000244c1381330_0;
    %store/vec4 v00000244c1381e70_0, 0, 1;
    %load/vec4 v00000244c1381330_0;
    %nor/r;
    %store/vec4 v00000244c1381b50_0, 0, 1;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c1381e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1381b50_0, 0, 1;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v00000244c1382cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v00000244c1381330_0;
    %store/vec4 v00000244c1381e70_0, 0, 1;
    %load/vec4 v00000244c1381330_0;
    %nor/r;
    %store/vec4 v00000244c1381b50_0, 0, 1;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1381e70_0, 0, 1;
    %load/vec4 v00000244c1381470_0;
    %load/vec4 v00000244c1383770_0;
    %or;
    %load/vec4 v00000244c13815b0_0;
    %or;
    %store/vec4 v00000244c1381b50_0, 0, 1;
T_46.5 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000244c0d7d510;
T_47 ;
    %wait E_00000244c1275510;
    %load/vec4 v00000244c1384530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c13857f0_0, 0, 32;
T_47.2 ;
    %load/vec4 v00000244c13857f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c13857f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1384350, 0, 4;
    %load/vec4 v00000244c13857f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c13857f0_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v00000244c13859d0_0;
    %load/vec4 v00000244c1384490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v00000244c1383bd0_0;
    %load/vec4 v00000244c1384490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1384350, 0, 4;
T_47.4 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_00000244c0d7d6a0;
T_48 ;
    %wait E_00000244c1274f50;
    %load/vec4 v00000244c1384df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244c13852f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1385110_0, 0, 32;
T_48.2 ;
    %load/vec4 v00000244c1385110_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000244c1385110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1385d90, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v00000244c1385110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1384e90, 0, 4;
    %load/vec4 v00000244c1385110_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1385110_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000244c1384c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v00000244c13847b0_0;
    %assign/vec4 v00000244c13852f0_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v00000244c1384ad0_0;
    %load/vec4 v00000244c1385c50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %load/vec4 v00000244c13852f0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_48.8, 5;
    %load/vec4 v00000244c1384b70_0;
    %addi 4, 0, 32;
    %load/vec4 v00000244c13852f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1385d90, 0, 4;
    %load/vec4 v00000244c13852f0_0;
    %addi 1, 0, 4;
    %load/vec4 v00000244c13852f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1384e90, 0, 4;
    %load/vec4 v00000244c13852f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000244c13852f0_0, 0;
    %jmp T_48.9;
T_48.8 ;
    %load/vec4 v00000244c1384b70_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1385d90, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000244c13852f0_0, 0;
T_48.9 ;
    %jmp T_48.7;
T_48.6 ;
    %load/vec4 v00000244c1385c50_0;
    %load/vec4 v00000244c1384ad0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.10, 8;
    %load/vec4 v00000244c13852f0_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_48.12, 5;
    %load/vec4 v00000244c13852f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000244c13852f0_0, 0;
T_48.12 ;
T_48.10 ;
T_48.7 ;
    %load/vec4 v00000244c1385a70_0;
    %load/vec4 v00000244c1384ad0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.14, 8;
    %load/vec4 v00000244c13852f0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_48.16, 5;
    %load/vec4 v00000244c1385430_0;
    %load/vec4 v00000244c13852f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244c1385d90, 0, 4;
    %load/vec4 v00000244c13852f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000244c13852f0_0, 0;
T_48.16 ;
T_48.14 ;
T_48.5 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_00000244c13896f0;
T_49 ;
    %wait E_00000244c12750d0;
    %load/vec4 v00000244c1386f10_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_49.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_49.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_49.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_49.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_49.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_49.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_49.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.0 ;
    %load/vec4 v00000244c13879b0_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.1 ;
    %load/vec4 v00000244c1387870_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.2 ;
    %load/vec4 v00000244c1386bf0_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.3 ;
    %load/vec4 v00000244c1387410_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.4 ;
    %load/vec4 v00000244c1386dd0_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.5 ;
    %load/vec4 v00000244c13886d0_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.6 ;
    %load/vec4 v00000244c1387910_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.7 ;
    %load/vec4 v00000244c1387050_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.8 ;
    %load/vec4 v00000244c13884f0_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.9 ;
    %load/vec4 v00000244c13866f0_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.10 ;
    %load/vec4 v00000244c1387190_0;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.11 ;
    %load/vec4 v00000244c1388090_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.12 ;
    %load/vec4 v00000244c1387230_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.13 ;
    %load/vec4 v00000244c1388090_0;
    %parti/s 32, 32, 7;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.14 ;
    %load/vec4 v00000244c1387230_0;
    %parti/s 32, 32, 7;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1387b90_0, 0, 32;
    %jmp T_49.20;
T_49.20 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000244c13896f0;
T_50 ;
    %wait E_00000244c1275310;
    %load/vec4 v00000244c13860b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c13879b0_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v00000244c1387870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1386bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1387410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1386dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c13886d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1387910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1387050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c13884f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c13866f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1387190_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000244c1388090_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000244c1387230_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v00000244c1388090_0;
    %addi 1, 0, 64;
    %assign/vec4 v00000244c1388090_0, 0;
    %load/vec4 v00000244c1387eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v00000244c13879b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c13879b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c13879b0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c13879b0_0, 4, 5;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v00000244c1386150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v00000244c1388270_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.6, 8;
    %load/vec4 v00000244c1386b50_0;
    %jmp/1 T_50.7, 8;
T_50.6 ; End of true expr.
    %load/vec4 v00000244c1387050_0;
    %jmp/0 T_50.7, 8;
 ; End of false expr.
    %blend;
T_50.7;
    %assign/vec4 v00000244c1387050_0, 0;
    %load/vec4 v00000244c1388270_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.8, 8;
    %load/vec4 v00000244c13870f0_0;
    %jmp/1 T_50.9, 8;
T_50.8 ; End of true expr.
    %load/vec4 v00000244c13884f0_0;
    %jmp/0 T_50.9, 8;
 ; End of false expr.
    %blend;
T_50.9;
    %assign/vec4 v00000244c13884f0_0, 0;
    %load/vec4 v00000244c1387730_0;
    %assign/vec4 v00000244c13866f0_0, 0;
    %load/vec4 v00000244c13879b0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c13879b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c13879b0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c13879b0_0, 4, 5;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v00000244c1387d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v00000244c1386f10_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_50.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_50.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_50.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_50.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_50.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_50.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_50.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_50.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_50.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_50.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_50.22, 6;
    %jmp T_50.24;
T_50.12 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c13879b0_0, 0;
    %jmp T_50.24;
T_50.13 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c1386bf0_0, 0;
    %jmp T_50.24;
T_50.14 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c1387410_0, 0;
    %jmp T_50.24;
T_50.15 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c1386dd0_0, 0;
    %jmp T_50.24;
T_50.16 ;
    %load/vec4 v00000244c1386d30_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v00000244c13886d0_0, 0;
    %jmp T_50.24;
T_50.17 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c1387910_0, 0;
    %jmp T_50.24;
T_50.18 ;
    %load/vec4 v00000244c1386d30_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v00000244c1387050_0, 0;
    %jmp T_50.24;
T_50.19 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c13884f0_0, 0;
    %jmp T_50.24;
T_50.20 ;
    %load/vec4 v00000244c1386d30_0;
    %assign/vec4 v00000244c13866f0_0, 0;
    %jmp T_50.24;
T_50.21 ;
    %load/vec4 v00000244c1386d30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c1387230_0, 4, 5;
    %jmp T_50.24;
T_50.22 ;
    %load/vec4 v00000244c1386d30_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c1387230_0, 4, 5;
    %jmp T_50.24;
T_50.24 ;
    %pop/vec4 1;
T_50.10 ;
T_50.5 ;
T_50.3 ;
    %load/vec4 v00000244c1386ab0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c1387190_0, 4, 5;
    %load/vec4 v00000244c1387f50_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c1387190_0, 4, 5;
    %load/vec4 v00000244c1386e70_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000244c1387190_0, 4, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_00000244c115d7f0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c13854d0_0, 0, 1;
T_51.0 ;
    %delay 5000, 0;
    %load/vec4 v00000244c13854d0_0;
    %inv;
    %store/vec4 v00000244c13854d0_0, 0, 1;
    %jmp T_51.0;
    %end;
    .thread T_51;
    .scope S_00000244c115d7f0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1388db0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244c1388db0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_00000244c115d7f0;
T_53 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000244c13861f0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c13863d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1386470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1386290_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1386830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1386c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1386510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1386970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1388950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c13888b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c13865b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244c1388ef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %wait E_00000244c1275650;
    %delay 10000, 0;
    %vpi_call/w 19 185 "$display", "\012==============================================" {0 0 0};
    %vpi_call/w 19 186 "$display", "       CSR Module Test Start" {0 0 0};
    %vpi_call/w 19 187 "$display", "==============================================\012" {0 0 0};
    %vpi_call/w 19 192 "$display", "\012--- Test Group 1: Read-only CSRs ---" {0 0 0};
    %pushi/vec4 769, 0, 12;
    %store/vec4 v00000244c1384fd0_0, 0, 12;
    %pushi/vec4 1073746176, 0, 32;
    %store/vec4 v00000244c13851b0_0, 0, 32;
    %fork TD_tb_csr_reg.csr_read_only, S_00000244c1389560;
    %join;
    %pushi/vec4 3857, 0, 12;
    %store/vec4 v00000244c1384fd0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c13851b0_0, 0, 32;
    %fork TD_tb_csr_reg.csr_read_only, S_00000244c1389560;
    %join;
    %pushi/vec4 3858, 0, 12;
    %store/vec4 v00000244c1384fd0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c13851b0_0, 0, 32;
    %fork TD_tb_csr_reg.csr_read_only, S_00000244c1389560;
    %join;
    %pushi/vec4 3859, 0, 12;
    %store/vec4 v00000244c1384fd0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000244c13851b0_0, 0, 32;
    %fork TD_tb_csr_reg.csr_read_only, S_00000244c1389560;
    %join;
    %pushi/vec4 3860, 0, 12;
    %store/vec4 v00000244c1384fd0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c13851b0_0, 0, 32;
    %fork TD_tb_csr_reg.csr_read_only, S_00000244c1389560;
    %join;
    %vpi_call/w 19 202 "$display", "\012--- Test Group 2: MSCRATCH Read/Write ---" {0 0 0};
    %pushi/vec4 832, 0, 12;
    %store/vec4 v00000244c1385b10_0, 0, 12;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000244c1385390_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1385250_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1383e50_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000244c1385610_0, 0, 32;
    %fork TD_tb_csr_reg.csr_write_read, S_00000244c1389ba0;
    %join;
    %pushi/vec4 832, 0, 12;
    %store/vec4 v00000244c1385b10_0, 0, 12;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v00000244c1385390_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1385250_0, 0, 2;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000244c1383e50_0, 0, 32;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v00000244c1385610_0, 0, 32;
    %fork TD_tb_csr_reg.csr_write_read, S_00000244c1389ba0;
    %join;
    %vpi_call/w 19 209 "$display", "\012--- Test Group 3: MTVEC Read/Write ---" {0 0 0};
    %pushi/vec4 773, 0, 12;
    %store/vec4 v00000244c1385b10_0, 0, 12;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000244c1385390_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1385250_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1383e50_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000244c1385610_0, 0, 32;
    %fork TD_tb_csr_reg.csr_write_read, S_00000244c1389ba0;
    %join;
    %wait E_00000244c1274c50;
    %pushi/vec4 773, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 260, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1275090;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %wait E_00000244c1274c50;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %cmpi/ne 256, 0, 32;
    %jmp/0xz  T_53.0, 6;
    %vpi_call/w 19 225 "$display", "[INFO] Test %0d: CSR[0x%03X] readback = 0x%08X (alignment check)", v00000244c1388a90_0, P_00000244c0cc2b18, v00000244c1386330_0 {0 0 0};
    %vpi_call/w 19 228 "$display", "[PASS] Test %0d: CSR[0x%03X] write accepted", v00000244c1388a90_0, P_00000244c0cc2b18 {0 0 0};
    %jmp T_53.1;
T_53.0 ;
    %vpi_call/w 19 230 "$display", "[PASS] Test %0d: CSR[0x%03X] alignment correct (0x104 -> 0x100)", v00000244c1388a90_0, P_00000244c0cc2b18 {0 0 0};
T_53.1 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %wait E_00000244c1274c50;
    %pushi/vec4 773, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %wait E_00000244c1274c50;
    %pushi/vec4 773, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %cmpi/ne 4294967292, 0, 32;
    %jmp/0xz  T_53.2, 6;
    %vpi_call/w 19 248 "$display", "[FAIL] Test %0d: CSR[0x%03X] readback = 0x%08X, expected 0x%08X", v00000244c1388a90_0, P_00000244c0cc2b18, v00000244c1386330_0, 32'b11111111111111111111111111111100 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.3;
T_53.2 ;
    %vpi_call/w 19 252 "$display", "[PASS] Test %0d: CSR[0x%03X] alignment correct (0xFFFFFFFF -> 0xFFFFFFFC)", v00000244c1388a90_0, P_00000244c0cc2b18 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.3 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 261 "$display", "\012--- Test Group 4: CSRRS (Set bits) ---" {0 0 0};
    %wait E_00000244c1274c50;
    %pushi/vec4 832, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 3855, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 832, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 4080, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 832, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %cmpi/ne 4095, 0, 32;
    %jmp/0xz  T_53.4, 6;
    %vpi_call/w 19 283 "$display", "[FAIL] Test %0d: CSRRS failed, got 0x%08X, expected 0x%08X", v00000244c1388a90_0, v00000244c1386330_0, 32'b00000000000000000000111111111111 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.5;
T_53.4 ;
    %vpi_call/w 19 287 "$display", "[PASS] Test %0d: CSRRS operation correct", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.5 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 295 "$display", "\012--- Test Group 5: CSRRC (Clear bits) ---" {0 0 0};
    %wait E_00000244c1274c50;
    %pushi/vec4 832, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 832, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %cmpi/ne 4080, 0, 32;
    %jmp/0xz  T_53.6, 6;
    %vpi_call/w 19 309 "$display", "[FAIL] Test %0d: CSRRC failed, got 0x%08X, expected 0x%08X", v00000244c1388a90_0, v00000244c1386330_0, 32'b00000000000000000000111111110000 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.7;
T_53.6 ;
    %vpi_call/w 19 313 "$display", "[PASS] Test %0d: CSRRC operation correct", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.7 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 321 "$display", "\012--- Test Group 6: MSTATUS Read/Write ---" {0 0 0};
    %pushi/vec4 768, 0, 12;
    %store/vec4 v00000244c1385b10_0, 0, 12;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244c1385390_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1385250_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1383e50_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244c1385610_0, 0, 32;
    %fork TD_tb_csr_reg.csr_write_read, S_00000244c1389ba0;
    %join;
    %vpi_call/w 19 327 "$display", "\012--- Test Group 7: MIE Read/Write ---" {0 0 0};
    %pushi/vec4 772, 0, 12;
    %store/vec4 v00000244c1385b10_0, 0, 12;
    %pushi/vec4 2184, 0, 32;
    %store/vec4 v00000244c1385390_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244c1385250_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244c1383e50_0, 0, 32;
    %pushi/vec4 2184, 0, 32;
    %store/vec4 v00000244c1385610_0, 0, 32;
    %fork TD_tb_csr_reg.csr_write_read, S_00000244c1389ba0;
    %join;
    %vpi_call/w 19 333 "$display", "\012--- Test Group 8: Cycle Counter ---" {0 0 0};
    %wait E_00000244c1274c50;
    %pushi/vec4 2816, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %delay 100000, 0;
    %wait E_00000244c1275090;
    %vpi_call/w 19 339 "$display", "[INFO] Test %0d: MCYCLE after 10+ cycles = %0d", v00000244c1388a90_0, v00000244c1386330_0 {0 0 0};
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %load/vec4 v00000244c1386330_0;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_53.8, 5;
    %vpi_call/w 19 342 "$display", "[PASS] Test %0d: Cycle counter is incrementing", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
    %jmp T_53.9;
T_53.8 ;
    %vpi_call/w 19 345 "$display", "[FAIL] Test %0d: Cycle counter not incrementing", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
T_53.9 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 353 "$display", "\012--- Test Group 9: Exception Handling ---" {0 0 0};
    %wait E_00000244c1274c50;
    %pushi/vec4 773, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 256, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v00000244c1386c90_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v00000244c1386510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244c1386970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386830_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386830_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 833, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %cmpi/ne 32, 0, 32;
    %jmp/0xz  T_53.10, 6;
    %vpi_call/w 19 377 "$display", "[FAIL] Test %0d: MEPC = 0x%08X, expected 0x%08X", v00000244c1388a90_0, v00000244c1386330_0, 32'b00000000000000000000000000100000 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.11;
T_53.10 ;
    %vpi_call/w 19 381 "$display", "[PASS] Test %0d: MEPC correctly saved", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.11 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %pushi/vec4 834, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_53.12, 6;
    %vpi_call/w 19 389 "$display", "[FAIL] Test %0d: MCAUSE = 0x%08X, expected 0x%08X", v00000244c1388a90_0, v00000244c1386330_0, 32'b00000000000000000000000000001011 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.13;
T_53.12 ;
    %vpi_call/w 19 393 "$display", "[PASS] Test %0d: MCAUSE correctly set", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.13 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %pushi/vec4 768, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %parti/s 1, 3, 3;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v00000244c1386330_0;
    %parti/s 1, 7, 4;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_53.14, 6;
    %vpi_call/w 19 402 "$display", "[FAIL] Test %0d: MSTATUS MIE=%b, MPIE=%b, expected MIE=0, MPIE=1", v00000244c1388a90_0, &PV<v00000244c1386330_0, 3, 1>, &PV<v00000244c1386330_0, 7, 1> {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.15;
T_53.14 ;
    %vpi_call/w 19 406 "$display", "[PASS] Test %0d: MSTATUS correctly updated on exception", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.15 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 414 "$display", "\012--- Test Group 10: MRET ---" {0 0 0};
    %wait E_00000244c1274c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1388950_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1388950_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 768, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1386330_0;
    %parti/s 1, 3, 3;
    %cmpi/ne 1, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v00000244c1386330_0;
    %parti/s 1, 7, 4;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_53.16, 6;
    %vpi_call/w 19 425 "$display", "[FAIL] Test %0d: MSTATUS MIE=%b, MPIE=%b after MRET, expected MIE=1, MPIE=1", v00000244c1388a90_0, &PV<v00000244c1386330_0, 3, 1>, &PV<v00000244c1386330_0, 7, 1> {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.17;
T_53.16 ;
    %vpi_call/w 19 429 "$display", "[PASS] Test %0d: MSTATUS correctly restored on MRET", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.17 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 437 "$display", "\012--- Test Group 11: Interrupt Detection ---" {0 0 0};
    %wait E_00000244c1274c50;
    %pushi/vec4 768, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 772, 0, 12;
    %assign/vec4 v00000244c13861f0_0, 0;
    %pushi/vec4 128, 0, 32;
    %assign/vec4 v00000244c13863d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244c1386290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1274c50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c1386470_0, 0;
    %wait E_00000244c1275090;
    %load/vec4 v00000244c1388d10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_53.18, 6;
    %vpi_call/w 19 458 "$display", "[FAIL] Test %0d: global_ie = %b, expected 1", v00000244c1388a90_0, v00000244c1388d10_0 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.19;
T_53.18 ;
    %vpi_call/w 19 461 "$display", "[PASS] Test %0d: global_ie is 1 when MIE is set", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.19 ;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %wait E_00000244c1274c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244c13888b0_0, 0;
    %wait E_00000244c1274c50;
    %wait E_00000244c1274c50;
    %load/vec4 v00000244c13889f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_53.20, 6;
    %vpi_call/w 19 472 "$display", "[FAIL] Test %0d: trap_taken = %b on timer interrupt, expected 1", v00000244c1388a90_0, v00000244c13889f0_0 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1386790_0, 0, 32;
    %jmp T_53.21;
T_53.20 ;
    %vpi_call/w 19 476 "$display", "[PASS] Test %0d: Timer interrupt correctly detected", v00000244c1388a90_0 {0 0 0};
    %load/vec4 v00000244c1388c70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388c70_0, 0, 32;
T_53.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244c13888b0_0, 0;
    %load/vec4 v00000244c1388a90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244c1388a90_0, 0, 32;
    %vpi_call/w 19 485 "$display", "\012==============================================" {0 0 0};
    %vpi_call/w 19 486 "$display", "       CSR Module Test Complete" {0 0 0};
    %vpi_call/w 19 487 "$display", "==============================================" {0 0 0};
    %vpi_call/w 19 488 "$display", "Total Tests: %0d", v00000244c1388a90_0 {0 0 0};
    %vpi_call/w 19 489 "$display", "Passed: %0d", v00000244c1388c70_0 {0 0 0};
    %vpi_call/w 19 490 "$display", "Failed: %0d", v00000244c1386790_0 {0 0 0};
    %load/vec4 v00000244c1386790_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_53.22, 4;
    %vpi_call/w 19 492 "$display", "STATUS: ALL TESTS PASSED!" {0 0 0};
    %jmp T_53.23;
T_53.22 ;
    %vpi_call/w 19 494 "$display", "STATUS: SOME TESTS FAILED!" {0 0 0};
T_53.23 ;
    %vpi_call/w 19 495 "$display", "==============================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 19 498 "$finish" {0 0 0};
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "src/utils/advanced_branch_predictor.v";
    "src/memory/data_bram.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/memory/inst_bram.v";
    "src/pipeline/mem_stage.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/pipeline/regfile.v";
    "src/utils/return_address_stack.v";
    "sim/tb_csr_reg.v";
    "src/utils/csr_reg.v";
    "src/pipeline/wb_stage.v";
