# 5-stage-pipelined-RISC-V-core
 
A five-stage pipeline RISC-V architecture(RV32I Core instruction set) implementation using Verilog HDL. All the functional modules including hazard detection and forwarding are simulated and verified using Verilator.
![core](image/README/core.png)
