// Seed: 526186209
module module_0 (
    id_1
);
  output tri1 id_1;
  logic [1 : 1 'b0] id_2;
  assign id_2 = id_2;
  assign id_1 = id_2 & -1;
  logic [-1 'b0 : 1] id_3, id_4;
  assign id_3 = id_4;
  final begin : LABEL_0
    id_3 = #1 id_4;
  end
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd46
) (
    id_1,
    _id_2,
    id_3
);
  output uwire id_3;
  input wire _id_2;
  input wire id_1;
  logic [-1 : id_2] id_4;
  ;
  wire id_5;
  assign id_4 = "";
  module_0 modCall_1 (id_5);
  assign modCall_1.id_1 = 0;
  assign id_3 = id_1 != (id_1);
  wire [-1 : id_2] id_6;
  parameter id_7 = -1;
endmodule
