TimeQuest Timing Analyzer report for coco3fpga_dw
Fri Aug 06 18:44:34 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50MHZ'
 14. Slow 1200mV 85C Model Hold: 'CLK50MHZ'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK50MHZ'
 23. Slow 1200mV 0C Model Hold: 'CLK50MHZ'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK50MHZ'
 31. Fast 1200mV 0C Model Hold: 'CLK50MHZ'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; coco3fpga_dw                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   3.8%      ;
;     Processor 4            ;   3.6%      ;
;     Processors 5-8         ;   3.5%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; coco3fpga_dw.sdc ; OK     ; Fri Aug 06 18:44:15 2021 ;
+------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLK50MHZ   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50MHZ } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 114.44 MHz ; 114.44 MHz      ; CLK50MHZ   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLK50MHZ ; 11.262 ; 0.000           ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLK50MHZ ; 0.235 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLK50MHZ ; 9.583 ; 0.000                          ;
+----------+-------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50MHZ'                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; 11.262 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a11~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.114     ; 8.622      ;
; 11.299 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 8.625      ;
; 11.332 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.099     ; 8.567      ;
; 11.374 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a27~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 8.550      ;
; 11.396 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.084     ; 8.518      ;
; 11.457 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.079     ; 8.462      ;
; 11.461 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a41~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.088     ; 8.449      ;
; 11.472 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a30~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.094     ; 8.432      ;
; 11.489 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.115     ; 8.394      ;
; 11.507 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a9~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.113     ; 8.378      ;
; 11.534 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a3~portb_address_reg0  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.104     ; 8.360      ;
; 11.601 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a26~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.095     ; 8.302      ;
; 11.607 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a60~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.091     ; 8.300      ;
; 11.628 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a17~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 8.277      ;
; 11.638 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a59~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.113     ; 8.247      ;
; 11.640 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.102     ; 8.256      ;
; 11.657 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a56~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.087     ; 8.254      ;
; 11.664 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a19~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.110     ; 8.224      ;
; 11.696 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a1~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 8.194      ;
; 11.751 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.098     ; 8.149      ;
; 11.767 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 8.138      ;
; 11.774 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.146     ; 8.078      ;
; 11.788 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a26~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.090     ; 8.120      ;
; 11.793 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a41~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 8.112      ;
; 11.808 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a11~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.042     ; 8.148      ;
; 11.812 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a9~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.068     ; 8.118      ;
; 11.816 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a1~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.099     ; 8.083      ;
; 11.819 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a48~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.062     ; 8.117      ;
; 11.840 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a50~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 8.050      ;
; 11.849 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a40~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.085     ; 8.064      ;
; 11.872 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a8~portb_address_reg0  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.068     ; 8.058      ;
; 11.872 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a6~portb_address_reg0  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.092     ; 8.034      ;
; 11.876 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a2~portb_address_reg0  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.044     ; 8.078      ;
; 11.902 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a5~portb_address_reg0  ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.082     ; 8.014      ;
; 11.911 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 8.032      ;
; 11.931 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.068     ; 7.999      ;
; 11.951 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a35~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.106     ; 7.941      ;
; 11.954 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a20~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.159     ; 7.885      ;
; 11.957 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a4~portb_address_reg0  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.134     ; 7.907      ;
; 11.970 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a34~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.106     ; 7.922      ;
; 11.985 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.031     ; 7.982      ;
; 11.985 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a12~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.145     ; 7.868      ;
; 11.992 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a55~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.113     ; 7.893      ;
; 12.002 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a0~portb_address_reg0  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.082     ; 7.914      ;
; 12.002 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 8.334      ;
; 12.015 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a16~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.071     ; 7.912      ;
; 12.015 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.320      ;
; 12.019 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a38~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.090     ; 7.889      ;
; 12.023 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.312      ;
; 12.025 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.310      ;
; 12.026 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 8.310      ;
; 12.031 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.304      ;
; 12.040 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a2~portb_address_reg0  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.101     ; 7.857      ;
; 12.042 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a17~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.102     ; 7.854      ;
; 12.046 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a12~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.100     ; 7.852      ;
; 12.055 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a50~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.040     ; 7.903      ;
; 12.067 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a62~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.039     ; 7.892      ;
; 12.074 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a14~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.058     ; 7.866      ;
; 12.076 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a6~portb_address_reg0  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.049     ; 7.873      ;
; 12.081 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a3~portb_address_reg0  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.051     ; 7.866      ;
; 12.084 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a43~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 7.806      ;
; 12.102 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a14~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.083     ; 7.813      ;
; 12.129 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a24~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.057     ; 7.812      ;
; 12.133 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.106     ; 7.759      ;
; 12.141 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a36~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.136     ; 7.721      ;
; 12.147 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a15~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.102     ; 7.749      ;
; 12.154 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.076     ; 7.768      ;
; 12.172 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a22~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.052     ; 7.774      ;
; 12.174 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a39~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 7.716      ;
; 12.182 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.069     ; 7.747      ;
; 12.186 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a34~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.091     ; 7.721      ;
; 12.205 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a13~portb_address_reg0 ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.085     ; 7.708      ;
; 12.210 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a19~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.053     ; 7.735      ;
; 12.212 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a36~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.094     ; 7.692      ;
; 12.216 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 8.120      ;
; 12.225 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 8.111      ;
; 12.255 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.048     ; 7.695      ;
; 12.261 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a44~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.099     ; 7.638      ;
; 12.265 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 7.672      ;
; 12.287 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a31~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.100     ; 7.611      ;
; 12.289 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a45~portb_address_reg0 ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 7.635      ;
; 12.293 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a27~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.038     ; 7.667      ;
; 12.295 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[2]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 8.041      ;
; 12.300 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a44~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.120     ; 7.578      ;
; 12.312 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.023      ;
; 12.314 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[4]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.338      ; 8.022      ;
; 12.320 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.015      ;
; 12.322 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.013      ;
; 12.328 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 8.007      ;
; 12.335 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a32~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.076     ; 7.587      ;
; 12.340 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.059     ; 7.599      ;
; 12.356 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.084     ; 7.558      ;
; 12.356 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[13]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 7.979      ;
; 12.359 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[15]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 7.976      ;
; 12.365 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a48~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 7.569      ;
; 12.365 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[12]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 7.970      ;
; 12.371 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 7.964      ;
; 12.373 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[7]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 7.962      ;
; 12.374 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a43~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.029     ; 7.595      ;
; 12.382 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.337      ; 7.953      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50MHZ'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.235 ; COM1_STATE[2]                                                                            ; COM1_CLOCK_X                                                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.494      ; 0.915      ;
; 0.242 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[38]                                                ; VIDEO_BUFFER[5]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.470      ; 0.898      ;
; 0.246 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[38]                                                ; VIDEO_BUFFER[13]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.470      ; 0.902      ;
; 0.246 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[36]                                                ; VIDEO_BUFFER[3]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.473      ; 0.905      ;
; 0.254 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[40]                                                ; VIDEO_BUFFER[15]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.461      ; 0.901      ;
; 0.254 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[40]                                                ; VIDEO_BUFFER[7]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.461      ; 0.901      ;
; 0.254 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[37]                                                ; VIDEO_BUFFER[12]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.460      ; 0.900      ;
; 0.255 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[35]                                                ; VIDEO_BUFFER[10]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.460      ; 0.901      ;
; 0.256 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[33]                                                ; VIDEO_BUFFER[8]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.460      ; 0.902      ;
; 0.257 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[34]                                                ; VIDEO_BUFFER[9]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.460      ; 0.903      ;
; 0.261 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[35]                                                ; VIDEO_BUFFER[2]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.459      ; 0.906      ;
; 0.299 ; COCOKEY:coco_keyboard|KB_CLK[3]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.745      ; 1.230      ;
; 0.308 ; DIV_7[0]                                                                                 ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.208      ; 0.702      ;
; 0.348 ; RAM0_DATA_I[12]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a4~porta_datain_reg0   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.458      ; 1.028      ;
; 0.361 ; RAM0_DATA_I[12]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.463      ; 1.046      ;
; 0.386 ; RAM0_ADDRESS[2]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.459      ; 1.067      ;
; 0.403 ; DIV_7[1]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DIV_7[2]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.462      ; 1.089      ;
; 0.405 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.458      ; 1.085      ;
; 0.406 ; SWITCH_L[0]                                                                              ; SWITCH_L[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[0]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.462      ; 1.091      ;
; 0.408 ; DIV_7[0]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; COCOKEY:coco_keyboard|KB_CLK[2]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.745      ; 1.341      ;
; 0.411 ; CLK[0]                                                                                   ; CLK[0]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.471      ; 1.104      ;
; 0.412 ; RAM0_ADDRESS[7]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.451      ; 1.085      ;
; 0.421 ; RAM0_ADDRESS[4]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.459      ; 1.102      ;
; 0.424 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.458      ; 1.104      ;
; 0.425 ; COCOKEY:coco_keyboard|KB_CLK[1]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.745      ; 1.356      ;
; 0.429 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.745      ; 1.360      ;
; 0.432 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|addr_store_b[2] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|address_reg_b[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|addr_store_b[2] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|address_reg_b[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.695      ;
; 0.440 ; DIV_14                                                                                   ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[39]                                                ; VIDEO_BUFFER[14]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.472      ; 1.098      ;
; 0.445 ; DIV_7[0]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.711      ;
; 0.449 ; DIV_7[2]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.715      ;
; 0.450 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[36]                                                ; VIDEO_BUFFER[11]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.471      ; 1.107      ;
; 0.450 ; DIV_7[2]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[34]                                                ; VIDEO_BUFFER[1]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.473      ; 1.109      ;
; 0.455 ; RAM0_ADDRESS[13]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[27]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.718      ;
; 0.462 ; RAM0_ADDRESS[15]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[31]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.725      ;
; 0.462 ; RAM0_ADDRESS[15]                                                                         ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[31]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.725      ;
; 0.463 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[23]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.726      ;
; 0.467 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.477      ; 1.166      ;
; 0.478 ; MCLOCK[8]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.220      ;
; 0.485 ; RAM0_ADDRESS[9]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[19]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.748      ;
; 0.488 ; MCLOCK[5]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.230      ;
; 0.491 ; MCLOCK[1]                                                                                ; MCLOCK[2]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.233      ;
; 0.493 ; MCLOCK[7]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.235      ;
; 0.502 ; COCOKEY:coco_keyboard|KB_CLK[4]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.731      ;
; 0.599 ; MCLOCK[4]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.341      ;
; 0.617 ; MCLOCK[3]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.359      ;
; 0.617 ; CLK[0]                                                                                   ; CLK[1]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.880      ;
; 0.619 ; MCLOCK[5]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.556      ; 1.361      ;
; 0.628 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.487      ; 1.337      ;
; 0.632 ; RAM0_ADDRESS[10]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[21]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.895      ;
; 0.632 ; RAM0_ADDRESS[12]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[25]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.895      ;
; 0.634 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[17]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.897      ;
; 0.636 ; COCOKEY:coco_keyboard|KB_CLK[3]                                                          ; COCOKEY:coco_keyboard|KB_CLK[3]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; COCOKEY:coco_keyboard|KB_CLK[2]                                                          ; COCOKEY:coco_keyboard|KB_CLK[2]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; MCLOCK[8]                                                                                ; MCLOCK[8]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; MCLOCK[7]                                                                                ; MCLOCK[7]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; MCLOCK[5]                                                                                ; MCLOCK[5]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; MCLOCK[4]                                                                                ; MCLOCK[4]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.903      ;
; 0.638 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.901      ;
; 0.639 ; MCLOCK[3]                                                                                ; MCLOCK[3]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.469      ; 1.330      ;
; 0.641 ; RAM0_DATA_I[0]                                                                           ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a40~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.468      ; 1.331      ;
; 0.641 ; RAM0_ADDRESS[10]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.469      ; 1.332      ;
; 0.642 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.449      ; 1.313      ;
; 0.643 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[1]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.906      ;
; 0.651 ; DIV_7[1]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.917      ;
; 0.653 ; COCOKEY:coco_keyboard|KB_CLK[1]                                                          ; COCOKEY:coco_keyboard|KB_CLK[1]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.920      ;
; 0.653 ; MCLOCK[1]                                                                                ; MCLOCK[1]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.920      ;
; 0.653 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.487      ; 1.362      ;
; 0.654 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[1]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; DIV_7[0]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; RAM0_DATA_I[15]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a47~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.472      ; 1.350      ;
; 0.656 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.468      ; 1.346      ;
; 0.657 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.472      ; 1.351      ;
; 0.658 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.481      ; 1.361      ;
; 0.661 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.472      ; 1.355      ;
; 0.662 ; RAM0_ADDRESS[1]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[3]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[37]                                                ; VIDEO_BUFFER[4]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.050      ; 0.899      ;
; 0.664 ; RAM0_ADDRESS[1]                                                                          ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.077      ; 0.927      ;
; 0.668 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.472      ; 1.362      ;
; 0.674 ; RAM0_DATA_I[13]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a29~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.452      ; 1.348      ;
; 0.675 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.482      ; 1.379      ;
; 0.676 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.468      ; 1.366      ;
; 0.681 ; DIV_7[1]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.947      ;
; 0.684 ; RAM0_DATA_I[10]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.442      ; 1.348      ;
; 0.687 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.468      ; 1.377      ;
; 0.694 ; RAM0_ADDRESS[3]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.469      ; 1.385      ;
; 0.696 ; MCLOCK[6]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; MCLOCK[2]                                                                                ; MCLOCK[2]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; MCLOCK[9]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[33]                                                ; VIDEO_BUFFER[0]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.459      ; 1.342      ;
; 0.698 ; COM1_STATE[4]                                                                            ; COM1_STATE[4]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.080      ; 0.964      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 124.1 MHz ; 124.1 MHz       ; CLK50MHZ   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLK50MHZ ; 11.942 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.115 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.511 ; 0.000                         ;
+----------+-------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; 11.942 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a11~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.116     ; 7.941      ;
; 11.979 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.076     ; 7.944      ;
; 12.043 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a27~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.080     ; 7.876      ;
; 12.079 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.100     ; 7.820      ;
; 12.092 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.088     ; 7.819      ;
; 12.115 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.083     ; 7.801      ;
; 12.150 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.116     ; 7.733      ;
; 12.157 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a41~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 7.749      ;
; 12.158 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a9~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.114     ; 7.727      ;
; 12.165 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a30~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.097     ; 7.737      ;
; 12.217 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a3~portb_address_reg0  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 7.674      ;
; 12.259 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a26~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 7.644      ;
; 12.261 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a60~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.090     ; 7.648      ;
; 12.287 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a59~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.114     ; 7.598      ;
; 12.295 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a17~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.097     ; 7.607      ;
; 12.313 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a19~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.112     ; 7.574      ;
; 12.336 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a1~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 7.552      ;
; 12.351 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.105     ; 7.543      ;
; 12.353 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a56~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.090     ; 7.556      ;
; 12.393 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.097     ; 7.509      ;
; 12.402 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.142     ; 7.455      ;
; 12.406 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.095     ; 7.498      ;
; 12.418 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a26~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.094     ; 7.487      ;
; 12.442 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a9~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.074     ; 7.483      ;
; 12.448 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a11~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.050     ; 7.501      ;
; 12.451 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a1~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.101     ; 7.447      ;
; 12.452 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a41~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.097     ; 7.450      ;
; 12.461 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a50~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.110     ; 7.428      ;
; 12.486 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a48~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.065     ; 7.448      ;
; 12.501 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a40~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.088     ; 7.410      ;
; 12.524 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a8~portb_address_reg0  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.071     ; 7.404      ;
; 12.525 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a6~portb_address_reg0  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 7.378      ;
; 12.528 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a5~portb_address_reg0  ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.091     ; 7.380      ;
; 12.548 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 7.396      ;
; 12.555 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a2~portb_address_reg0  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.048     ; 7.396      ;
; 12.564 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.070     ; 7.365      ;
; 12.570 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a35~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.109     ; 7.320      ;
; 12.579 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a34~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.109     ; 7.311      ;
; 12.602 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a4~portb_address_reg0  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.131     ; 7.266      ;
; 12.608 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a55~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 7.280      ;
; 12.610 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.031     ; 7.358      ;
; 12.622 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a0~portb_address_reg0  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.084     ; 7.293      ;
; 12.622 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.678      ;
; 12.624 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a16~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.076     ; 7.299      ;
; 12.631 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a38~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.094     ; 7.274      ;
; 12.632 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a12~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.139     ; 7.228      ;
; 12.633 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.667      ;
; 12.639 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a20~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.155     ; 7.205      ;
; 12.651 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a2~portb_address_reg0  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.102     ; 7.246      ;
; 12.659 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a17~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.105     ; 7.235      ;
; 12.664 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a12~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.096     ; 7.239      ;
; 12.673 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a50~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.039     ; 7.287      ;
; 12.694 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a62~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.040     ; 7.265      ;
; 12.695 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a43~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.111     ; 7.193      ;
; 12.696 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a3~portb_address_reg0  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.057     ; 7.246      ;
; 12.706 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a14~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.086     ; 7.207      ;
; 12.733 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a24~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.058     ; 7.208      ;
; 12.738 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a63~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.106     ; 7.155      ;
; 12.755 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.545      ;
; 12.757 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a15~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.103     ; 7.139      ;
; 12.760 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.540      ;
; 12.760 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.540      ;
; 12.761 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.077     ; 7.161      ;
; 12.767 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.533      ;
; 12.768 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a14~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.065     ; 7.166      ;
; 12.772 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a39~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.108     ; 7.119      ;
; 12.788 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a36~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.133     ; 7.078      ;
; 12.800 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a34~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.093     ; 7.106      ;
; 12.801 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.499      ;
; 12.809 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a13~portb_address_reg0 ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.092     ; 7.098      ;
; 12.812 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a19~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 7.127      ;
; 12.812 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.488      ;
; 12.822 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a36~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.095     ; 7.082      ;
; 12.824 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a54~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.073     ; 7.102      ;
; 12.831 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a22~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 7.113      ;
; 12.831 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a6~portb_address_reg0  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 7.113      ;
; 12.864 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.048     ; 7.087      ;
; 12.865 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a44~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.101     ; 7.033      ;
; 12.865 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.065     ; 7.069      ;
; 12.879 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a45~portb_address_reg0 ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.083     ; 7.037      ;
; 12.894 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a27~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.046     ; 7.059      ;
; 12.896 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a31~portb_address_reg0 ; GART_BUF[7] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.100     ; 7.003      ;
; 12.902 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[2]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.398      ;
; 12.934 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.366      ;
; 12.936 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.299      ; 7.362      ;
; 12.937 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a32~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.080     ; 6.982      ;
; 12.939 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.361      ;
; 12.939 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.361      ;
; 12.941 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.064     ; 6.994      ;
; 12.941 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[15]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.359      ;
; 12.946 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.354      ;
; 12.947 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.299      ; 7.351      ;
; 12.951 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a48~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.069     ; 6.979      ;
; 12.957 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.088     ; 6.954      ;
; 12.959 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[13]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.341      ;
; 12.963 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[4]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.301      ; 7.337      ;
; 12.968 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a44~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.119     ; 6.912      ;
; 12.973 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a43~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.035     ; 6.991      ;
; 12.980 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a53~portb_address_reg0 ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.087     ; 6.932      ;
; 12.985 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a59~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.041     ; 6.973      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; COM1_STATE[2]                                                                            ; COM1_CLOCK_X                                                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.558      ; 0.844      ;
; 0.172 ; DIV_7[0]                                                                                 ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.294      ; 0.637      ;
; 0.233 ; COCOKEY:coco_keyboard|KB_CLK[3]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.708      ; 1.112      ;
; 0.234 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[38]                                                ; VIDEO_BUFFER[5]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.415      ; 0.820      ;
; 0.239 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[38]                                                ; VIDEO_BUFFER[13]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.415      ; 0.825      ;
; 0.240 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[36]                                                ; VIDEO_BUFFER[3]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.417      ; 0.828      ;
; 0.244 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[37]                                                ; VIDEO_BUFFER[12]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.407      ; 0.822      ;
; 0.245 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[40]                                                ; VIDEO_BUFFER[7]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.408      ; 0.824      ;
; 0.246 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[40]                                                ; VIDEO_BUFFER[15]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.408      ; 0.825      ;
; 0.246 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[33]                                                ; VIDEO_BUFFER[8]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.407      ; 0.824      ;
; 0.247 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[35]                                                ; VIDEO_BUFFER[10]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.406      ; 0.824      ;
; 0.249 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[34]                                                ; VIDEO_BUFFER[9]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.406      ; 0.826      ;
; 0.253 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[35]                                                ; VIDEO_BUFFER[2]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.405      ; 0.829      ;
; 0.314 ; MCLOCK[5]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.112      ;
; 0.315 ; MCLOCK[8]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.113      ;
; 0.318 ; MCLOCK[1]                                                                                ; MCLOCK[2]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.116      ;
; 0.325 ; MCLOCK[7]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.123      ;
; 0.333 ; COCOKEY:coco_keyboard|KB_CLK[2]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.708      ; 1.212      ;
; 0.343 ; COCOKEY:coco_keyboard|KB_CLK[1]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.708      ; 1.222      ;
; 0.348 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.708      ; 1.227      ;
; 0.352 ; RAM0_DATA_I[12]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a4~porta_datain_reg0   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.413      ; 0.966      ;
; 0.355 ; DIV_7[1]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DIV_7[2]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; SWITCH_L[0]                                                                              ; SWITCH_L[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.068      ; 0.597      ;
; 0.361 ; RAM0_DATA_I[12]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.420      ; 0.982      ;
; 0.365 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[0]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DIV_7[0]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.608      ;
; 0.369 ; CLK[0]                                                                                   ; CLK[0]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.068      ; 0.608      ;
; 0.382 ; RAM0_ADDRESS[2]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.415      ; 0.998      ;
; 0.385 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.424      ; 1.010      ;
; 0.387 ; DIV_14                                                                                   ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.597      ;
; 0.388 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.424      ; 1.013      ;
; 0.391 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.415      ; 1.007      ;
; 0.393 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.430      ; 1.024      ;
; 0.399 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|addr_store_b[2] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|address_reg_b[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.068      ; 0.638      ;
; 0.400 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|addr_store_b[2] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|address_reg_b[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.068      ; 0.639      ;
; 0.402 ; RAM0_ADDRESS[7]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.407      ; 1.010      ;
; 0.407 ; DIV_7[2]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; DIV_7[2]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.649      ;
; 0.410 ; DIV_7[0]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.652      ;
; 0.414 ; RAM0_ADDRESS[4]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.415      ; 1.030      ;
; 0.414 ; MCLOCK[4]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.212      ;
; 0.418 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.415      ; 1.034      ;
; 0.420 ; RAM0_ADDRESS[13]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[27]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.660      ;
; 0.425 ; RAM0_ADDRESS[15]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[31]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.665      ;
; 0.426 ; RAM0_ADDRESS[15]                                                                         ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[31]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.666      ;
; 0.428 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[23]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.668      ;
; 0.428 ; MCLOCK[3]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.226      ;
; 0.428 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[39]                                                ; VIDEO_BUFFER[14]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.418      ; 1.017      ;
; 0.435 ; MCLOCK[5]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.233      ;
; 0.439 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[34]                                                ; VIDEO_BUFFER[1]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.417      ; 1.027      ;
; 0.440 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[36]                                                ; VIDEO_BUFFER[11]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.416      ; 1.027      ;
; 0.446 ; RAM0_ADDRESS[9]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[19]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.686      ;
; 0.450 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.436      ; 1.087      ;
; 0.452 ; COCOKEY:coco_keyboard|KB_CLK[4]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.662      ;
; 0.535 ; MCLOCK[4]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.333      ;
; 0.538 ; MCLOCK[1]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.336      ;
; 0.549 ; MCLOCK[3]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.627      ; 1.347      ;
; 0.567 ; CLK[0]                                                                                   ; CLK[1]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.068      ; 0.806      ;
; 0.576 ; RAM0_ADDRESS[10]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[21]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.816      ;
; 0.576 ; COM1_STATE[0]                                                                            ; COM1_CLOCK_X                                                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.558      ; 1.305      ;
; 0.577 ; RAM0_ADDRESS[12]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[25]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.817      ;
; 0.579 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[17]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.819      ;
; 0.581 ; COCOKEY:coco_keyboard|KB_CLK[3]                                                          ; COCOKEY:coco_keyboard|KB_CLK[3]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; MCLOCK[7]                                                                                ; MCLOCK[7]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; MCLOCK[5]                                                                                ; MCLOCK[5]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.822      ;
; 0.583 ; COCOKEY:coco_keyboard|KB_CLK[2]                                                          ; COCOKEY:coco_keyboard|KB_CLK[2]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; MCLOCK[8]                                                                                ; MCLOCK[8]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; MCLOCK[4]                                                                                ; MCLOCK[4]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; MCLOCK[3]                                                                                ; MCLOCK[3]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[1]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.826      ;
; 0.596 ; DIV_7[1]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.838      ;
; 0.599 ; DIV_7[0]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; MCLOCK[1]                                                                                ; MCLOCK[1]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; COCOKEY:coco_keyboard|KB_CLK[1]                                                          ; COCOKEY:coco_keyboard|KB_CLK[1]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[1]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.444      ; 1.248      ;
; 0.603 ; RAM0_ADDRESS[1]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[3]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.843      ;
; 0.606 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[37]                                                ; VIDEO_BUFFER[4]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.044      ; 0.821      ;
; 0.606 ; RAM0_ADDRESS[1]                                                                          ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.069      ; 0.846      ;
; 0.606 ; DIV_7[2]                                                                                 ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.294      ; 1.071      ;
; 0.607 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.407      ; 1.215      ;
; 0.614 ; RAM0_DATA_I[0]                                                                           ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a40~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.426      ; 1.241      ;
; 0.620 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.424      ; 1.245      ;
; 0.622 ; RAM0_ADDRESS[10]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.424      ; 1.247      ;
; 0.622 ; DIV_7[1]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.864      ;
; 0.625 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.444      ; 1.270      ;
; 0.629 ; RAM0_DATA_I[15]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a47~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.431      ; 1.261      ;
; 0.630 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.432      ; 1.263      ;
; 0.631 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.432      ; 1.264      ;
; 0.631 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.438      ; 1.270      ;
; 0.633 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.423      ; 1.257      ;
; 0.634 ; MCLOCK[9]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; MCLOCK[2]                                                                                ; MCLOCK[2]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; MCLOCK[6]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; COM1_STATE[4]                                                                            ; COM1_STATE[4]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.878      ;
; 0.641 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.432      ; 1.274      ;
; 0.645 ; COM1_STATE[1]                                                                            ; COM1_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.071      ; 0.887      ;
; 0.647 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[33]                                                ; VIDEO_BUFFER[0]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.405      ; 1.223      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLK50MHZ ; 15.780 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLK50MHZ ; 0.063 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLK50MHZ ; 9.199 ; 0.000                         ;
+----------+-------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50MHZ'                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+
; 15.780 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.022     ; 4.185      ;
; 15.783 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a11~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 4.143      ;
; 15.834 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.339      ;
; 15.842 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.331      ;
; 15.845 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.328      ;
; 15.847 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a49~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.034     ; 4.106      ;
; 15.847 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.326      ;
; 15.847 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.326      ;
; 15.849 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.324      ;
; 15.861 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.028     ; 4.098      ;
; 15.867 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a9~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 4.060      ;
; 15.873 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 4.069      ;
; 15.878 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a30~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.044     ; 4.065      ;
; 15.881 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a41~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.039     ; 4.067      ;
; 15.897 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a27~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.038     ; 4.052      ;
; 15.902 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a51~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 4.024      ;
; 15.958 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a3~portb_address_reg0  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.052     ; 3.977      ;
; 15.964 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a17~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.043     ; 3.980      ;
; 15.973 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a1~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.059     ; 3.955      ;
; 15.975 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[2]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.198      ;
; 15.976 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a60~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.020     ; 3.991      ;
; 15.976 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.195      ;
; 15.984 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.189      ;
; 15.984 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.187      ;
; 15.986 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a59~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 3.941      ;
; 15.987 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.184      ;
; 15.988 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[4]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.185      ;
; 15.989 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.182      ;
; 15.989 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.182      ;
; 15.991 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a26~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 3.951      ;
; 15.991 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.180      ;
; 15.992 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.181      ;
; 15.995 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.178      ;
; 15.997 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.176      ;
; 15.997 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.176      ;
; 15.999 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.174      ;
; 16.002 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.050     ; 3.935      ;
; 16.005 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a19~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.060     ; 3.922      ;
; 16.007 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[15]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.166      ;
; 16.010 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.071     ; 3.906      ;
; 16.011 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[13]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.162      ;
; 16.014 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[7]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.159      ;
; 16.015 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[12]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.158      ;
; 16.022 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a56~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.034     ; 3.931      ;
; 16.026 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[8]                                                                  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.147      ;
; 16.027 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[11]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.146      ;
; 16.050 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a41~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.043     ; 3.894      ;
; 16.062 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.045     ; 3.880      ;
; 16.066 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a1~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.047     ; 3.874      ;
; 16.071 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a50~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.058     ; 3.858      ;
; 16.071 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a26~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.042     ; 3.874      ;
; 16.080 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a6~portb_address_reg0  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.042     ; 3.865      ;
; 16.081 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.043     ; 3.863      ;
; 16.082 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 4.062      ;
; 16.090 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 4.054      ;
; 16.093 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 4.051      ;
; 16.095 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 4.049      ;
; 16.095 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 4.049      ;
; 16.097 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.157      ; 4.047      ;
; 16.100 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[23]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.187      ; 4.074      ;
; 16.101 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[21]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.187      ; 4.073      ;
; 16.107 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a48~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.009     ; 3.871      ;
; 16.107 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a9~portb_address_reg0  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.029     ; 3.851      ;
; 16.111 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a40~portb_address_reg0 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.032     ; 3.844      ;
; 16.113 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a20~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.089     ; 3.785      ;
; 16.117 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[2]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.054      ;
; 16.124 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.183      ; 4.046      ;
; 16.125 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[2]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.048      ;
; 16.127 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a11~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.003     ; 3.857      ;
; 16.130 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.016     ; 3.841      ;
; 16.130 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[4]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.041      ;
; 16.131 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.042      ;
; 16.132 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.183      ; 4.038      ;
; 16.133 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a8~portb_address_reg0  ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.015     ; 3.839      ;
; 16.135 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.183      ; 4.035      ;
; 16.137 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~portb_address_reg0 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.002     ; 3.848      ;
; 16.137 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a12~portb_address_reg0 ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.071     ; 3.779      ;
; 16.137 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.183      ; 4.033      ;
; 16.137 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.183      ; 4.033      ;
; 16.138 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[4]                                                                  ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.035      ;
; 16.139 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.034      ;
; 16.139 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.183      ; 4.031      ;
; 16.142 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[10]                                                                 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.031      ;
; 16.144 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[5]                                                                  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.029      ;
; 16.144 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[6]                                                                  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.029      ;
; 16.146 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[9]                                                                  ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.027      ;
; 16.147 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a38~portb_address_reg0 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.038     ; 3.802      ;
; 16.149 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[15]                                                                 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.022      ;
; 16.149 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[16]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.024      ;
; 16.153 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[13]                                                                 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.018      ;
; 16.155 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a5~portb_address_reg0  ; GART_BUF[5] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.057     ; 3.775      ;
; 16.156 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a4~portb_address_reg0  ; GART_BUF[4] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.061     ; 3.770      ;
; 16.156 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[7]                                                                  ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.015      ;
; 16.157 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[15]                                                                 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.016      ;
; 16.157 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[12]                                                                 ; GART_BUF[6] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.184      ; 4.014      ;
; 16.158 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a34~portb_address_reg0 ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 3.774      ;
; 16.160 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[14]                                                                 ; GART_BUF[0] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.013      ;
; 16.161 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[13]                                                                 ; GART_BUF[1] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.186      ; 4.012      ;
; 16.162 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a2~portb_address_reg0  ; GART_BUF[2] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; 0.006      ; 3.831      ;
; 16.164 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a35~portb_address_reg0 ; GART_BUF[3] ; CLK50MHZ     ; CLK50MHZ    ; 20.000       ; -0.055     ; 3.768      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50MHZ'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.063 ; COCOKEY:coco_keyboard|KB_CLK[3]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.426      ; 0.573      ;
; 0.082 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[36]                                                ; VIDEO_BUFFER[3]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.249      ; 0.415      ;
; 0.082 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[38]                                                ; VIDEO_BUFFER[5]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.246      ; 0.412      ;
; 0.085 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[38]                                                ; VIDEO_BUFFER[13]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.246      ; 0.415      ;
; 0.087 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[40]                                                ; VIDEO_BUFFER[15]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.243      ; 0.414      ;
; 0.087 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[40]                                                ; VIDEO_BUFFER[7]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.243      ; 0.414      ;
; 0.088 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[35]                                                ; VIDEO_BUFFER[10]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.242      ; 0.414      ;
; 0.088 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[37]                                                ; VIDEO_BUFFER[12]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.242      ; 0.414      ;
; 0.089 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[34]                                                ; VIDEO_BUFFER[9]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.242      ; 0.415      ;
; 0.090 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[33]                                                ; VIDEO_BUFFER[8]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.242      ; 0.416      ;
; 0.091 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[35]                                                ; VIDEO_BUFFER[2]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.242      ; 0.417      ;
; 0.117 ; COCOKEY:coco_keyboard|KB_CLK[2]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.426      ; 0.627      ;
; 0.129 ; COCOKEY:coco_keyboard|KB_CLK[1]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.426      ; 0.639      ;
; 0.131 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.426      ; 0.641      ;
; 0.154 ; RAM0_DATA_I[12]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a4~porta_datain_reg0   ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.222      ; 0.480      ;
; 0.159 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[39]                                                ; VIDEO_BUFFER[14]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.250      ; 0.493      ;
; 0.162 ; RAM0_DATA_I[12]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a28~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.228      ; 0.494      ;
; 0.164 ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[36]                                                ; VIDEO_BUFFER[11]                                                                                          ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.248      ; 0.496      ;
; 0.165 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[34]                                                ; VIDEO_BUFFER[1]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.249      ; 0.498      ;
; 0.177 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.229      ; 0.510      ;
; 0.178 ; DIV_7[1]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DIV_7[2]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; RAM0_ADDRESS[2]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.222      ; 0.506      ;
; 0.182 ; SWITCH_L[0]                                                                              ; SWITCH_L[0]                                                                                               ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.235      ; 0.523      ;
; 0.185 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.229      ; 0.518      ;
; 0.185 ; DIV_7[0]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.314      ;
; 0.187 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|addr_store_b[2] ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|address_reg_b[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[0]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|addr_store_b[2] ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|address_reg_b[2]                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; RAM0_ADDRESS[7]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.218      ; 0.511      ;
; 0.189 ; CLK[0]                                                                                   ; CLK[0]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; DIV_7[0]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.322      ;
; 0.194 ; RAM0_ADDRESS[4]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.222      ; 0.520      ;
; 0.194 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.221      ; 0.519      ;
; 0.199 ; DIV_14                                                                                   ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; RAM0_ADDRESS[13]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[27]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; COM1_STATE[2]                                                                            ; COM1_CLOCK_X                                                                                              ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.128      ; 0.413      ;
; 0.203 ; RAM0_ADDRESS[15]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[31]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; RAM0_ADDRESS[15]                                                                         ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[31]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; DIV_7[2]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.332      ;
; 0.204 ; DIV_7[2]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.333      ;
; 0.205 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[23]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.331      ;
; 0.208 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.241      ; 0.553      ;
; 0.216 ; RAM0_ADDRESS[9]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[19]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.342      ;
; 0.231 ; COCOKEY:coco_keyboard|KB_CLK[4]                                                          ; COCOKEY:coco_keyboard|KB_CLK[4]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.022      ; 0.337      ;
; 0.244 ; DIV_7[0]                                                                                 ; DIV_14                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; -0.005     ; 0.323      ;
; 0.271 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[33]                                                ; VIDEO_BUFFER[0]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.242      ; 0.597      ;
; 0.274 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.249      ; 0.627      ;
; 0.276 ; RAM0_ADDRESS[10]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[21]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; RAM0_ADDRESS[12]                                                                         ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[25]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.402      ;
; 0.279 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[17]                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.405      ;
; 0.280 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[1]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.406      ;
; 0.284 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[1]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.410      ;
; 0.284 ; CLK[0]                                                                                   ; CLK[1]                                                                                                    ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.041      ; 0.409      ;
; 0.285 ; MCLOCK[8]                                                                                ; MCLOCK[8]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; MCLOCK[7]                                                                                ; MCLOCK[7]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; MCLOCK[5]                                                                                ; MCLOCK[5]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; MCLOCK[4]                                                                                ; MCLOCK[4]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.415      ;
; 0.287 ; MCLOCK[3]                                                                                ; MCLOCK[3]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.416      ;
; 0.288 ; RAM0_ADDRESS[8]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a18~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.214      ; 0.606      ;
; 0.289 ; COCOKEY:coco_keyboard|KB_CLK[3]                                                          ; COCOKEY:coco_keyboard|KB_CLK[3]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; COCOKEY:coco_keyboard|KB_CLK[2]                                                          ; COCOKEY:coco_keyboard|KB_CLK[2]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.249      ; 0.642      ;
; 0.292 ; MCLOCK[1]                                                                                ; MCLOCK[1]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.421      ;
; 0.292 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.237      ; 0.633      ;
; 0.292 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.230      ; 0.626      ;
; 0.293 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.237      ; 0.634      ;
; 0.293 ; RAM0_ADDRESS[1]                                                                          ; COCO_SRAM:CC3_SRAM1|SRAM_rtl_0_bypass[3]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; RAM0_DATA_I[0]                                                                           ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a40~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.234      ; 0.631      ;
; 0.294 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.243      ; 0.641      ;
; 0.294 ; DIV_7[1]                                                                                 ; DIV_7[2]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.423      ;
; 0.295 ; COCOKEY:coco_keyboard|KB_CLK[1]                                                          ; COCOKEY:coco_keyboard|KB_CLK[1]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; DIV_7[0]                                                                                 ; DIV_7[1]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; COCOKEY:coco_keyboard|KB_CLK[0]                                                          ; COCOKEY:coco_keyboard|KB_CLK[1]                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; RAM0_ADDRESS[1]                                                                          ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[3]                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.042      ; 0.422      ;
; 0.299 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.229      ; 0.632      ;
; 0.299 ; RAM0_DATA_I[15]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a47~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.239      ; 0.642      ;
; 0.303 ; COCO_SRAM:CC3_SRAM0|SRAM_rtl_0_bypass[37]                                                ; VIDEO_BUFFER[4]                                                                                           ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.026      ; 0.413      ;
; 0.303 ; RAM0_ADDRESS[10]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.230      ; 0.637      ;
; 0.306 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.237      ; 0.647      ;
; 0.307 ; DIV_7[1]                                                                                 ; DIV_7[0]                                                                                                  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.436      ;
; 0.308 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.229      ; 0.641      ;
; 0.310 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.244      ; 0.658      ;
; 0.310 ; RAM0_DATA_I[13]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a29~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.216      ; 0.630      ;
; 0.315 ; RAM0_ADDRESS[6]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a25~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.229      ; 0.648      ;
; 0.317 ; MCLOCK[9]                                                                                ; MCLOCK[9]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; MCLOCK[2]                                                                                ; MCLOCK[2]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a58~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.250      ; 0.672      ;
; 0.318 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.230      ; 0.652      ;
; 0.319 ; MCLOCK[6]                                                                                ; MCLOCK[6]                                                                                                 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; COM1_STATE[4]                                                                            ; COM1_STATE[4]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.449      ;
; 0.322 ; RAM0_ADDRESS[11]                                                                         ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.238      ; 0.664      ;
; 0.323 ; RAM0_ADDRESS[3]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.230      ; 0.657      ;
; 0.323 ; COM1_STATE[1]                                                                            ; COM1_STATE[1]                                                                                             ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.045      ; 0.452      ;
; 0.324 ; RAM0_DATA_I[10]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a10~porta_datain_reg0  ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.209      ; 0.637      ;
; 0.324 ; RAM0_ADDRESS[0]                                                                          ; COCO_SRAM:CC3_SRAM0|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a57~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.249      ; 0.677      ;
; 0.325 ; RAM0_ADDRESS[7]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a42~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.225      ; 0.654      ;
; 0.325 ; RAM0_ADDRESS[3]                                                                          ; COCO_SRAM:CC3_SRAM1|altsyncram:SRAM_rtl_0|altsyncram_66e1:auto_generated|ram_block1a33~porta_address_reg0 ; CLK50MHZ     ; CLK50MHZ    ; 0.000        ; 0.238      ; 0.667      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 11.262 ; 0.063 ; N/A      ; N/A     ; 9.199               ;
;  CLK50MHZ        ; 11.262 ; 0.063 ; N/A      ; N/A     ; 9.199               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50MHZ        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VBLANK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK50MHZ                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; COCO_RESET_N            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; P_SWITCH[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EE                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PADDLE_CLK[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OPTRXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DE1RXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; RED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VBLANK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DE1TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OPTTXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PADDLE_MCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_DAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 0        ; 0        ; 23550    ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50MHZ   ; CLK50MHZ ; 15       ; 0        ; 0        ; 23550    ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 25    ; 25   ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 287   ; 287  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------+
; Clock Status Summary                                              ;
+---------------------------------+----------+------+---------------+
; Target                          ; Clock    ; Type ; Status        ;
+---------------------------------+----------+------+---------------+
; AUD_BCLK                        ;          ; Base ; Unconstrained ;
; AUD_DACLRCK                     ;          ; Base ; Unconstrained ;
; CART1_POL                       ;          ; Base ; Unconstrained ;
; CART_INT_IN_N                   ;          ; Base ; Unconstrained ;
; CLK50MHZ                        ; CLK50MHZ ; Base ; Constrained   ;
; COCO3VIDEO:COCOVID|HSYNC_N      ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VBLANKING    ;          ; Base ; Unconstrained ;
; COCO3VIDEO:COCOVID|VSYNC_N      ;          ; Base ; Unconstrained ;
; COCOKEY:coco_keyboard|KB_CLK[4] ;          ; Base ; Unconstrained ;
; COCO_RESET_N                    ;          ; Base ; Unconstrained ;
; COM1_CLOCK                      ;          ; Base ; Unconstrained ;
; COM1_CLOCK_X                    ;          ; Base ; Unconstrained ;
; COM2_STATE[2]                   ;          ; Base ; Unconstrained ;
; EE                              ;          ; Base ; Unconstrained ;
; MCLOCK[0]                       ;          ; Base ; Unconstrained ;
; MCLOCK[2]                       ;          ; Base ; Unconstrained ;
; MCLOCK[6]                       ;          ; Base ; Unconstrained ;
; MCLOCK[9]                       ;          ; Base ; Unconstrained ;
; PADDLE_CLK[0]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[1]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[2]                   ;          ; Base ; Unconstrained ;
; PADDLE_CLK[3]                   ;          ; Base ; Unconstrained ;
; PH_2_RAW                        ;          ; Base ; Unconstrained ;
; TIMER_INT_N                     ;          ; Base ; Unconstrained ;
; V_SYNC~reg0                     ;          ; Base ; Unconstrained ;
; glb6551:RS232|TX_CLK_REG        ;          ; Base ; Unconstrained ;
+---------------------------------+----------+------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COCO_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EE           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTRXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; AUD_DACLRCK  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COCO_RESET_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EE           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTRXD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P_SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BLUE[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREEN[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_DAT     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPTTXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PADDLE_MCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VBLANK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Fri Aug 06 18:44:05 2021
Info: Command: quartus_sta coco3fpga_dw -c coco3fpga_dw
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_14i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_m6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_s6m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'coco3fpga_dw.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(18): RAM0_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(18): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
    Info (332050): set_input_delay -fall -max -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 18
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(19): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
    Info (332050): set_input_delay -fall -min -clock CLK50MHZ 10 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 19
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(20): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
    Info (332050): set_output_delay -fall -min -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 20
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(21): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
    Info (332050): set_output_delay -fall -max -clock CLK50MHZ -0.5 [get_ports RAM0_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 21
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(22): RAM0_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(22): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM0_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 22
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(23): RAM0_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(23): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 23
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(24): RAM0_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(24): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
    Info (332050): set_output_delay -fall -clock CLK50MHZ 3 [get_ports RAM0_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 24
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(26): RAM1_DATA* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332049): Ignored set_input_delay at CoCo3FPGA_dw.sdc(26): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
    Info (332050): set_input_delay -fall -clock CLK50MHZ 10 [get_ports RAM1_DATA*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 26
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(27): RAM1_ADDRESS* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(27): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_ADDRESS*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 27
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(28): RAM1_RW* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(28): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports RAM1_RW*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 28
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(29): RAM1_BE* could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(29): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
    Info (332050): set_output_delay -fall -clock CLK50MHZ 4 [get_ports RAM1_BE*] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 29
Warning (332174): Ignored filter at CoCo3FPGA_dw.sdc(31): PH_2 could not be matched with a port File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332049): Ignored set_output_delay at CoCo3FPGA_dw.sdc(31): Argument <targets> is an empty collection File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
    Info (332050): set_output_delay -fall -clock CLK50MHZ 1 [get_ports PH_2] File: X:/COCO3_Mister/CoCo3FPGA/CoCo3FPGA_dw.sdc Line: 31
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GRMODE is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[4] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: EE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_FIRQ_STAT_N is being clocked by EE
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|altsyncram_1v61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by MCLOCK[2]
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DATA_IN[2] is being clocked by MCLOCK[6]
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|READY is being clocked by COM1_CLOCK_X
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_tx:tx|TX_DONE is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_0[8] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_2[8] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_3[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_1[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[9]~39 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART1_POL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART1_FIRQ_STAT_N is being clocked by CART1_POL
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 11.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.262               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.235               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.583               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GRMODE is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[4] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: EE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_FIRQ_STAT_N is being clocked by EE
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|altsyncram_1v61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by MCLOCK[2]
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DATA_IN[2] is being clocked by MCLOCK[6]
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|READY is being clocked by COM1_CLOCK_X
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_tx:tx|TX_DONE is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_0[8] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_2[8] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_3[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_1[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[9]~39 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART1_POL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART1_FIRQ_STAT_N is being clocked by CART1_POL
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.942               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.511               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MCLOCK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RED[4]~reg0 is being clocked by MCLOCK[0]
Warning (332060): Node: PH_2_RAW was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GRMODE is being clocked by PH_2_RAW
Warning (332060): Node: MCLOCK[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_RESET is being clocked by MCLOCK[9]
Warning (332060): Node: COCOKEY:coco_keyboard|KB_CLK[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|RESET is being clocked by COCOKEY:coco_keyboard|KB_CLK[4]
Warning (332060): Node: COCO3VIDEO:COCOVID|VSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCOKEY:coco_keyboard|SLO_RESET[4] is being clocked by COCO3VIDEO:COCOVID|VSYNC_N
Warning (332060): Node: COCO3VIDEO:COCOVID|HSYNC_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register COCO3VIDEO:COCOVID|VSYNC_N is being clocked by COCO3VIDEO:COCOVID|HSYNC_N
Warning (332060): Node: EE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register KEY3_FIRQ_STAT_N is being clocked by EE
Warning (332060): Node: TIMER_INT_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TIMER3_IRQ_STAT_N is being clocked by TIMER_INT_N
Warning (332060): Node: MCLOCK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FIFO_1024:WF_FIFO_READ_inst|dcfifo:dcfifo_component|dcfifo_14i1:auto_generated|altsyncram_1v61:fifo_ram|ram_block11a0~porta_we_reg is being clocked by MCLOCK[2]
Warning (332060): Node: MCLOCK[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C:GLB_I2C|DATA_IN[2] is being clocked by MCLOCK[6]
Warning (332060): Node: COM1_CLOCK_X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM2|UART_RX:RX|READY is being clocked by COM1_CLOCK_X
Warning (332060): Node: COM1_CLOCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6850:COM1|UART_RX:RX|READY is being clocked by COM1_CLOCK
Warning (332060): Node: glb6551:RS232|TX_CLK_REG was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|uart51_tx:tx|TX_DONE is being clocked by glb6551:RS232|TX_CLK_REG
Warning (332060): Node: COM2_STATE[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register glb6551:RS232|TX_CLK_REG is being clocked by COM2_STATE[2]
Warning (332060): Node: PADDLE_CLK[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_0[8] is being clocked by PADDLE_CLK[0]
Warning (332060): Node: PADDLE_CLK[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_2[8] is being clocked by PADDLE_CLK[2]
Warning (332060): Node: PADDLE_CLK[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_3[0] is being clocked by PADDLE_CLK[3]
Warning (332060): Node: PADDLE_CLK[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PADDLE_LATCH_1[0] is being clocked by PADDLE_CLK[1]
Warning (332060): Node: V_SYNC~reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SEC[9] is being clocked by V_SYNC~reg0
Warning (332060): Node: COCO3VIDEO:COCOVID|VBLANKING was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch COCO3VIDEO:COCOVID|ROW_ADD[9]~39 is being clocked by COCO3VIDEO:COCOVID|VBLANKING
Warning (332060): Node: CART1_POL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART1_FIRQ_STAT_N is being clocked by CART1_POL
Warning (332060): Node: CART_INT_IN_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CART3_IRQ_STAT_N is being clocked by CART_INT_IN_N
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register altshift_taps:LEFT_BUF2_rtl_0|shift_taps_56m:auto_generated|altsyncram_uk31:altsyncram4|ram_block5a0 is being clocked by AUD_DACLRCK
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AUD_DACDAT~reg0 is being clocked by AUD_BCLK
Warning (332060): Node: COCO_RESET_N was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MUGS is being clocked by COCO_RESET_N
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.780               0.000 CLK50MHZ 
Info (332146): Worst-case hold slack is 0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.063               0.000 CLK50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 CLK50MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 5349 megabytes
    Info: Processing ended: Fri Aug 06 18:44:34 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:20


