

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb861cea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb861cea0..

GPGPU-Sim PTX: cudaLaunch for 0x0x404f2b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27performStreamCollide_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z27performStreamCollide_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x45c0 (lbm.2.sm_70.ptx:2949) @%p1 bra BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b58 (lbm.2.sm_70.ptx:3134) cvta.to.global.u64 %rd6, %rd1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x45c8 (lbm.2.sm_70.ptx:2950) bra.uni BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4620 (lbm.2.sm_70.ptx:2965) add.f32 %f58, %f219, %f217;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4618 (lbm.2.sm_70.ptx:2962) bra.uni BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b58 (lbm.2.sm_70.ptx:3134) cvta.to.global.u64 %rd6, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27performStreamCollide_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27performStreamCollide_kernelPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z27performStreamCollide_kernelPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z27performStreamCollide_kernelPfS_'
kernel_name = _Z27performStreamCollide_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 53846
gpu_sim_insn = 36347833
gpu_ipc =     675.0331
gpu_tot_sim_cycle = 53846
gpu_tot_sim_insn = 36347833
gpu_tot_ipc =     675.0331
gpu_tot_issued_cta = 1960
gpu_occupancy = 71.7298% 
gpu_tot_occupancy = 71.7298% 
max_total_param_size = 0
gpu_stall_dramfull = 1758762
gpu_stall_icnt2sh    = 68
partiton_level_parallism =      16.3504
partiton_level_parallism_total  =      16.3504
partiton_level_parallism_util =      19.7064
partiton_level_parallism_util_total  =      19.7064
L2_BW  =     581.9883 GB/Sec
L2_BW_total  =     581.9883 GB/Sec
gpu_total_sim_rate=65491
############## bottleneck_stats #############
cycles: core 53846, icnt 53846, l2 53846, dram 40432
gpu_ipc	675.033
gpu_tot_issued_cta = 1960, average cycles = 27
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 510880 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 56838 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.074	80
L1D data util	0.869	80	0.986	13
L1D tag util	0.901	80	0.904	43
L2 data util	0.633	64	0.672	33
L2 tag util	0.269	64	0.324	56
n_l2_access	 927755
icnt s2m util	0.000	0	0.000	56	flits per packet: -nan
icnt m2s util	0.000	0	0.000	56	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.563	32	0.590	16

latency_dram:	-701510068, num_dram_reqs:	865048
DRAM latency:	4154

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.750
TB slot    	0.375
L1I tag util	0.151	80	0.172	73

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.059	80	0.066	13
sp pipe util	0.072	80	0.084	73
sfu pipe util	0.004	80	0.005	73
ldst mem cycle	0.000	0	0.000	73

smem port	0.000	0

n_reg_bank	16
reg port	0.046	16	0.057	6
L1D tag util	0.901	80	0.904	43
L1D fill util	0.118	80	0.135	13
n_l1d_mshr	4096
L1D mshr util	0.133	80
n_l1d_missq	16
L1D missq util	0.849	80
L1D hit rate	0.000
L1D miss rate	0.241
L1D rsfail rate	0.759
L2 tag util	0.269	64	0.324	56
L2 fill util	0.148	64	0.157	48
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.684	64	0.744	29
L2 missq util	0.007	64	0.008	48
L2 hit rate	0.000
L2 miss rate	0.942
L2 rsfail rate	0.058

dram activity	0.877	32	0.892	16

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 17679680, load_transaction_bytes 17679680, icnt_m2s_bytes 0
n_gmem_load_insns 147103, n_gmem_load_accesses 552490
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.286

run 0.014, fetch 0.194, sync 0.194, control 0.000, data 0.508, struct 0.090
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12316, Miss = 12316, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36300
	L1D_cache_core[1]: Access = 11334, Miss = 11334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37236
	L1D_cache_core[2]: Access = 12326, Miss = 12326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36243
	L1D_cache_core[3]: Access = 12161, Miss = 12161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36461
	L1D_cache_core[4]: Access = 11427, Miss = 11427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37198
	L1D_cache_core[5]: Access = 12219, Miss = 12219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36316
	L1D_cache_core[6]: Access = 10482, Miss = 10482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38175
	L1D_cache_core[7]: Access = 11549, Miss = 11549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37036
	L1D_cache_core[8]: Access = 12092, Miss = 12092, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36525
	L1D_cache_core[9]: Access = 11876, Miss = 11876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36706
	L1D_cache_core[10]: Access = 12643, Miss = 12643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35922
	L1D_cache_core[11]: Access = 12142, Miss = 12142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36443
	L1D_cache_core[12]: Access = 12117, Miss = 12117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36168
	L1D_cache_core[13]: Access = 13278, Miss = 13278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35174
	L1D_cache_core[14]: Access = 12364, Miss = 12364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36149
	L1D_cache_core[15]: Access = 11471, Miss = 11471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37079
	L1D_cache_core[16]: Access = 12090, Miss = 12090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36541
	L1D_cache_core[17]: Access = 10927, Miss = 10927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37656
	L1D_cache_core[18]: Access = 11979, Miss = 11979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36539
	L1D_cache_core[19]: Access = 11847, Miss = 11847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36501
	L1D_cache_core[20]: Access = 11399, Miss = 11399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37130
	L1D_cache_core[21]: Access = 11713, Miss = 11713, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36777
	L1D_cache_core[22]: Access = 12397, Miss = 12397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36013
	L1D_cache_core[23]: Access = 11427, Miss = 11427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37216
	L1D_cache_core[24]: Access = 12085, Miss = 12085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36326
	L1D_cache_core[25]: Access = 11592, Miss = 11592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36809
	L1D_cache_core[26]: Access = 11374, Miss = 11374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37224
	L1D_cache_core[27]: Access = 12439, Miss = 12439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35987
	L1D_cache_core[28]: Access = 12551, Miss = 12551, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35881
	L1D_cache_core[29]: Access = 11762, Miss = 11762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36687
	L1D_cache_core[30]: Access = 12270, Miss = 12270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36066
	L1D_cache_core[31]: Access = 10433, Miss = 10433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38036
	L1D_cache_core[32]: Access = 11880, Miss = 11880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36586
	L1D_cache_core[33]: Access = 12594, Miss = 12594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35839
	L1D_cache_core[34]: Access = 11723, Miss = 11723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36925
	L1D_cache_core[35]: Access = 12165, Miss = 12165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36363
	L1D_cache_core[36]: Access = 11317, Miss = 11317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37250
	L1D_cache_core[37]: Access = 12238, Miss = 12238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36368
	L1D_cache_core[38]: Access = 11544, Miss = 11544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37026
	L1D_cache_core[39]: Access = 11054, Miss = 11054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37576
	L1D_cache_core[40]: Access = 11958, Miss = 11958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36653
	L1D_cache_core[41]: Access = 12228, Miss = 12228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36367
	L1D_cache_core[42]: Access = 11398, Miss = 11398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37220
	L1D_cache_core[43]: Access = 12381, Miss = 12381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36287
	L1D_cache_core[44]: Access = 11754, Miss = 11754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36848
	L1D_cache_core[45]: Access = 10882, Miss = 10882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37750
	L1D_cache_core[46]: Access = 11159, Miss = 11159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37495
	L1D_cache_core[47]: Access = 11417, Miss = 11417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37128
	L1D_cache_core[48]: Access = 11023, Miss = 11023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37597
	L1D_cache_core[49]: Access = 12180, Miss = 12180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36243
	L1D_cache_core[50]: Access = 12179, Miss = 12179, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36455
	L1D_cache_core[51]: Access = 12371, Miss = 12371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36177
	L1D_cache_core[52]: Access = 10098, Miss = 10098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38521
	L1D_cache_core[53]: Access = 11931, Miss = 11931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36543
	L1D_cache_core[54]: Access = 10924, Miss = 10924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37668
	L1D_cache_core[55]: Access = 12310, Miss = 12310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36143
	L1D_cache_core[56]: Access = 11565, Miss = 11565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36992
	L1D_cache_core[57]: Access = 11624, Miss = 11624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36909
	L1D_cache_core[58]: Access = 11725, Miss = 11725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36878
	L1D_cache_core[59]: Access = 12341, Miss = 12341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36120
	L1D_cache_core[60]: Access = 12022, Miss = 12022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36568
	L1D_cache_core[61]: Access = 11425, Miss = 11425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37218
	L1D_cache_core[62]: Access = 9766, Miss = 9766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38823
	L1D_cache_core[63]: Access = 11329, Miss = 11329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37186
	L1D_cache_core[64]: Access = 10720, Miss = 10720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37854
	L1D_cache_core[65]: Access = 11403, Miss = 11403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37219
	L1D_cache_core[66]: Access = 11844, Miss = 11844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36745
	L1D_cache_core[67]: Access = 12458, Miss = 12458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36169
	L1D_cache_core[68]: Access = 11349, Miss = 11349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37239
	L1D_cache_core[69]: Access = 12450, Miss = 12450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36163
	L1D_cache_core[70]: Access = 10711, Miss = 10711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37847
	L1D_cache_core[71]: Access = 11334, Miss = 11334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37064
	L1D_cache_core[72]: Access = 11338, Miss = 11338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36833
	L1D_cache_core[73]: Access = 12751, Miss = 12751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35683
	L1D_cache_core[74]: Access = 10935, Miss = 10935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37690
	L1D_cache_core[75]: Access = 12496, Miss = 12496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35877
	L1D_cache_core[76]: Access = 10864, Miss = 10864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37772
	L1D_cache_core[77]: Access = 10937, Miss = 10937, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37597
	L1D_cache_core[78]: Access = 11315, Miss = 11315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37236
	L1D_cache_core[79]: Access = 10513, Miss = 10513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38061
	L1D_total_cache_accesses = 936005
	L1D_total_cache_misses = 936005
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2947291
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.130
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1603524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 385655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1343767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 550350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 385655

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1603524
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1343767
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
304, 321, 301, 307, 300, 292, 292, 302, 422, 448, 448, 385, 300, 290, 290, 300, 365, 354, 353, 352, 350, 350, 363, 339, 279, 290, 290, 300, 265, 309, 313, 265, 265, 256, 255, 265, 209, 218, 211, 211, 250, 255, 255, 265, 241, 255, 255, 241, 
gpgpu_n_tot_thrd_icount = 40249408
gpgpu_n_tot_w_icount = 1257794
gpgpu_n_stall_shd_mem = 3637399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 549880
gpgpu_n_mem_write_global = 384895
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4408336
gpgpu_n_store_insn = 2714688
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 465992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3637399
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14321167	W0_Idle:400	W0_Scoreboard:38438	W1:29268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:213576	W24:88040	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:210314	W32:729197
single_issue_nums: WS0:313505	WS1:318125	WS2:322356	WS3:316409	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4399040 {8:549880,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15395800 {40:384895,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20377320 {40:509433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2845176 {8:355647,}
maxmflatency = 13268 
max_icnt2mem_latency = 11913 
maxmrqlatency = 1651 
max_icnt2sh_latency = 886 
averagemflatency = 4151 
avg_icnt2mem_latency = 3259 
avg_mrq_latency = 134 
avg_icnt2sh_latency = 21 
mrq_lat_table:24186 	19713 	11190 	16352 	38449 	89002 	136941 	157938 	57197 	14883 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	1424 	12643 	116602 	327094 	379471 	27824 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	464 	2400 	8128 	12560 	104 	29778 	194848 	386777 	240302 	5041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	625623 	77336 	43624 	32491 	27519 	21056 	16466 	13513 	7430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	7 	25 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        12        12        20        20        16        20        20        20        16        24        20        12        16        16 
dram[1]:        14        18        21        21        21        21        21        21        21        21        18        12        12        11        11        15 
dram[2]:         8         8        12        12        20        20        16        20        20        20        16        24        14        12        12        12 
dram[3]:        13         9        21        21        21        21        21        21        21        21        18        12        11        12        10        10 
dram[4]:        12        12        12        12        20        20        16        20        20        20        16        24        17        17        13        16 
dram[5]:         8        11        21        21        21        21        21        21        21        21        18        12        11        11        11        15 
dram[6]:        12        20        12        16        20        20        16        20        20        20        16        24        12        14        16        16 
dram[7]:        11        14        21        21        21        21        21        21        21        21        18        12        11        12        12        11 
dram[8]:         8        20        12        12        20        20        16        20        20        20        16        24        12        12        16        12 
dram[9]:        11        14        21        21        21        21        21        21        21        21        18        12        15        10        12        12 
dram[10]:        12        12        12        12        20        20        16        20        20        20        16        24        12        12        12        12 
dram[11]:         7        14        21        21        21        21        21        21        21        21        18        12        11        11        13        12 
dram[12]:        16        16        12        12        20        20        16        20        20        20        16        24        12        16        12        12 
dram[13]:         9        13        21        21        21        21        21        21        21        21        18        12        11        11         9        14 
dram[14]:        12        12        12        12        20        20        16        20        20        20        16        24        12        12        12         8 
dram[15]:        11        10        21        21        21        21        21        21        21        21        18        12        11        13        14        14 
dram[16]:        12        16        12        12        20        20        16        20        20        20        16        24        16        16        16        12 
dram[17]:        10        15        21        21        21        21        21        21        21        21        18        12        13        12        13         8 
dram[18]:         8        20        12        16        20        20        16        20        20        20        16        24        12        16        12        12 
dram[19]:        17        18        21        21        21        21        21        21        21        21        18        14        12        15        12        14 
dram[20]:        16        16        16        12        20        20        16        20        20        20        16        24        12        16        15        16 
dram[21]:         8        14        21        21        21        21        21        21        21        21        18        12        11        11        11        14 
dram[22]:        12        12        12        12        20        20        16        20        20        20        16        24        12        16        10        12 
dram[23]:        13        14        21        21        21        21        21        21        21        21        18        12        11        15        10        11 
dram[24]:         8        12        20        12        20        20        16        20        20        20        16        24        16        16        18        12 
dram[25]:        11        11        21        21        21        21        21        21        21        21        18        12        11        11        11         8 
dram[26]:        12        24        12        12        20        20        16        20        20        20        16        24        12        16         8         8 
dram[27]:        11        14        21        21        21        21        21        21        21        21        18        13        11        11        10        13 
dram[28]:         8        20        12        12        20        20        16        20        20        20        16        24        12        16        12         8 
dram[29]:        12        10        21        21        21        21        21        21        21        21        18        12        11        15        14        10 
dram[30]:        20         8        16        12        20        20        16        20        20        20        16        24        12        16        12        12 
dram[31]:        17        11        21        21        21        21        21        21        21        21        18        12        12        12        12        19 
maximum service time to same row:
dram[0]:     18360     13002     21113     21703      5666      7474      6383      6623      6316      6346      6683      6686     13113     13390     16088     16095 
dram[1]:     17457     13167     21930     23078      5799      7107      6129      6426      6436      6482      7998      7983     11729     12233     15244     15232 
dram[2]:     19412     14706     21600     22485      7961      7960      7221      6065      6316      6346      6683      6686     13113     13390     16600     16601 
dram[3]:     18676     16187     21733     23133      8145      7453      9313      6153      6436      6482      7998      7983     11729     12233     15520     15502 
dram[4]:     18468     13621     21494     21911      7991      8658     10800      7475      6316      6346      6683      6686     13113     13390     16204     16225 
dram[5]:     17649     13511     21633     23658      7173     10745      8104      7089      6436      6482      7998      7983     11729     12233     15500     15504 
dram[6]:     19326     13656     21694     21621      7010      9534      8879      6409      6316      6346      6683      6686     13113     13390     16303     16281 
dram[7]:     19077     13576     21119     22271      7290     10426      6129      7897      6436      6482      7998      7983     11729     12233     15265     15259 
dram[8]:     19138     13482     21077     21699      7486      8082      9009      8433      6316      6346      6683      6686     13113     13390     16229     16228 
dram[9]:     19077     14146     21067     24224      7096      9584      8106      9322      6436      6482      7998      7983     11729     12233     15199     15189 
dram[10]:     19138     14265     21888     22172      7856      7251      8736      6283      6316      6346      6683      6686     13113     13390     16385     16343 
dram[11]:     17945     12375     21792     24089      7725     10159      9010      6196      6436      6482      7998      7983     11729     12233     15428     15418 
dram[12]:     19046     13479     22325     22215      7601      6499      5973      6475      6316      6346      6683      6686     13113     13390     16372     16347 
dram[13]:     18382     12898     21581     23722      8590      6241      6129      7788      6436      6482      7998      7983     11729     12233     15405     15204 
dram[14]:     18881     13247     21767     22135      7941      7435      6573      7496      6316      6346      6683      6686     13113     13390     16320     16312 
dram[15]:     17629     12495     21508     23459      6765      7434      6298      6323      6436      6482      7998      7983     11729     12233     15209     15203 
dram[16]:     18817     13162     21772     22360      8909      5667      5973      6021      6316      6346      6683      6686     13113     13390     16348     16321 
dram[17]:     17427     11905     21494     23409      7047      6378      6129      6153      6436      6482      7998      7983     11729     12233     15565     15534 
dram[18]:     19547     14415     21909     21261     10601      6645      5973      6021      6316      6346      6683      6686     13113     13390     16468     16408 
dram[19]:     17993     14016     20830     22452      7421      6870      6129      6153      6436      6482      7998      7983     11729     12233     15663     15650 
dram[20]:     19623     14893     21925     21854      9689      6488      8698     10224      6316      6346      6683      6686     13113     13390     16692     16626 
dram[21]:     18150     13414     21585     23279      7457      5810      7070      9308      6436      6482      7998      7983     11729     12233     15694     15670 
dram[22]:     20307     14680     21133     21424      9936      5844      5973      7715      6316      6346      6683      6686     13113     13390     16576     16548 
dram[23]:     18243     12704     21284     22520      6965      7068      6129      7864      6436      6482      7998      7983     11729     12233     15382     15368 
dram[24]:     19661     14458     21672     21508     10804      7182      8252      8292      6316      6346      6683      6686     13113     13390     16566     16544 
dram[25]:     18704     13586     21528     23000      7195      5810      8344      8303      6436      6482      7998      7983     11729     12233     15615     15622 
dram[26]:     18781     14381     21488     22584     10632      5667     10349      7604      6316      6346      6683      6686     13113     13390     16518     16561 
dram[27]:     18412     12902     22024     23880      8120      5875      8054      7702      6436      6482      7998      7983     11729     12233     15340     15341 
dram[28]:     18390     14484     21417     21289      9428      7374      5973      9520      6316      6346      6683      6686     13113     13390     16432     16422 
dram[29]:     17902     14891     21427     22536      7586      5810      7516      6846      6436      6482      7998      7983     11729     12233     15489     15500 
dram[30]:     19246     12648     22080     22746      9196      5667      5973      6021      6316      6346      6683      6686     13113     13390     16464     16484 
dram[31]:     18920     15100     22290     23309      8268     10282      6129      6153      6436      6482      7998      7983     11729     12233     15918     15974 
average row accesses per activate:
dram[0]:  4.108333  4.063636  4.919753  4.913907  6.000000  5.925373  4.398305  4.678571  4.074499  4.100574  3.758707  3.804569  3.618812  3.734375  3.856725  3.940625 
dram[1]:  3.531250  3.696203  4.521212  4.664557  5.224490  5.253334  4.101770  4.135965  3.511050  3.386243  3.062640  2.988987  3.200489  3.063679  3.399433  3.507375 
dram[2]:  4.129870  4.072398  4.821429  4.923077  5.758621  5.820144  4.469565  4.528139  3.804813  3.912329  3.624096  3.645631  3.577778  3.720930  4.024465  3.788691 
dram[3]:  3.613546  3.759494  4.788820  5.013245  5.050955  4.993827  4.130435  4.037657  3.456522  3.506849  3.216981  3.102740  3.169492  3.255639  3.470930  3.533133 
dram[4]:  4.112554  4.205607  4.865031  5.181208  6.058394  6.007463  4.551111  4.711712  4.095101  4.190059  3.693627  3.891192  3.885027  3.871658  4.116719  4.112179 
dram[5]:  3.699589  3.662393  4.557576  4.822369  5.372414  5.262069  4.204545  4.073593  3.491758  3.379947  3.150115  3.135632  3.232673  3.354005  3.547904  3.630435 
dram[6]:  4.127854  4.133641  4.973856  5.046667  5.970370  5.809859  4.333333  4.655022  4.034091  4.224189  3.783920  3.730198  3.694872  3.865229  4.064309  3.917197 
dram[7]:  3.754310  3.773913  4.596273  4.732026  5.588235  5.258278  3.995745  4.248889  3.523546  3.519231  3.230404  3.194379  3.312021  3.356589  3.525836  3.496951 
dram[8]:  4.171052  4.358490  4.987422  4.981250  5.795774  5.853147  4.266394  4.624454  3.991573  4.284431  3.778894  3.866667  3.808901  3.678481  3.850746  3.896342 
dram[9]:  3.750000  3.745690  4.734568  4.851613  5.141935  5.231788  4.117391  4.125541  3.557423  3.489071  3.183099  3.067873  3.411458  3.250000  3.495575  3.621118 
dram[10]:  4.367442  4.348837  5.062893  5.069182  5.798611  6.363636  4.380342  4.602620  3.969274  4.071023  3.798489  3.848718  3.709512  3.681123  3.948485  3.987578 
dram[11]:  3.731405  3.726457  4.568862  4.541401  5.141935  5.180555  4.188341  4.244344  3.451087  3.444744  3.095454  3.156909  3.502703  3.306701  3.540059  3.543478 
dram[12]:  4.209091  4.387097  4.950000  5.031250  5.843972  6.103703  4.591928  4.751131  3.991573  4.053824  3.672372  3.832061  3.693095  3.931694  3.829912  3.975460 
dram[13]:  3.661157  3.654167  4.587879  4.625767  5.220000  4.900621  4.180180  4.149780  3.520776  3.419786  3.072727  3.121839  3.238806  3.333333  3.408046  3.511905 
dram[14]:  4.047414  4.154185  4.950311  4.865031  6.074627  6.065217  4.502164  4.723214  3.994382  4.039437  3.661800  3.629808  3.535280  3.848000  3.833828  3.832335 
dram[15]:  3.810924  3.616935  4.837500  4.865385  5.250000  5.369128  4.162281  4.076596  3.463215  3.535912  3.118993  3.128440  3.294710  3.381818  3.489552  3.561350 
dram[16]:  3.932489  4.100000  4.694118  4.699422  5.715278  5.509804  4.604445  4.646288  3.843243  4.135447  3.680488  3.727273  3.697201  3.707379  3.845697  3.860606 
dram[17]:  3.604938  3.728814  4.621951  4.742138  5.246666  5.286667  4.358140  4.316742  3.413979  3.446237  2.969565  3.095023  3.189781  3.239506  3.350282  3.393064 
dram[18]:  4.075893  4.162896  4.894410  5.213793  5.824818  6.007353  4.636364  4.708520  3.950000  4.047887  3.729528  3.610048  3.516990  3.744792  3.751445  3.869969 
dram[19]:  3.859031  3.776316  4.493976  4.588608  5.136055  4.911950  4.123894  4.281250  3.513812  3.539945  3.261391  3.138249  3.444737  3.378590  3.505952  3.569231 
dram[20]:  4.235023  4.393365  4.839506  4.943038  6.068182  5.751724  4.526316  4.620087  4.060000  3.950549  3.813131  3.798489  3.679389  3.843915  3.864048  3.965838 
dram[21]:  3.621277  3.795455  4.730263  4.808219  5.705426  5.554745  4.173333  4.371560  3.615385  3.569444  3.150115  3.165501  3.313776  3.347938  3.314286  3.478788 
dram[22]:  4.034483  4.160714  4.778443  4.865854  5.978102  5.816327  4.427351  4.747748  4.054131  4.065156  3.572104  3.586288  3.514634  3.713178  3.865672  3.903323 
dram[23]:  3.795745  3.661088  4.672840  4.639751  5.064516  4.987577  4.228700  4.126637  3.475410  3.475676  3.152425  3.145497  3.274559  3.467914  3.416910  3.511834 
dram[24]:  4.380734  4.211712  4.951220  4.975155  5.881119  5.935714  4.589286  4.562770  3.882514  3.920765  3.827411  3.894057  3.808901  3.792105  4.147799  4.006192 
dram[25]:  3.632653  3.733051  4.781250  4.839744  5.234900  5.206666  4.193694  4.298643  3.590395  3.542700  3.102041  3.188811  3.392765  3.347044  3.418803  3.576576 
dram[26]:  4.157895  4.213953  4.878049  4.974359  5.780142  5.886525  4.491228  4.711712  3.925414  3.986111  3.783920  3.683824  3.759067  3.761780  3.969231  4.073248 
dram[27]:  3.630705  3.695279  4.500000  4.628931  5.167785  5.157895  4.171171  4.298643  3.525000  3.508197  3.160093  3.169767  3.340153  3.307692  3.501493  3.605590 
dram[28]:  4.081197  4.087963  4.760479  4.980133  6.148148  5.671329  4.573991  4.451064  3.952778  3.975000  3.693827  3.590909  3.675192  3.693506  3.847953  3.846154 
dram[29]:  3.622407  3.639485  4.534591  4.602564  5.302158  5.095238  4.122172  4.065217  3.459239  3.470270  3.131640  3.141204  3.172749  3.205446  3.594512  3.571866 
dram[30]:  4.146789  4.097345  5.084967  4.967105  6.184000  5.716312  4.493392  4.596491  4.080460  4.117478  3.738155  3.832061  3.757812  3.835106  3.975078  3.894737 
dram[31]:  3.897321  3.891403  4.847682  4.965517  5.342857  5.319445  4.215596  4.122271  3.475410  3.462366  3.117241  3.088235  3.167476  3.340153  3.472303  3.658307 
average row locality = 566217/144721 = 3.912473
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       964       878       796       738       784       752       924       932      1216      1224      1280      1280      1280      1272      1220      1192 
dram[1]:       876       858       747       741       736       746       812       826      1064      1071      1120      1120      1120      1117      1087      1087 
dram[2]:       940       884       812       768       804       769       912       928      1216      1224      1280      1280      1280      1276      1224      1197 
dram[3]:       896       881       775       763       762       769       834       847      1064      1071      1120      1120      1120      1117      1085      1086 
dram[4]:       929       891       795       772       796       768       908       928      1216      1224      1280      1280      1280      1280      1224      1211 
dram[5]:       879       848       755       748       745       726       809       823      1064      1071      1120      1120      1120      1120      1087      1079 
dram[6]:       892       876       760       756       772       788       924       948      1216      1224      1280      1280      1272      1264      1192      1172 
dram[7]:       862       845       743       723       732       754       823       838      1064      1071      1120      1120      1120      1114      1064      1059 
dram[8]:       935       906       792       804       804       808       926       941      1216      1224      1280      1280      1280      1280      1208      1200 
dram[9]:       886       855       767       759       768       751       831       835      1064      1071      1120      1120      1120      1120      1086      1077 
dram[10]:       920       924       804       816       808       801       912       936      1216      1224      1280      1280      1276      1280      1228      1204 
dram[11]:       887       826       762       719       763       711       818       820      1064      1071      1120      1120      1120      1120      1102      1069 
dram[12]:       915       936       792       807       794       784       908       932      1216      1224      1280      1280      1280      1280      1233      1228 
dram[13]:       869       861       761       758       751       751       814       824      1064      1071      1120      1120      1120      1120      1097      1094 
dram[14]:       928       920       805       792       780       804       924       941      1216      1224      1280      1280      1280      1280      1208      1196 
dram[15]:       883       872       773       755       750       760       836       842      1064      1071      1120      1120      1120      1120      1071      1071 
dram[16]:       920       928       804       816       795       808       920       944      1216      1224      1280      1280      1276      1280      1216      1205 
dram[17]:       860       856       758       750       753       751       821       834      1064      1071      1120      1120      1117      1120      1087      1078 
dram[18]:       912       908       788       756       764       775       904       928      1216      1224      1280      1280      1280      1280      1220      1193 
dram[19]:       855       847       749       732       730       747       816       837      1064      1071      1120      1120      1120      1120      1080      1063 
dram[20]:       912       920       784       784       769       792       916       936      1216      1224      1280      1280      1280      1280      1196      1208 
dram[21]:       841       823       723       702       702       719       823       831      1064      1071      1120      1120      1120      1120      1073      1072 
dram[22]:       928       928       797       804       792       820       920       932      1216      1224      1280      1280      1276      1272      1212      1216 
dram[23]:       885       867       760       754       751       761       827       823      1064      1071      1120      1120      1120      1120      1085      1096 
dram[24]:       948       928       812       812       813       797       912       932      1216      1224      1280      1280      1280      1280      1232      1224 
dram[25]:       878       867       769       769       749       744       816       830      1064      1071      1120      1120      1120      1120      1100      1093 
dram[26]:       943       908       800       776       788       788       908       924      1216      1224      1280      1280      1280      1280      1228      1208 
dram[27]:       858       848       746       736       736       742       810       828      1064      1071      1120      1120      1120      1120      1090      1079 
dram[28]:       940       870       795       752       796       777       904       924      1216      1224      1280      1280      1278      1272      1236      1196 
dram[29]:       849       827       718       719       702       707       795       813      1064      1071      1120      1120      1120      1120      1084      1074 
dram[30]:       888       909       772       755       736       764       904       924      1216      1224      1280      1280      1280      1280      1206      1200 
dram[31]:       860       855       731       719       709       726       803       820      1064      1071      1120      1120      1120      1120      1095      1081 
total dram reads = 510880
bank skew: 1280/702 = 1.82
chip skew: 16970/14903 = 1.14
number of total write accesses:
dram[0]:       128        76        16        16       128       168       456       464       824       812       924       876       728       652       424       328 
dram[1]:       141       112         7        11       114       150       421       430       774       779       938       898       717       692       432       383 
dram[2]:        88        64         4         0       136       160       464       472       828       816       896       888       676       653       372       320 
dram[3]:       110        90         4         0       121       143       429       437       774       782       924       901       717       696       426       357 
dram[4]:        84        84         0         0       136       160       464       472       820       836       908       888       692       669       340       344 
dram[5]:       102       101         0         0       121       143       429       437       774       785       926       924       713       677       403       388 
dram[6]:        80        84         4         4       136       160       464       472       816       832       904       912       676       681       360       324 
dram[7]:       116       103         8         4       121       143       429       437       777       785       939       926       687       710       400       342 
dram[8]:        76        76         4         4       136       160       464       472       820       828       900       912       700       692       356       349 
dram[9]:        99       100         0         0       121       143       429       437       771       773       895       894       723       687       393       361 
dram[10]:        76        56         4         4       136       160       464       472       820       836       912       884       668       653       328       320 
dram[11]:        92        72         4         0       121       143       429       437       771       776       922       857       682       646       371       335 
dram[12]:        48        77         0         0       136       160       464       472       820       828       888       920       672       652       312       317 
dram[13]:        74        87         8         1       121       143       429       437       774       776       876       907       693       695       362       382 
dram[14]:        76       104         0        16       136       160       464       472       824       840       900       924       696       656       352       344 
dram[15]:       107       115         4        20       121       143       429       437       774       783       929       915       714       701       376       355 
dram[16]:        76        80         4        16       136       168       464       480       824       844       916       948       725       712       340       332 
dram[17]:       112       109         0        15       121       150       429       444       771       790       932       953       745       744       412       378 
dram[18]:        64        57         0         0       136       168       464       488       824       852       908       920       680       656       337       316 
dram[19]:        95        67         0         0       121       150       429       451       777       800       913       917       728       660       376       375 
dram[20]:        92        80         0         0       136       168       464       488       820       856       920       924       673       704       344       332 
dram[21]:        76        79         0         0       121       150       429       451       768       801       929       913       712       689       384       354 
dram[22]:        60        68         4         4       136       168       464       488       828       844       924       948       657       660       336       316 
dram[23]:        92        84         4         8       121       150       429       451       777       804       930       919       703       694       380       355 
dram[24]:        56        44         0         0       136       168       464       488       820       844       912       912       700       652       352       301 
dram[25]:        99        75         0         0       121       150       429       451       774       804       939       941       745       694       388       378 
dram[26]:        84        64         0         0       136       168       464       488       820       844       904       892       697       632       320       281 
dram[27]:        80        76         4         0       121       150       429       451       768       794       921       922       708       663       359       320 
dram[28]:        76        52         8         0       136       168       464       488       828       828       896       884       680       600       364       296 
dram[29]:        91        78         8         5       122       150       429       451       775       798       894       899       698       660       362       364 
dram[30]:        81        81        24         8       152       168       464       496       816       852       876       908       664       660       337       312 
dram[31]:       119       108        23        16       137       150       429       459       779       804       893       935       708       704       367       377 
total dram writes = 220485
min_bank_accesses = 0!
chip skew: 7105/6658 = 1.07
average mf latency per bank:
dram[0]:       6277      8289      5001      6103      3827      4041      4066      4124      4224      4373      4827      5168      5459      6195      5943      7510
dram[1]:       6363      6744      5445      5172      3590      3387      3316      3342      3320      3378      3828      3919      4812      5024      5646      6078
dram[2]:       8043      8164      6390      6249      4238      4090      4107      4198      4228      4407      5219      5346      6081      6212      7119      7278
dram[3]:       6361      6546      5152      4993      3429      3411      3335      3244      3224      3239      3821      3872      4707      4708      5487      5848
dram[4]:       7103      7771      5375      5877      3890      3995      4004      4125      4023      4174      4637      5013      5433      5897      6287      6803
dram[5]:       6417      6691      5104      5457      3352      3458      3343      3295      3200      3228      3704      3717      4674      4908      5437      5638
dram[6]:       7870      7783      5919      5966      3997      3943      4220      4089      4286      4119      5096      4969      6202      5966      6908      6810
dram[7]:       6847      7155      5638      5695      3467      3439      3374      3324      3238      3215      3841      3926      5081      5058      5808      6119
dram[8]:       7655      7832      5881      6038      3930      4022      4040      4193      4116      4354      4910      5180      5742      5969      6844      7124
dram[9]:       6457      7123      5403      5867      3432      3593      3305      3294      3259      3326      3816      3977      4705      4974      5619      6164
dram[10]:       7443      7767      5716      5702      4066      4023      4016      4100      4049      4168      4799      5066      5742      5930      6809      7001
dram[11]:       6566      8145      5260      6520      3412      3689      3285      3269      3304      3361      3810      4234      4852      5565      5711      6843
dram[12]:       7860      7360      6031      5738      4083      4031      3962      4120      3982      4126      4859      4915      5656      5955      6920      6977
dram[13]:       6922      6919      5335      5639      3511      3563      3250      3260      3181      3200      3873      3817      4775      4859      5873      5955
dram[14]:       7686      7750      5863      5870      4119      4144      4076      4254      4178      4392      5027      5195      5940      6443      6793      7226
dram[15]:       6936      6143      5760      4983      3526      3387      3216      3226      3183      3213      3866      3767      5117      4686      6080      5531
dram[16]:       6683      6731      5177      4999      3829      3899      4055      4112      4160      4174      4876      4927      5369      5584      6318      6492
dram[17]:       6123      6117      5095      4776      3347      3420      3203      3289      3229      3327      3718      3794      4490      4647      5279      5449
dram[18]:       8221      8182      6178      6277      4100      4182      4215      4088      4413      4294      5321      5206      6324      6287      7491      7473
dram[19]:       6740      6935      5316      5244      3370      3295      3227      3254      3255      3306      3940      4025      4816      5105      5902      5906
dram[20]:       6986      6975      5467      5301      3913      3857      4080      4216      4145      4288      4726      5040      5697      5739      6559      6651
dram[21]:       6171      6807      4579      5198      3297      3330      3431      3396      3364      3352      3697      3950      4584      4915      5151      5718
dram[22]:       7818      7172      5795      5612      3992      3892      4098      4059      4151      4144      4916      4810      6002      5850      7020      6827
dram[23]:       6378      6357      4863      4880      3353      3305      3353      3328      3283      3293      3788      3866      4769      4866      5613      5648
dram[24]:       7178      7921      5404      5506      3873      3939      4039      4200      4173      4347      4834      5216      5630      6284      6571      7397
dram[25]:       5828      6392      4701      4633      3370      3296      3319      3314      3301      3343      3603      3796      4417      4770      5213      5690
dram[26]:       6553      7207      5394      5388      3869      3944      4064      4040      4189      4226      4857      5002      5544      5887      6255      6743
dram[27]:       6837      7199      5380      5293      3387      3393      3308      3257      3249      3284      3774      3863      4870      5150      5772      6203
dram[28]:       7424      8286      5476      6018      3937      4045      4010      4233      4142      4430      5065      5405      5789      6550      6600      7395
dram[29]:       7147      7052      5475      5378      3398      3366      3252      3278      3230      3255      3924      3903      4889      5094      6042      6041
dram[30]:       8782      8698      6669      6890      4154      4486      3989      3970      4200      4188      5047      5076      6193      6371      7431      7596
dram[31]:       7134      7697      5782      6263      3579      3934      3283      3271      3267      3271      3866      3988      5008      5273      6064      6418
maximum mf latency per bank:
dram[0]:       9211     11193      8583     10246      8310      9944      8139      8077      8117      9355      8952     10940      9761     11449      9175     11257
dram[1]:      10057     10539      9579      9981      9413      9920      6794      6720      8452      7550     10072      9609     10154     10117     10023     10542
dram[2]:      11808     11615     11915     11152     10451      9531      7689      7753      9335      9616     12790      9804     13250     12798     13268     11743
dram[3]:      10122     10375     10237     10218      8690      7593      6032      5864      7643      8457      9743      9612     10491     10495      9984     10398
dram[4]:      11114     11861     10710     11851      8076      8521      7427      8138      7187      8395      8396      9432     10624     11772     10793     11654
dram[5]:      10020     10249      9665      9696      8610      8451      6009      6305      8268      8374      8462      8762     10170     10468     10111     10654
dram[6]:      12797     12597     12810     12584     10152      9189      8400      7881      9232      9104     10533      9212     12958     12835     12787     13033
dram[7]:      10368     10410     10009     10080      9545      9717      6519      6516      8707      8711      8815     10143     10957     11491     10546     10636
dram[8]:      11127     11185     10408     10644      8943      9907      7351      8225      9341      9849     10798      9918     10855     10820     11142     11325
dram[9]:       9416      9805      9549      9745      8416      9848      6291      5623      7154      8849      8581      9867      9748      9973      9568      9958
dram[10]:       9415     10705     10668     11260     10641     10787      6979      7154      7641      9343      9063      9533      9517      9652      9950     10719
dram[11]:      10151     11702     10142     11639      9292     11520      5573      5725      7231     10662      9115     10978     10235     12169     10191     11578
dram[12]:      12560     12263     12251     11561     11829     11494      7024      8177      8371      8172     10772     10610     11891     11388     12719     12496
dram[13]:       9751     11032      9738      9778      9038      9760      6011      6457      8026      7627      9608     10014     10390     10520      9784     11033
dram[14]:       9981     12095      9420      9892      8744      9205      7488      8415      8107     10544      9804     11338      9766     11193     10047     12103
dram[15]:      11327     10369     11363     10361     10388      9323      6438      6508      6641      8461     10267      9549     12412     11092     11526     10441
dram[16]:       9571      9368      8463      9117      7924      9009      7741      7009      9729      8663     10005     10530      9965     10432      9587      9889
dram[17]:       8336      8424      8242      8216      6733      8219      6283      6642     10353      7786     10250     10299      9849      9912      8780      9234
dram[18]:      10832     10672     10355     10570      9402      9139      8350      7515     10380     10652     11014     11013     10807     10995     10830     11014
dram[19]:       9783      9971      9815     10163      9068      8472      5296      6109      8005      9983      9625      9502     10129     10629      9617     10027
dram[20]:       9605      9643      9673      9773      8133      8016      7484      8702      8010      8645      8470      9881     10192     10872      9496      9630
dram[21]:       8882     10099      8928     10073      8265      9321      6890      6941      6953      8117      8242      9248      9401     10260      8864     10172
dram[22]:      11933     12071     12370     12225      9367     10250      7755      7111      8455      7980     10268     10262     12181     12684     11896     11974
dram[23]:       9227      9557     10035     10059      9959      8479      6994      6941      8026      8260      8230      8267      9295      8854      9255      9275
dram[24]:       9225      9957      8494      9576      8087      8218      7482      8139      9022     10527      9600     10186      9246     10933     10288     10656
dram[25]:       8683      9886      8730      9841      7612      9417      6943      6934      7906      7753      7883      8379     10809     11664      9642     10927
dram[26]:      10645     11247     10019     10329      7829      9163      7547      7363      8300      8418      8642      8917     10195     11065     10085     10716
dram[27]:      10174     10827     10403     10997      8964      8831      6137      6017      8931      8157      9835     10207     10727     11513     10088     10364
dram[28]:      11932     12426     11853     10221      7529      8800      8432      8977     10259      9879     11358     11594     11766     12506     11931     12670
dram[29]:       9753      9704      9771      9679      7551      7642      6862      6456      9305      7608     10193      9324     10477     10180     10123     10176
dram[30]:      12092     12138     12090     12132     11559     11609      7829      7533      9229      9056      9972     10556     11235     11434     11936     12090
dram[31]:      10299     11202     10362     10978     10108     10988      6501      6505      7501      8366      9954     11088     10934     11393     10811     11222
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 205): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13400 n_act=4441 n_pre=4430 n_ref_event=0 n_req=18487 n_rd=16704 n_rd_L2_A=0 n_write=0 n_wr_bk=6944 bw_util=0.5849
n_activity=35809 dram_eff=0.6604
bk0: 956a 26514i bk1: 875a 28277i bk2: 792a 31429i bk3: 737a 32420i bk4: 784a 32609i bk5: 752a 32354i bk6: 924a 26488i bk7: 932a 26921i bk8: 1216a 19419i bk9: 1224a 18751i bk10: 1280a 16381i bk11: 1280a 16875i bk12: 1280a 16764i bk13: 1272a 18312i bk14: 1220a 21581i bk15: 1180a 22549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759024
Row_Buffer_Locality_read = 0.810222
Row_Buffer_Locality_write = 0.267662
Bank_Level_Parallism = 7.788098
Bank_Level_Parallism_Col = 5.309021
Bank_Level_Parallism_Ready = 1.895594
write_to_read_ratio_blp_rw_average = 0.371303
GrpLevelPara = 3.247822 

BW Util details:
bwutil = 0.584883 
total_CMD = 40432 
util_bw = 23648 
Wasted_Col = 11763 
Wasted_Row = 247 
Idle = 4774 

BW Util Bottlenecks: 
RCDc_limit = 14458 
RCDWRc_limit = 4099 
WTRc_limit = 7928 
RTWc_limit = 30443 
CCDLc_limit = 9545 
rwq = 0 
CCDLc_limit_alone = 5985 
WTRc_limit_alone = 7056 
RTWc_limit_alone = 27755 

Commands details: 
total_CMD = 40432 
n_nop = 13400 
Read = 16704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6944 
n_act = 4441 
n_pre = 4430 
n_ref = 0 
n_req = 18487 
total_req = 23648 

Dual Bus Interface Util: 
issued_total_row = 8871 
issued_total_col = 23648 
Row_Bus_Util =  0.219405 
CoL_Bus_Util = 0.584883 
Either_Row_CoL_Bus_Util = 0.668579 
Issued_on_Two_Bus_Simul_Util = 0.135709 
issued_two_Eff = 0.202982 
queue_avg = 46.295139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2951
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 208): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14305 n_act=4729 n_pre=4716 n_ref_event=0 n_req=16994 n_rd=15096 n_rd_L2_A=0 n_write=0 n_wr_bk=6972 bw_util=0.5458
n_activity=35616 dram_eff=0.6196
bk0: 868a 26356i bk1: 846a 27134i bk2: 743a 31456i bk3: 733a 30959i bk4: 736a 32261i bk5: 746a 31847i bk6: 812a 27810i bk7: 826a 28569i bk8: 1064a 20126i bk9: 1071a 19494i bk10: 1120a 15723i bk11: 1120a 14688i bk12: 1120a 17507i bk13: 1117a 17001i bk14: 1087a 21393i bk15: 1087a 21836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720981
Row_Buffer_Locality_read = 0.779338
Row_Buffer_Locality_write = 0.247987
Bank_Level_Parallism = 7.904007
Bank_Level_Parallism_Col = 5.223871
Bank_Level_Parallism_Ready = 1.887076
write_to_read_ratio_blp_rw_average = 0.372226
GrpLevelPara = 3.187040 

BW Util details:
bwutil = 0.545805 
total_CMD = 40432 
util_bw = 22068 
Wasted_Col = 12665 
Wasted_Row = 655 
Idle = 5044 

BW Util Bottlenecks: 
RCDc_limit = 16080 
RCDWRc_limit = 4911 
WTRc_limit = 8754 
RTWc_limit = 29154 
CCDLc_limit = 9554 
rwq = 0 
CCDLc_limit_alone = 6191 
WTRc_limit_alone = 7835 
RTWc_limit_alone = 26710 

Commands details: 
total_CMD = 40432 
n_nop = 14305 
Read = 15096 
Write = 0 
L2_Alloc = 0 
L2_WB = 6972 
n_act = 4729 
n_pre = 4716 
n_ref = 0 
n_req = 16994 
total_req = 22068 

Dual Bus Interface Util: 
issued_total_row = 9445 
issued_total_col = 22068 
Row_Bus_Util =  0.233602 
CoL_Bus_Util = 0.545805 
Either_Row_CoL_Bus_Util = 0.646196 
Issued_on_Two_Bus_Simul_Util = 0.133211 
issued_two_Eff = 0.206147 
queue_avg = 44.029804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.0298
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 224): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13316 n_act=4538 n_pre=4525 n_ref_event=0 n_req=18504 n_rd=16772 n_rd_L2_A=0 n_write=0 n_wr_bk=6817 bw_util=0.5834
n_activity=35875 dram_eff=0.6575
bk0: 932a 27373i bk1: 884a 27666i bk2: 808a 30867i bk3: 768a 31648i bk4: 800a 32739i bk5: 768a 32523i bk6: 912a 27214i bk7: 928a 26634i bk8: 1216a 19305i bk9: 1224a 18973i bk10: 1280a 16635i bk11: 1280a 16490i bk12: 1280a 17474i bk13: 1276a 18690i bk14: 1224a 21175i bk15: 1192a 22427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754287
Row_Buffer_Locality_read = 0.805806
Row_Buffer_Locality_write = 0.248244
Bank_Level_Parallism = 7.771630
Bank_Level_Parallism_Col = 5.277087
Bank_Level_Parallism_Ready = 1.903302
write_to_read_ratio_blp_rw_average = 0.346402
GrpLevelPara = 3.215169 

BW Util details:
bwutil = 0.583424 
total_CMD = 40432 
util_bw = 23589 
Wasted_Col = 11796 
Wasted_Row = 329 
Idle = 4718 

BW Util Bottlenecks: 
RCDc_limit = 14996 
RCDWRc_limit = 3987 
WTRc_limit = 9153 
RTWc_limit = 27107 
CCDLc_limit = 9826 
rwq = 0 
CCDLc_limit_alone = 6227 
WTRc_limit_alone = 8010 
RTWc_limit_alone = 24651 

Commands details: 
total_CMD = 40432 
n_nop = 13316 
Read = 16772 
Write = 0 
L2_Alloc = 0 
L2_WB = 6817 
n_act = 4538 
n_pre = 4525 
n_ref = 0 
n_req = 18504 
total_req = 23589 

Dual Bus Interface Util: 
issued_total_row = 9063 
issued_total_col = 23589 
Row_Bus_Util =  0.224154 
CoL_Bus_Util = 0.583424 
Either_Row_CoL_Bus_Util = 0.670657 
Issued_on_Two_Bus_Simul_Util = 0.136921 
issued_two_Eff = 0.204160 
queue_avg = 45.202267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.2023
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 196): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14505 n_act=4668 n_pre=4655 n_ref_event=0 n_req=17145 n_rd=15257 n_rd_L2_A=0 n_write=0 n_wr_bk=6886 bw_util=0.5477
n_activity=35512 dram_eff=0.6235
bk0: 878a 26490i bk1: 867a 27298i bk2: 769a 31758i bk3: 756a 32375i bk4: 758a 32080i bk5: 769a 31324i bk6: 834a 27627i bk7: 847a 26878i bk8: 1064a 20139i bk9: 1071a 19611i bk10: 1120a 15722i bk11: 1120a 15301i bk12: 1120a 17818i bk13: 1117a 18281i bk14: 1085a 21745i bk15: 1082a 22142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.726730
Row_Buffer_Locality_read = 0.781811
Row_Buffer_Locality_write = 0.267613
Bank_Level_Parallism = 7.896809
Bank_Level_Parallism_Col = 5.253721
Bank_Level_Parallism_Ready = 1.841530
write_to_read_ratio_blp_rw_average = 0.363545
GrpLevelPara = 3.197238 

BW Util details:
bwutil = 0.547660 
total_CMD = 40432 
util_bw = 22143 
Wasted_Col = 12340 
Wasted_Row = 646 
Idle = 5303 

BW Util Bottlenecks: 
RCDc_limit = 15967 
RCDWRc_limit = 4432 
WTRc_limit = 8964 
RTWc_limit = 28055 
CCDLc_limit = 9685 
rwq = 0 
CCDLc_limit_alone = 6156 
WTRc_limit_alone = 7915 
RTWc_limit_alone = 25575 

Commands details: 
total_CMD = 40432 
n_nop = 14505 
Read = 15257 
Write = 0 
L2_Alloc = 0 
L2_WB = 6886 
n_act = 4668 
n_pre = 4655 
n_ref = 0 
n_req = 17145 
total_req = 22143 

Dual Bus Interface Util: 
issued_total_row = 9323 
issued_total_col = 22143 
Row_Bus_Util =  0.230585 
CoL_Bus_Util = 0.547660 
Either_Row_CoL_Bus_Util = 0.641249 
Issued_on_Two_Bus_Simul_Util = 0.136995 
issued_two_Eff = 0.213638 
queue_avg = 40.996861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.9969
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 213): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13700 n_act=4330 n_pre=4316 n_ref_event=0 n_req=18507 n_rd=16744 n_rd_L2_A=0 n_write=0 n_wr_bk=6878 bw_util=0.5842
n_activity=35362 dram_eff=0.668
bk0: 928a 27854i bk1: 880a 27643i bk2: 792a 31315i bk3: 772a 32168i bk4: 796a 32322i bk5: 764a 32675i bk6: 908a 26949i bk7: 928a 26829i bk8: 1216a 20116i bk9: 1224a 20318i bk10: 1280a 16483i bk11: 1280a 17332i bk12: 1280a 18884i bk13: 1280a 19383i bk14: 1220a 22748i bk15: 1196a 23119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765320
Row_Buffer_Locality_read = 0.814067
Row_Buffer_Locality_write = 0.291763
Bank_Level_Parallism = 7.662056
Bank_Level_Parallism_Col = 5.276396
Bank_Level_Parallism_Ready = 1.905385
write_to_read_ratio_blp_rw_average = 0.358585
GrpLevelPara = 3.236469 

BW Util details:
bwutil = 0.584240 
total_CMD = 40432 
util_bw = 23622 
Wasted_Col = 11042 
Wasted_Row = 475 
Idle = 5293 

BW Util Bottlenecks: 
RCDc_limit = 13454 
RCDWRc_limit = 3731 
WTRc_limit = 8085 
RTWc_limit = 26252 
CCDLc_limit = 9489 
rwq = 0 
CCDLc_limit_alone = 6043 
WTRc_limit_alone = 7095 
RTWc_limit_alone = 23796 

Commands details: 
total_CMD = 40432 
n_nop = 13700 
Read = 16744 
Write = 0 
L2_Alloc = 0 
L2_WB = 6878 
n_act = 4330 
n_pre = 4316 
n_ref = 0 
n_req = 18507 
total_req = 23622 

Dual Bus Interface Util: 
issued_total_row = 8646 
issued_total_col = 23622 
Row_Bus_Util =  0.213841 
CoL_Bus_Util = 0.584240 
Either_Row_CoL_Bus_Util = 0.661159 
Issued_on_Two_Bus_Simul_Util = 0.136921 
issued_two_Eff = 0.207093 
queue_avg = 44.692966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.693
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 180): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14590 n_act=4587 n_pre=4575 n_ref_event=0 n_req=16951 n_rd=15056 n_rd_L2_A=0 n_write=0 n_wr_bk=6860 bw_util=0.542
n_activity=35767 dram_eff=0.6127
bk0: 872a 27240i bk1: 836a 27328i bk2: 751a 31283i bk3: 732a 32515i bk4: 745a 32010i bk5: 722a 32910i bk6: 809a 28415i bk7: 823a 27525i bk8: 1064a 20909i bk9: 1071a 19209i bk10: 1120a 15723i bk11: 1120a 15700i bk12: 1120a 18414i bk13: 1120a 18231i bk14: 1081a 22109i bk15: 1070a 21981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728016
Row_Buffer_Locality_read = 0.782617
Row_Buffer_Locality_write = 0.277656
Bank_Level_Parallism = 7.667868
Bank_Level_Parallism_Col = 5.142932
Bank_Level_Parallism_Ready = 1.848421
write_to_read_ratio_blp_rw_average = 0.378330
GrpLevelPara = 3.176336 

BW Util details:
bwutil = 0.542046 
total_CMD = 40432 
util_bw = 21916 
Wasted_Col = 12646 
Wasted_Row = 948 
Idle = 4922 

BW Util Bottlenecks: 
RCDc_limit = 16306 
RCDWRc_limit = 4603 
WTRc_limit = 8159 
RTWc_limit = 28914 
CCDLc_limit = 9568 
rwq = 0 
CCDLc_limit_alone = 6114 
WTRc_limit_alone = 7222 
RTWc_limit_alone = 26397 

Commands details: 
total_CMD = 40432 
n_nop = 14590 
Read = 15056 
Write = 0 
L2_Alloc = 0 
L2_WB = 6860 
n_act = 4587 
n_pre = 4575 
n_ref = 0 
n_req = 16951 
total_req = 21916 

Dual Bus Interface Util: 
issued_total_row = 9162 
issued_total_col = 21916 
Row_Bus_Util =  0.226603 
CoL_Bus_Util = 0.542046 
Either_Row_CoL_Bus_Util = 0.639147 
Issued_on_Two_Bus_Simul_Util = 0.129501 
issued_two_Eff = 0.202616 
queue_avg = 43.237263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.2373
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 195): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13642 n_act=4359 n_pre=4346 n_ref_event=0 n_req=18344 n_rd=16569 n_rd_L2_A=0 n_write=0 n_wr_bk=6853 bw_util=0.5793
n_activity=35728 dram_eff=0.6556
bk0: 884a 27975i bk1: 876a 28390i bk2: 760a 31764i bk3: 756a 31835i bk4: 772a 32003i bk5: 784a 31155i bk6: 924a 26150i bk7: 948a 26532i bk8: 1216a 20283i bk9: 1224a 19605i bk10: 1280a 16821i bk11: 1280a 16147i bk12: 1272a 18296i bk13: 1264a 19083i bk14: 1180a 22398i bk15: 1149a 23066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761400
Row_Buffer_Locality_read = 0.811127
Row_Buffer_Locality_write = 0.281723
Bank_Level_Parallism = 7.713952
Bank_Level_Parallism_Col = 5.323011
Bank_Level_Parallism_Ready = 1.908291
write_to_read_ratio_blp_rw_average = 0.359917
GrpLevelPara = 3.189559 

BW Util details:
bwutil = 0.579294 
total_CMD = 40432 
util_bw = 23422 
Wasted_Col = 11496 
Wasted_Row = 562 
Idle = 4952 

BW Util Bottlenecks: 
RCDc_limit = 14199 
RCDWRc_limit = 3804 
WTRc_limit = 7077 
RTWc_limit = 29269 
CCDLc_limit = 9577 
rwq = 0 
CCDLc_limit_alone = 5987 
WTRc_limit_alone = 6218 
RTWc_limit_alone = 26538 

Commands details: 
total_CMD = 40432 
n_nop = 13642 
Read = 16569 
Write = 0 
L2_Alloc = 0 
L2_WB = 6853 
n_act = 4359 
n_pre = 4346 
n_ref = 0 
n_req = 18344 
total_req = 23422 

Dual Bus Interface Util: 
issued_total_row = 8705 
issued_total_col = 23422 
Row_Bus_Util =  0.215300 
CoL_Bus_Util = 0.579294 
Either_Row_CoL_Bus_Util = 0.662594 
Issued_on_Two_Bus_Simul_Util = 0.131999 
issued_two_Eff = 0.199216 
queue_avg = 45.701252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.7013
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 192): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14832 n_act=4528 n_pre=4513 n_ref_event=0 n_req=16886 n_rd=15015 n_rd_L2_A=0 n_write=0 n_wr_bk=6824 bw_util=0.5401
n_activity=35178 dram_eff=0.6208
bk0: 845a 27445i bk1: 841a 27640i bk2: 737a 31811i bk3: 723a 31584i bk4: 725a 32063i bk5: 754a 31713i bk6: 823a 26882i bk7: 838a 27261i bk8: 1064a 20297i bk9: 1071a 19386i bk10: 1120a 17481i bk11: 1120a 15878i bk12: 1120a 19327i bk13: 1114a 18356i bk14: 1061a 22144i bk15: 1059a 22660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730778
Row_Buffer_Locality_read = 0.782594
Row_Buffer_Locality_write = 0.301325
Bank_Level_Parallism = 7.828063
Bank_Level_Parallism_Col = 5.246869
Bank_Level_Parallism_Ready = 1.882000
write_to_read_ratio_blp_rw_average = 0.370981
GrpLevelPara = 3.185520 

BW Util details:
bwutil = 0.540141 
total_CMD = 40432 
util_bw = 21839 
Wasted_Col = 12193 
Wasted_Row = 690 
Idle = 5710 

BW Util Bottlenecks: 
RCDc_limit = 15806 
RCDWRc_limit = 4367 
WTRc_limit = 7840 
RTWc_limit = 29110 
CCDLc_limit = 9748 
rwq = 0 
CCDLc_limit_alone = 6153 
WTRc_limit_alone = 6916 
RTWc_limit_alone = 26439 

Commands details: 
total_CMD = 40432 
n_nop = 14832 
Read = 15015 
Write = 0 
L2_Alloc = 0 
L2_WB = 6824 
n_act = 4528 
n_pre = 4513 
n_ref = 0 
n_req = 16886 
total_req = 21839 

Dual Bus Interface Util: 
issued_total_row = 9041 
issued_total_col = 21839 
Row_Bus_Util =  0.223610 
CoL_Bus_Util = 0.540141 
Either_Row_CoL_Bus_Util = 0.633162 
Issued_on_Two_Bus_Simul_Util = 0.130590 
issued_two_Eff = 0.206250 
queue_avg = 41.147335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1473
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 188): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13327 n_act=4429 n_pre=4419 n_ref_event=0 n_req=18622 n_rd=16828 n_rd_L2_A=0 n_write=0 n_wr_bk=6901 bw_util=0.5869
n_activity=35938 dram_eff=0.6603
bk0: 932a 27746i bk1: 904a 28325i bk2: 792a 31668i bk3: 796a 31757i bk4: 788a 32528i bk5: 796a 31475i bk6: 924a 25772i bk7: 940a 27134i bk8: 1216a 19034i bk9: 1224a 20594i bk10: 1280a 17223i bk11: 1280a 16105i bk12: 1280a 18427i bk13: 1280a 18242i bk14: 1204a 21644i bk15: 1192a 22111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761110
Row_Buffer_Locality_read = 0.808828
Row_Buffer_Locality_write = 0.297344
Bank_Level_Parallism = 7.722373
Bank_Level_Parallism_Col = 5.325424
Bank_Level_Parallism_Ready = 1.924691
write_to_read_ratio_blp_rw_average = 0.357729
GrpLevelPara = 3.226649 

BW Util details:
bwutil = 0.586887 
total_CMD = 40432 
util_bw = 23729 
Wasted_Col = 11526 
Wasted_Row = 444 
Idle = 4733 

BW Util Bottlenecks: 
RCDc_limit = 14588 
RCDWRc_limit = 3583 
WTRc_limit = 7706 
RTWc_limit = 28127 
CCDLc_limit = 9941 
rwq = 0 
CCDLc_limit_alone = 6248 
WTRc_limit_alone = 6787 
RTWc_limit_alone = 25353 

Commands details: 
total_CMD = 40432 
n_nop = 13327 
Read = 16828 
Write = 0 
L2_Alloc = 0 
L2_WB = 6901 
n_act = 4429 
n_pre = 4419 
n_ref = 0 
n_req = 18622 
total_req = 23729 

Dual Bus Interface Util: 
issued_total_row = 8848 
issued_total_col = 23729 
Row_Bus_Util =  0.218837 
CoL_Bus_Util = 0.586887 
Either_Row_CoL_Bus_Util = 0.670385 
Issued_on_Two_Bus_Simul_Util = 0.135338 
issued_two_Eff = 0.201882 
queue_avg = 45.010117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.0101
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 192): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14608 n_act=4587 n_pre=4576 n_ref_event=0 n_req=17038 n_rd=15183 n_rd_L2_A=0 n_write=0 n_wr_bk=6807 bw_util=0.5439
n_activity=35517 dram_eff=0.6191
bk0: 875a 26784i bk1: 843a 27791i bk2: 766a 31248i bk3: 751a 31618i bk4: 762a 31734i bk5: 750a 31497i bk6: 830a 28280i bk7: 835a 28332i bk8: 1064a 21004i bk9: 1071a 20236i bk10: 1120a 17607i bk11: 1120a 16075i bk12: 1120a 19273i bk13: 1120a 18899i bk14: 1083a 21979i bk15: 1073a 22805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729803
Row_Buffer_Locality_read = 0.782898
Row_Buffer_Locality_write = 0.282705
Bank_Level_Parallism = 7.659351
Bank_Level_Parallism_Col = 5.072861
Bank_Level_Parallism_Ready = 1.853388
write_to_read_ratio_blp_rw_average = 0.356530
GrpLevelPara = 3.133827 

BW Util details:
bwutil = 0.543876 
total_CMD = 40432 
util_bw = 21990 
Wasted_Col = 12403 
Wasted_Row = 693 
Idle = 5346 

BW Util Bottlenecks: 
RCDc_limit = 16116 
RCDWRc_limit = 4489 
WTRc_limit = 8110 
RTWc_limit = 26078 
CCDLc_limit = 9276 
rwq = 0 
CCDLc_limit_alone = 6081 
WTRc_limit_alone = 7113 
RTWc_limit_alone = 23880 

Commands details: 
total_CMD = 40432 
n_nop = 14608 
Read = 15183 
Write = 0 
L2_Alloc = 0 
L2_WB = 6807 
n_act = 4587 
n_pre = 4576 
n_ref = 0 
n_req = 17038 
total_req = 21990 

Dual Bus Interface Util: 
issued_total_row = 9163 
issued_total_col = 21990 
Row_Bus_Util =  0.226627 
CoL_Bus_Util = 0.543876 
Either_Row_CoL_Bus_Util = 0.638702 
Issued_on_Two_Bus_Simul_Util = 0.131802 
issued_two_Eff = 0.206358 
queue_avg = 41.739536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7395
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 214): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13469 n_act=4416 n_pre=4401 n_ref_event=0 n_req=18608 n_rd=16876 n_rd_L2_A=0 n_write=0 n_wr_bk=6759 bw_util=0.5846
n_activity=35719 dram_eff=0.6617
bk0: 920a 29161i bk1: 920a 28568i bk2: 804a 32163i bk3: 804a 31475i bk4: 800a 33131i bk5: 800a 32327i bk6: 908a 26790i bk7: 936a 26811i bk8: 1216a 19740i bk9: 1224a 19612i bk10: 1280a 16873i bk11: 1280a 15763i bk12: 1276a 18798i bk13: 1280a 17874i bk14: 1224a 21865i bk15: 1204a 23399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762207
Row_Buffer_Locality_read = 0.812085
Row_Buffer_Locality_write = 0.265487
Bank_Level_Parallism = 7.643840
Bank_Level_Parallism_Col = 5.215815
Bank_Level_Parallism_Ready = 1.873535
write_to_read_ratio_blp_rw_average = 0.357187
GrpLevelPara = 3.197576 

BW Util details:
bwutil = 0.584562 
total_CMD = 40432 
util_bw = 23635 
Wasted_Col = 11408 
Wasted_Row = 427 
Idle = 4962 

BW Util Bottlenecks: 
RCDc_limit = 14298 
RCDWRc_limit = 3839 
WTRc_limit = 7306 
RTWc_limit = 27288 
CCDLc_limit = 9489 
rwq = 0 
CCDLc_limit_alone = 6166 
WTRc_limit_alone = 6507 
RTWc_limit_alone = 24764 

Commands details: 
total_CMD = 40432 
n_nop = 13469 
Read = 16876 
Write = 0 
L2_Alloc = 0 
L2_WB = 6759 
n_act = 4416 
n_pre = 4401 
n_ref = 0 
n_req = 18608 
total_req = 23635 

Dual Bus Interface Util: 
issued_total_row = 8817 
issued_total_col = 23635 
Row_Bus_Util =  0.218070 
CoL_Bus_Util = 0.584562 
Either_Row_CoL_Bus_Util = 0.666873 
Issued_on_Two_Bus_Simul_Util = 0.135759 
issued_two_Eff = 0.203575 
queue_avg = 44.513233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.5132
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 180): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=15002 n_act=4552 n_pre=4539 n_ref_event=0 n_req=16860 n_rd=15043 n_rd_L2_A=0 n_write=0 n_wr_bk=6571 bw_util=0.5346
n_activity=35258 dram_eff=0.613
bk0: 879a 27074i bk1: 813a 28271i bk2: 762a 31353i bk3: 712a 31946i bk4: 763a 31123i bk5: 705a 32663i bk6: 818a 27955i bk7: 820a 28142i bk8: 1064a 20607i bk9: 1071a 19248i bk10: 1120a 16590i bk11: 1120a 16074i bk12: 1120a 19284i bk13: 1120a 18225i bk14: 1098a 21650i bk15: 1058a 22431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728804
Row_Buffer_Locality_read = 0.780606
Row_Buffer_Locality_write = 0.283429
Bank_Level_Parallism = 7.799505
Bank_Level_Parallism_Col = 5.235904
Bank_Level_Parallism_Ready = 1.860646
write_to_read_ratio_blp_rw_average = 0.366573
GrpLevelPara = 3.178457 

BW Util details:
bwutil = 0.534577 
total_CMD = 40432 
util_bw = 21614 
Wasted_Col = 12336 
Wasted_Row = 804 
Idle = 5678 

BW Util Bottlenecks: 
RCDc_limit = 15927 
RCDWRc_limit = 4316 
WTRc_limit = 8564 
RTWc_limit = 28590 
CCDLc_limit = 9486 
rwq = 0 
CCDLc_limit_alone = 6054 
WTRc_limit_alone = 7593 
RTWc_limit_alone = 26129 

Commands details: 
total_CMD = 40432 
n_nop = 15002 
Read = 15043 
Write = 0 
L2_Alloc = 0 
L2_WB = 6571 
n_act = 4552 
n_pre = 4539 
n_ref = 0 
n_req = 16860 
total_req = 21614 

Dual Bus Interface Util: 
issued_total_row = 9091 
issued_total_col = 21614 
Row_Bus_Util =  0.224847 
CoL_Bus_Util = 0.534577 
Either_Row_CoL_Bus_Util = 0.628957 
Issued_on_Two_Bus_Simul_Util = 0.130466 
issued_two_Eff = 0.207432 
queue_avg = 43.011700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.0117
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 202): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13494 n_act=4410 n_pre=4395 n_ref_event=0 n_req=18582 n_rd=16863 n_rd_L2_A=0 n_write=0 n_wr_bk=6670 bw_util=0.582
n_activity=35671 dram_eff=0.6597
bk0: 914a 28758i bk1: 932a 28203i bk2: 792a 32177i bk3: 804a 31627i bk4: 789a 33030i bk5: 784a 32656i bk6: 908a 27798i bk7: 932a 28456i bk8: 1216a 19004i bk9: 1224a 19481i bk10: 1280a 16879i bk11: 1280a 15668i bk12: 1280a 17441i bk13: 1280a 18030i bk14: 1228a 21514i bk15: 1220a 22060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762054
Row_Buffer_Locality_read = 0.812582
Row_Buffer_Locality_write = 0.253580
Bank_Level_Parallism = 7.694926
Bank_Level_Parallism_Col = 5.264505
Bank_Level_Parallism_Ready = 1.898865
write_to_read_ratio_blp_rw_average = 0.357747
GrpLevelPara = 3.221389 

BW Util details:
bwutil = 0.582039 
total_CMD = 40432 
util_bw = 23533 
Wasted_Col = 11479 
Wasted_Row = 422 
Idle = 4998 

BW Util Bottlenecks: 
RCDc_limit = 14216 
RCDWRc_limit = 4167 
WTRc_limit = 7990 
RTWc_limit = 28488 
CCDLc_limit = 9612 
rwq = 0 
CCDLc_limit_alone = 6029 
WTRc_limit_alone = 7066 
RTWc_limit_alone = 25829 

Commands details: 
total_CMD = 40432 
n_nop = 13494 
Read = 16863 
Write = 0 
L2_Alloc = 0 
L2_WB = 6670 
n_act = 4410 
n_pre = 4395 
n_ref = 0 
n_req = 18582 
total_req = 23533 

Dual Bus Interface Util: 
issued_total_row = 8805 
issued_total_col = 23533 
Row_Bus_Util =  0.217773 
CoL_Bus_Util = 0.582039 
Either_Row_CoL_Bus_Util = 0.666254 
Issued_on_Two_Bus_Simul_Util = 0.133558 
issued_two_Eff = 0.200460 
queue_avg = 45.120869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1209
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 189): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14593 n_act=4652 n_pre=4639 n_ref_event=0 n_req=16994 n_rd=15152 n_rd_L2_A=0 n_write=0 n_wr_bk=6701 bw_util=0.5405
n_activity=35671 dram_eff=0.6126
bk0: 865a 27612i bk1: 854a 28120i bk2: 754a 32004i bk3: 752a 31736i bk4: 748a 32916i bk5: 748a 32331i bk6: 811a 28538i bk7: 824a 27970i bk8: 1064a 20138i bk9: 1071a 18751i bk10: 1120a 16063i bk11: 1120a 14595i bk12: 1120a 17750i bk13: 1120a 17543i bk14: 1094a 21584i bk15: 1087a 22258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725212
Row_Buffer_Locality_read = 0.780644
Row_Buffer_Locality_write = 0.254759
Bank_Level_Parallism = 7.757178
Bank_Level_Parallism_Col = 5.140600
Bank_Level_Parallism_Ready = 1.851920
write_to_read_ratio_blp_rw_average = 0.368409
GrpLevelPara = 3.171504 

BW Util details:
bwutil = 0.540488 
total_CMD = 40432 
util_bw = 21853 
Wasted_Col = 12856 
Wasted_Row = 605 
Idle = 5118 

BW Util Bottlenecks: 
RCDc_limit = 16290 
RCDWRc_limit = 4788 
WTRc_limit = 8945 
RTWc_limit = 29795 
CCDLc_limit = 10300 
rwq = 0 
CCDLc_limit_alone = 6536 
WTRc_limit_alone = 7926 
RTWc_limit_alone = 27050 

Commands details: 
total_CMD = 40432 
n_nop = 14593 
Read = 15152 
Write = 0 
L2_Alloc = 0 
L2_WB = 6701 
n_act = 4652 
n_pre = 4639 
n_ref = 0 
n_req = 16994 
total_req = 21853 

Dual Bus Interface Util: 
issued_total_row = 9291 
issued_total_col = 21853 
Row_Bus_Util =  0.229793 
CoL_Bus_Util = 0.540488 
Either_Row_CoL_Bus_Util = 0.639073 
Issued_on_Two_Bus_Simul_Util = 0.131208 
issued_two_Eff = 0.205310 
queue_avg = 43.342377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3424
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 205): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13227 n_act=4502 n_pre=4489 n_ref_event=0 n_req=18599 n_rd=16824 n_rd_L2_A=0 n_write=0 n_wr_bk=6900 bw_util=0.5868
n_activity=36095 dram_eff=0.6573
bk0: 920a 27842i bk1: 920a 27484i bk2: 796a 31746i bk3: 788a 31380i bk4: 780a 32880i bk5: 796a 33263i bk6: 924a 27163i bk7: 940a 27829i bk8: 1216a 20371i bk9: 1224a 19582i bk10: 1280a 16184i bk11: 1280a 15765i bk12: 1280a 17287i bk13: 1280a 18177i bk14: 1204a 22922i bk15: 1196a 22128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757274
Row_Buffer_Locality_read = 0.808225
Row_Buffer_Locality_write = 0.262551
Bank_Level_Parallism = 7.608102
Bank_Level_Parallism_Col = 5.167491
Bank_Level_Parallism_Ready = 1.901745
write_to_read_ratio_blp_rw_average = 0.346091
GrpLevelPara = 3.171220 

BW Util details:
bwutil = 0.586763 
total_CMD = 40432 
util_bw = 23724 
Wasted_Col = 11740 
Wasted_Row = 479 
Idle = 4489 

BW Util Bottlenecks: 
RCDc_limit = 14405 
RCDWRc_limit = 4092 
WTRc_limit = 8348 
RTWc_limit = 26774 
CCDLc_limit = 9415 
rwq = 0 
CCDLc_limit_alone = 6073 
WTRc_limit_alone = 7340 
RTWc_limit_alone = 24440 

Commands details: 
total_CMD = 40432 
n_nop = 13227 
Read = 16824 
Write = 0 
L2_Alloc = 0 
L2_WB = 6900 
n_act = 4502 
n_pre = 4489 
n_ref = 0 
n_req = 18599 
total_req = 23724 

Dual Bus Interface Util: 
issued_total_row = 8991 
issued_total_col = 23724 
Row_Bus_Util =  0.222373 
CoL_Bus_Util = 0.586763 
Either_Row_CoL_Bus_Util = 0.672858 
Issued_on_Two_Bus_Simul_Util = 0.136278 
issued_two_Eff = 0.202536 
queue_avg = 45.415882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4159
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 208): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14464 n_act=4604 n_pre=4591 n_ref_event=0 n_req=17069 n_rd=15200 n_rd_L2_A=0 n_write=0 n_wr_bk=6881 bw_util=0.5461
n_activity=35705 dram_eff=0.6184
bk0: 879a 27760i bk1: 865a 27970i bk2: 773a 31506i bk3: 753a 31692i bk4: 742a 32000i bk5: 760a 31549i bk6: 832a 27794i bk7: 839a 27690i bk8: 1064a 19680i bk9: 1071a 19413i bk10: 1120a 15138i bk11: 1120a 15388i bk12: 1120a 18111i bk13: 1120a 17726i bk14: 1071a 21710i bk15: 1071a 22131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729620
Row_Buffer_Locality_read = 0.786203
Row_Buffer_Locality_write = 0.260229
Bank_Level_Parallism = 7.811049
Bank_Level_Parallism_Col = 5.249435
Bank_Level_Parallism_Ready = 1.863186
write_to_read_ratio_blp_rw_average = 0.386678
GrpLevelPara = 3.175937 

BW Util details:
bwutil = 0.546127 
total_CMD = 40432 
util_bw = 22081 
Wasted_Col = 12538 
Wasted_Row = 803 
Idle = 5010 

BW Util Bottlenecks: 
RCDc_limit = 15437 
RCDWRc_limit = 4783 
WTRc_limit = 8378 
RTWc_limit = 30104 
CCDLc_limit = 10062 
rwq = 0 
CCDLc_limit_alone = 6318 
WTRc_limit_alone = 7393 
RTWc_limit_alone = 27345 

Commands details: 
total_CMD = 40432 
n_nop = 14464 
Read = 15200 
Write = 0 
L2_Alloc = 0 
L2_WB = 6881 
n_act = 4604 
n_pre = 4591 
n_ref = 0 
n_req = 17069 
total_req = 22081 

Dual Bus Interface Util: 
issued_total_row = 9195 
issued_total_col = 22081 
Row_Bus_Util =  0.227419 
CoL_Bus_Util = 0.546127 
Either_Row_CoL_Bus_Util = 0.642264 
Issued_on_Two_Bus_Simul_Util = 0.131282 
issued_two_Eff = 0.204405 
queue_avg = 41.916180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9162
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 181): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13033 n_act=4547 n_pre=4532 n_ref_event=0 n_req=18679 n_rd=16852 n_rd_L2_A=0 n_write=0 n_wr_bk=7010 bw_util=0.5902
n_activity=36126 dram_eff=0.6605
bk0: 912a 28001i bk1: 924a 27375i bk2: 796a 31766i bk3: 808a 31002i bk4: 788a 32119i bk5: 800a 31629i bk6: 920a 27413i bk7: 944a 26298i bk8: 1216a 19395i bk9: 1224a 19525i bk10: 1280a 15998i bk11: 1280a 14275i bk12: 1276a 16763i bk13: 1280a 16905i bk14: 1212a 21155i bk15: 1192a 22347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755681
Row_Buffer_Locality_read = 0.806987
Row_Buffer_Locality_write = 0.263098
Bank_Level_Parallism = 7.861975
Bank_Level_Parallism_Col = 5.354221
Bank_Level_Parallism_Ready = 1.901768
write_to_read_ratio_blp_rw_average = 0.370710
GrpLevelPara = 3.246131 

BW Util details:
bwutil = 0.590176 
total_CMD = 40432 
util_bw = 23862 
Wasted_Col = 11981 
Wasted_Row = 223 
Idle = 4366 

BW Util Bottlenecks: 
RCDc_limit = 15145 
RCDWRc_limit = 4144 
WTRc_limit = 7681 
RTWc_limit = 31835 
CCDLc_limit = 10117 
rwq = 0 
CCDLc_limit_alone = 6262 
WTRc_limit_alone = 6756 
RTWc_limit_alone = 28905 

Commands details: 
total_CMD = 40432 
n_nop = 13033 
Read = 16852 
Write = 0 
L2_Alloc = 0 
L2_WB = 7010 
n_act = 4547 
n_pre = 4532 
n_ref = 0 
n_req = 18679 
total_req = 23862 

Dual Bus Interface Util: 
issued_total_row = 9079 
issued_total_col = 23862 
Row_Bus_Util =  0.224550 
CoL_Bus_Util = 0.590176 
Either_Row_CoL_Bus_Util = 0.677656 
Issued_on_Two_Bus_Simul_Util = 0.137070 
issued_two_Eff = 0.202270 
queue_avg = 46.638702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.6387
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 210): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14283 n_act=4700 n_pre=4684 n_ref_event=0 n_req=17045 n_rd=15144 n_rd_L2_A=0 n_write=0 n_wr_bk=6996 bw_util=0.5476
n_activity=35667 dram_eff=0.6207
bk0: 848a 27356i bk1: 852a 27188i bk2: 758a 31619i bk3: 750a 32294i bk4: 753a 32245i bk5: 751a 31242i bk6: 821a 27772i bk7: 834a 28606i bk8: 1064a 19790i bk9: 1071a 19357i bk10: 1120a 14662i bk11: 1120a 15519i bk12: 1117a 17235i bk13: 1120a 16779i bk14: 1087a 21307i bk15: 1078a 21714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723659
Row_Buffer_Locality_read = 0.781366
Row_Buffer_Locality_write = 0.254828
Bank_Level_Parallism = 7.873756
Bank_Level_Parallism_Col = 5.200837
Bank_Level_Parallism_Ready = 1.852710
write_to_read_ratio_blp_rw_average = 0.387582
GrpLevelPara = 3.186193 

BW Util details:
bwutil = 0.547586 
total_CMD = 40432 
util_bw = 22140 
Wasted_Col = 12833 
Wasted_Row = 490 
Idle = 4969 

BW Util Bottlenecks: 
RCDc_limit = 16354 
RCDWRc_limit = 4964 
WTRc_limit = 8706 
RTWc_limit = 30826 
CCDLc_limit = 9966 
rwq = 0 
CCDLc_limit_alone = 6326 
WTRc_limit_alone = 7698 
RTWc_limit_alone = 28194 

Commands details: 
total_CMD = 40432 
n_nop = 14283 
Read = 15144 
Write = 0 
L2_Alloc = 0 
L2_WB = 6996 
n_act = 4700 
n_pre = 4684 
n_ref = 0 
n_req = 17045 
total_req = 22140 

Dual Bus Interface Util: 
issued_total_row = 9384 
issued_total_col = 22140 
Row_Bus_Util =  0.232093 
CoL_Bus_Util = 0.547586 
Either_Row_CoL_Bus_Util = 0.646740 
Issued_on_Two_Bus_Simul_Util = 0.132939 
issued_two_Eff = 0.205553 
queue_avg = 43.713295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.7133
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 188): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13532 n_act=4466 n_pre=4452 n_ref_event=0 n_req=18427 n_rd=16663 n_rd_L2_A=0 n_write=0 n_wr_bk=6782 bw_util=0.5799
n_activity=36145 dram_eff=0.6486
bk0: 896a 27849i bk1: 904a 27641i bk2: 788a 31818i bk3: 756a 32346i bk4: 764a 32881i bk5: 775a 31643i bk6: 904a 28036i bk7: 928a 25469i bk8: 1216a 19298i bk9: 1224a 18288i bk10: 1280a 16440i bk11: 1280a 14711i bk12: 1280a 17542i bk13: 1280a 17810i bk14: 1216a 20854i bk15: 1172a 22306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756751
Row_Buffer_Locality_read = 0.805232
Row_Buffer_Locality_write = 0.282021
Bank_Level_Parallism = 7.782250
Bank_Level_Parallism_Col = 5.343935
Bank_Level_Parallism_Ready = 1.898230
write_to_read_ratio_blp_rw_average = 0.360296
GrpLevelPara = 3.186351 

BW Util details:
bwutil = 0.579862 
total_CMD = 40432 
util_bw = 23445 
Wasted_Col = 12188 
Wasted_Row = 390 
Idle = 4409 

BW Util Bottlenecks: 
RCDc_limit = 15638 
RCDWRc_limit = 3956 
WTRc_limit = 7948 
RTWc_limit = 31273 
CCDLc_limit = 10459 
rwq = 0 
CCDLc_limit_alone = 6535 
WTRc_limit_alone = 6918 
RTWc_limit_alone = 28379 

Commands details: 
total_CMD = 40432 
n_nop = 13532 
Read = 16663 
Write = 0 
L2_Alloc = 0 
L2_WB = 6782 
n_act = 4466 
n_pre = 4452 
n_ref = 0 
n_req = 18427 
total_req = 23445 

Dual Bus Interface Util: 
issued_total_row = 8918 
issued_total_col = 23445 
Row_Bus_Util =  0.220568 
CoL_Bus_Util = 0.579862 
Either_Row_CoL_Bus_Util = 0.665315 
Issued_on_Two_Bus_Simul_Util = 0.135116 
issued_two_Eff = 0.203085 
queue_avg = 47.058098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0581
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 124): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14825 n_act=4530 n_pre=4518 n_ref_event=0 n_req=16891 n_rd=15032 n_rd_L2_A=0 n_write=0 n_wr_bk=6838 bw_util=0.5409
n_activity=35466 dram_eff=0.6166
bk0: 851a 27971i bk1: 843a 28485i bk2: 745a 31459i bk3: 724a 32041i bk4: 720a 32263i bk5: 738a 31467i bk6: 816a 27836i bk7: 837a 28101i bk8: 1064a 20746i bk9: 1071a 19711i bk10: 1120a 17083i bk11: 1120a 15750i bk12: 1120a 18870i bk13: 1120a 19326i bk14: 1080a 22693i bk15: 1063a 23346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730940
Row_Buffer_Locality_read = 0.786593
Row_Buffer_Locality_write = 0.270627
Bank_Level_Parallism = 7.609819
Bank_Level_Parallism_Col = 5.102675
Bank_Level_Parallism_Ready = 1.862872
write_to_read_ratio_blp_rw_average = 0.371246
GrpLevelPara = 3.129666 

BW Util details:
bwutil = 0.540908 
total_CMD = 40432 
util_bw = 21870 
Wasted_Col = 12283 
Wasted_Row = 882 
Idle = 5397 

BW Util Bottlenecks: 
RCDc_limit = 15108 
RCDWRc_limit = 4813 
WTRc_limit = 8214 
RTWc_limit = 27497 
CCDLc_limit = 9319 
rwq = 0 
CCDLc_limit_alone = 6009 
WTRc_limit_alone = 7243 
RTWc_limit_alone = 25158 

Commands details: 
total_CMD = 40432 
n_nop = 14825 
Read = 15032 
Write = 0 
L2_Alloc = 0 
L2_WB = 6838 
n_act = 4530 
n_pre = 4518 
n_ref = 0 
n_req = 16891 
total_req = 21870 

Dual Bus Interface Util: 
issued_total_row = 9048 
issued_total_col = 21870 
Row_Bus_Util =  0.223783 
CoL_Bus_Util = 0.540908 
Either_Row_CoL_Bus_Util = 0.633335 
Issued_on_Two_Bus_Simul_Util = 0.131356 
issued_two_Eff = 0.207404 
queue_avg = 40.878239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8782
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 185): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13396 n_act=4412 n_pre=4397 n_ref_event=0 n_req=18528 n_rd=16739 n_rd_L2_A=0 n_write=0 n_wr_bk=6877 bw_util=0.5841
n_activity=36032 dram_eff=0.6554
bk0: 900a 27874i bk1: 908a 28120i bk2: 784a 31655i bk3: 780a 32459i bk4: 767a 33428i bk5: 792a 33100i bk6: 916a 27379i bk7: 936a 27588i bk8: 1216a 20333i bk9: 1224a 19497i bk10: 1280a 16611i bk11: 1280a 15454i bk12: 1280a 17180i bk13: 1280a 17100i bk14: 1196a 22322i bk15: 1200a 22408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761046
Row_Buffer_Locality_read = 0.809857
Row_Buffer_Locality_write = 0.288194
Bank_Level_Parallism = 7.597255
Bank_Level_Parallism_Col = 5.203853
Bank_Level_Parallism_Ready = 1.873391
write_to_read_ratio_blp_rw_average = 0.359301
GrpLevelPara = 3.184954 

BW Util details:
bwutil = 0.584092 
total_CMD = 40432 
util_bw = 23616 
Wasted_Col = 11859 
Wasted_Row = 441 
Idle = 4516 

BW Util Bottlenecks: 
RCDc_limit = 14639 
RCDWRc_limit = 3858 
WTRc_limit = 7787 
RTWc_limit = 28605 
CCDLc_limit = 10130 
rwq = 0 
CCDLc_limit_alone = 6354 
WTRc_limit_alone = 6788 
RTWc_limit_alone = 25828 

Commands details: 
total_CMD = 40432 
n_nop = 13396 
Read = 16739 
Write = 0 
L2_Alloc = 0 
L2_WB = 6877 
n_act = 4412 
n_pre = 4397 
n_ref = 0 
n_req = 18528 
total_req = 23616 

Dual Bus Interface Util: 
issued_total_row = 8809 
issued_total_col = 23616 
Row_Bus_Util =  0.217872 
CoL_Bus_Util = 0.584092 
Either_Row_CoL_Bus_Util = 0.668678 
Issued_on_Two_Bus_Simul_Util = 0.133286 
issued_two_Eff = 0.199327 
queue_avg = 46.411037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.411
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 188): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14913 n_act=4492 n_pre=4477 n_ref_event=0 n_req=16738 n_rd=14877 n_rd_L2_A=0 n_write=0 n_wr_bk=6783 bw_util=0.5357
n_activity=35612 dram_eff=0.6082
bk0: 831a 27695i bk1: 814a 27319i bk2: 718a 32313i bk3: 702a 31797i bk4: 702a 32552i bk5: 719a 31613i bk6: 823a 28129i bk7: 831a 27673i bk8: 1064a 20298i bk9: 1071a 19760i bk10: 1120a 16909i bk11: 1120a 16215i bk12: 1120a 18894i bk13: 1120a 18667i bk14: 1063a 21349i bk15: 1059a 22459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730483
Row_Buffer_Locality_read = 0.782796
Row_Buffer_Locality_write = 0.297553
Bank_Level_Parallism = 7.645726
Bank_Level_Parallism_Col = 5.148432
Bank_Level_Parallism_Ready = 1.824007
write_to_read_ratio_blp_rw_average = 0.369893
GrpLevelPara = 3.130972 

BW Util details:
bwutil = 0.535714 
total_CMD = 40432 
util_bw = 21660 
Wasted_Col = 12813 
Wasted_Row = 833 
Idle = 5126 

BW Util Bottlenecks: 
RCDc_limit = 16178 
RCDWRc_limit = 4415 
WTRc_limit = 8621 
RTWc_limit = 27852 
CCDLc_limit = 10192 
rwq = 0 
CCDLc_limit_alone = 6508 
WTRc_limit_alone = 7589 
RTWc_limit_alone = 25200 

Commands details: 
total_CMD = 40432 
n_nop = 14913 
Read = 14877 
Write = 0 
L2_Alloc = 0 
L2_WB = 6783 
n_act = 4492 
n_pre = 4477 
n_ref = 0 
n_req = 16738 
total_req = 21660 

Dual Bus Interface Util: 
issued_total_row = 8969 
issued_total_col = 21660 
Row_Bus_Util =  0.221829 
CoL_Bus_Util = 0.535714 
Either_Row_CoL_Bus_Util = 0.631158 
Issued_on_Two_Bus_Simul_Util = 0.126385 
issued_two_Eff = 0.200243 
queue_avg = 41.699322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.6993
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 203): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13127 n_act=4539 n_pre=4523 n_ref_event=0 n_req=18624 n_rd=16852 n_rd_L2_A=0 n_write=0 n_wr_bk=6874 bw_util=0.5868
n_activity=36094 dram_eff=0.6573
bk0: 920a 27732i bk1: 916a 28034i bk2: 796a 31300i bk3: 796a 30932i bk4: 784a 33531i bk5: 812a 31706i bk6: 920a 27450i bk7: 932a 27330i bk8: 1216a 20073i bk9: 1224a 19893i bk10: 1280a 15794i bk11: 1280a 14885i bk12: 1276a 17258i bk13: 1272a 18609i bk14: 1212a 21792i bk15: 1216a 22269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755638
Row_Buffer_Locality_read = 0.802575
Row_Buffer_Locality_write = 0.296167
Bank_Level_Parallism = 7.702412
Bank_Level_Parallism_Col = 5.238567
Bank_Level_Parallism_Ready = 1.925145
write_to_read_ratio_blp_rw_average = 0.346413
GrpLevelPara = 3.196618 

BW Util details:
bwutil = 0.586812 
total_CMD = 40432 
util_bw = 23726 
Wasted_Col = 11776 
Wasted_Row = 447 
Idle = 4483 

BW Util Bottlenecks: 
RCDc_limit = 15340 
RCDWRc_limit = 3885 
WTRc_limit = 7810 
RTWc_limit = 27270 
CCDLc_limit = 9306 
rwq = 0 
CCDLc_limit_alone = 5987 
WTRc_limit_alone = 6900 
RTWc_limit_alone = 24861 

Commands details: 
total_CMD = 40432 
n_nop = 13127 
Read = 16852 
Write = 0 
L2_Alloc = 0 
L2_WB = 6874 
n_act = 4539 
n_pre = 4523 
n_ref = 0 
n_req = 18624 
total_req = 23726 

Dual Bus Interface Util: 
issued_total_row = 9062 
issued_total_col = 23726 
Row_Bus_Util =  0.224129 
CoL_Bus_Util = 0.586812 
Either_Row_CoL_Bus_Util = 0.675331 
Issued_on_Two_Bus_Simul_Util = 0.135610 
issued_two_Eff = 0.200806 
queue_avg = 45.367012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.367
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 174): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14620 n_act=4616 n_pre=4601 n_ref_event=0 n_req=17052 n_rd=15169 n_rd_L2_A=0 n_write=0 n_wr_bk=6834 bw_util=0.5442
n_activity=35260 dram_eff=0.624
bk0: 870a 27151i bk1: 853a 27546i bk2: 755a 31832i bk3: 745a 31177i bk4: 751a 31672i bk5: 761a 31082i bk6: 827a 28191i bk7: 823a 28178i bk8: 1064a 20318i bk9: 1071a 19599i bk10: 1120a 17193i bk11: 1120a 16250i bk12: 1120a 18780i bk13: 1117a 18841i bk14: 1076a 22108i bk15: 1096a 22496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.728102
Row_Buffer_Locality_read = 0.782560
Row_Buffer_Locality_write = 0.273128
Bank_Level_Parallism = 7.777596
Bank_Level_Parallism_Col = 5.172611
Bank_Level_Parallism_Ready = 1.850520
write_to_read_ratio_blp_rw_average = 0.366789
GrpLevelPara = 3.160233 

BW Util details:
bwutil = 0.544198 
total_CMD = 40432 
util_bw = 22003 
Wasted_Col = 12181 
Wasted_Row = 721 
Idle = 5527 

BW Util Bottlenecks: 
RCDc_limit = 15811 
RCDWRc_limit = 4457 
WTRc_limit = 8834 
RTWc_limit = 26449 
CCDLc_limit = 9570 
rwq = 0 
CCDLc_limit_alone = 6138 
WTRc_limit_alone = 7805 
RTWc_limit_alone = 24046 

Commands details: 
total_CMD = 40432 
n_nop = 14620 
Read = 15169 
Write = 0 
L2_Alloc = 0 
L2_WB = 6834 
n_act = 4616 
n_pre = 4601 
n_ref = 0 
n_req = 17052 
total_req = 22003 

Dual Bus Interface Util: 
issued_total_row = 9217 
issued_total_col = 22003 
Row_Bus_Util =  0.227963 
CoL_Bus_Util = 0.544198 
Either_Row_CoL_Bus_Util = 0.638405 
Issued_on_Two_Bus_Simul_Util = 0.133755 
issued_two_Eff = 0.209515 
queue_avg = 41.217697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2177
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 195): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13388 n_act=4416 n_pre=4402 n_ref_event=0 n_req=18683 n_rd=16926 n_rd_L2_A=0 n_write=0 n_wr_bk=6793 bw_util=0.5866
n_activity=35792 dram_eff=0.6627
bk0: 940a 27759i bk1: 924a 28094i bk2: 812a 30996i bk3: 800a 31748i bk4: 806a 32068i bk5: 788a 32422i bk6: 912a 27082i bk7: 932a 27025i bk8: 1216a 18788i bk9: 1224a 18785i bk10: 1280a 16395i bk11: 1280a 15787i bk12: 1280a 17925i bk13: 1280a 18545i bk14: 1232a 21778i bk15: 1220a 23384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762891
Row_Buffer_Locality_read = 0.811400
Row_Buffer_Locality_write = 0.281781
Bank_Level_Parallism = 7.768752
Bank_Level_Parallism_Col = 5.340158
Bank_Level_Parallism_Ready = 1.875754
write_to_read_ratio_blp_rw_average = 0.360725
GrpLevelPara = 3.241082 

BW Util details:
bwutil = 0.586639 
total_CMD = 40432 
util_bw = 23719 
Wasted_Col = 11608 
Wasted_Row = 323 
Idle = 4782 

BW Util Bottlenecks: 
RCDc_limit = 14693 
RCDWRc_limit = 3688 
WTRc_limit = 8038 
RTWc_limit = 29000 
CCDLc_limit = 9788 
rwq = 0 
CCDLc_limit_alone = 6129 
WTRc_limit_alone = 7074 
RTWc_limit_alone = 26305 

Commands details: 
total_CMD = 40432 
n_nop = 13388 
Read = 16926 
Write = 0 
L2_Alloc = 0 
L2_WB = 6793 
n_act = 4416 
n_pre = 4402 
n_ref = 0 
n_req = 18683 
total_req = 23719 

Dual Bus Interface Util: 
issued_total_row = 8818 
issued_total_col = 23719 
Row_Bus_Util =  0.218095 
CoL_Bus_Util = 0.586639 
Either_Row_CoL_Bus_Util = 0.668876 
Issued_on_Two_Bus_Simul_Util = 0.135858 
issued_two_Eff = 0.203113 
queue_avg = 45.416550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4165
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 182): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14522 n_act=4581 n_pre=4568 n_ref_event=0 n_req=17083 n_rd=15181 n_rd_L2_A=0 n_write=0 n_wr_bk=6939 bw_util=0.5471
n_activity=35508 dram_eff=0.623
bk0: 866a 27538i bk1: 863a 27259i bk2: 765a 31356i bk3: 754a 31634i bk4: 745a 31666i bk5: 738a 31726i bk6: 815a 27589i bk7: 827a 28118i bk8: 1064a 21046i bk9: 1071a 19742i bk10: 1120a 16413i bk11: 1120a 15846i bk12: 1120a 18656i bk13: 1120a 18307i bk14: 1100a 21949i bk15: 1093a 22482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.730742
Row_Buffer_Locality_read = 0.782102
Row_Buffer_Locality_write = 0.308234
Bank_Level_Parallism = 7.729776
Bank_Level_Parallism_Col = 5.159231
Bank_Level_Parallism_Ready = 1.864602
write_to_read_ratio_blp_rw_average = 0.366022
GrpLevelPara = 3.152248 

BW Util details:
bwutil = 0.547091 
total_CMD = 40432 
util_bw = 22120 
Wasted_Col = 12487 
Wasted_Row = 660 
Idle = 5165 

BW Util Bottlenecks: 
RCDc_limit = 16140 
RCDWRc_limit = 4201 
WTRc_limit = 8437 
RTWc_limit = 27658 
CCDLc_limit = 9633 
rwq = 0 
CCDLc_limit_alone = 6305 
WTRc_limit_alone = 7514 
RTWc_limit_alone = 25253 

Commands details: 
total_CMD = 40432 
n_nop = 14522 
Read = 15181 
Write = 0 
L2_Alloc = 0 
L2_WB = 6939 
n_act = 4581 
n_pre = 4568 
n_ref = 0 
n_req = 17083 
total_req = 22120 

Dual Bus Interface Util: 
issued_total_row = 9149 
issued_total_col = 22120 
Row_Bus_Util =  0.226281 
CoL_Bus_Util = 0.547091 
Either_Row_CoL_Bus_Util = 0.640829 
Issued_on_Two_Bus_Simul_Util = 0.132544 
issued_two_Eff = 0.206831 
queue_avg = 42.124035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.124
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 175): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13471 n_act=4429 n_pre=4414 n_ref_event=0 n_req=18531 n_rd=16776 n_rd_L2_A=0 n_write=0 n_wr_bk=6730 bw_util=0.5814
n_activity=35831 dram_eff=0.656
bk0: 928a 27709i bk1: 892a 27940i bk2: 800a 31358i bk3: 776a 31733i bk4: 780a 33242i bk5: 788a 32954i bk6: 908a 28053i bk7: 924a 27727i bk8: 1216a 20422i bk9: 1224a 19274i bk10: 1280a 16934i bk11: 1280a 16115i bk12: 1280a 17614i bk13: 1280a 18700i bk14: 1212a 22021i bk15: 1208a 22986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760113
Row_Buffer_Locality_read = 0.808142
Row_Buffer_Locality_write = 0.283008
Bank_Level_Parallism = 7.588054
Bank_Level_Parallism_Col = 5.165439
Bank_Level_Parallism_Ready = 1.890666
write_to_read_ratio_blp_rw_average = 0.341665
GrpLevelPara = 3.164416 

BW Util details:
bwutil = 0.581371 
total_CMD = 40432 
util_bw = 23506 
Wasted_Col = 11724 
Wasted_Row = 430 
Idle = 4772 

BW Util Bottlenecks: 
RCDc_limit = 14675 
RCDWRc_limit = 3746 
WTRc_limit = 8091 
RTWc_limit = 26179 
CCDLc_limit = 9498 
rwq = 0 
CCDLc_limit_alone = 6214 
WTRc_limit_alone = 7149 
RTWc_limit_alone = 23837 

Commands details: 
total_CMD = 40432 
n_nop = 13471 
Read = 16776 
Write = 0 
L2_Alloc = 0 
L2_WB = 6730 
n_act = 4429 
n_pre = 4414 
n_ref = 0 
n_req = 18531 
total_req = 23506 

Dual Bus Interface Util: 
issued_total_row = 8843 
issued_total_col = 23506 
Row_Bus_Util =  0.218713 
CoL_Bus_Util = 0.581371 
Either_Row_CoL_Bus_Util = 0.666823 
Issued_on_Two_Bus_Simul_Util = 0.133261 
issued_two_Eff = 0.199844 
queue_avg = 44.898495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.8985
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 225): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14770 n_act=4566 n_pre=4550 n_ref_event=0 n_req=16883 n_rd=15071 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.5388
n_activity=35614 dram_eff=0.6116
bk0: 854a 27216i bk1: 841a 27262i bk2: 746a 31274i bk3: 736a 31719i bk4: 736a 32776i bk5: 742a 32005i bk6: 810a 28934i bk7: 828a 28428i bk8: 1064a 20907i bk9: 1071a 19227i bk10: 1120a 16708i bk11: 1120a 15124i bk12: 1120a 18654i bk13: 1120a 18346i bk14: 1084a 22182i bk15: 1079a 22580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729015
Row_Buffer_Locality_read = 0.782046
Row_Buffer_Locality_write = 0.281233
Bank_Level_Parallism = 7.673477
Bank_Level_Parallism_Col = 5.128747
Bank_Level_Parallism_Ready = 1.838223
write_to_read_ratio_blp_rw_average = 0.366756
GrpLevelPara = 3.151960 

BW Util details:
bwutil = 0.538756 
total_CMD = 40432 
util_bw = 21783 
Wasted_Col = 12609 
Wasted_Row = 849 
Idle = 5191 

BW Util Bottlenecks: 
RCDc_limit = 16058 
RCDWRc_limit = 4690 
WTRc_limit = 9492 
RTWc_limit = 27181 
CCDLc_limit = 9759 
rwq = 0 
CCDLc_limit_alone = 6247 
WTRc_limit_alone = 8339 
RTWc_limit_alone = 24822 

Commands details: 
total_CMD = 40432 
n_nop = 14770 
Read = 15071 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 4566 
n_pre = 4550 
n_ref = 0 
n_req = 16883 
total_req = 21783 

Dual Bus Interface Util: 
issued_total_row = 9116 
issued_total_col = 21783 
Row_Bus_Util =  0.225465 
CoL_Bus_Util = 0.538756 
Either_Row_CoL_Bus_Util = 0.634695 
Issued_on_Two_Bus_Simul_Util = 0.129526 
issued_two_Eff = 0.204076 
queue_avg = 42.190887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1909
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 173): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13542 n_act=4486 n_pre=4473 n_ref_event=0 n_req=18432 n_rd=16694 n_rd_L2_A=0 n_write=0 n_wr_bk=6660 bw_util=0.5776
n_activity=35992 dram_eff=0.6489
bk0: 936a 27722i bk1: 870a 28269i bk2: 792a 31510i bk3: 752a 32136i bk4: 796a 32388i bk5: 768a 33393i bk6: 904a 27186i bk7: 924a 26198i bk8: 1216a 18965i bk9: 1224a 19469i bk10: 1280a 16904i bk11: 1280a 15712i bk12: 1272a 18628i bk13: 1272a 18474i bk14: 1232a 21778i bk15: 1176a 22435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755553
Row_Buffer_Locality_read = 0.806372
Row_Buffer_Locality_write = 0.247756
Bank_Level_Parallism = 7.658034
Bank_Level_Parallism_Col = 5.213709
Bank_Level_Parallism_Ready = 1.882847
write_to_read_ratio_blp_rw_average = 0.357259
GrpLevelPara = 3.164763 

BW Util details:
bwutil = 0.577612 
total_CMD = 40432 
util_bw = 23354 
Wasted_Col = 11925 
Wasted_Row = 514 
Idle = 4639 

BW Util Bottlenecks: 
RCDc_limit = 15011 
RCDWRc_limit = 4136 
WTRc_limit = 7972 
RTWc_limit = 28338 
CCDLc_limit = 9903 
rwq = 0 
CCDLc_limit_alone = 6252 
WTRc_limit_alone = 7008 
RTWc_limit_alone = 25651 

Commands details: 
total_CMD = 40432 
n_nop = 13542 
Read = 16694 
Write = 0 
L2_Alloc = 0 
L2_WB = 6660 
n_act = 4486 
n_pre = 4473 
n_ref = 0 
n_req = 18432 
total_req = 23354 

Dual Bus Interface Util: 
issued_total_row = 8959 
issued_total_col = 23354 
Row_Bus_Util =  0.221582 
CoL_Bus_Util = 0.577612 
Either_Row_CoL_Bus_Util = 0.665067 
Issued_on_Two_Bus_Simul_Util = 0.134126 
issued_two_Eff = 0.201673 
queue_avg = 45.417614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4176
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 243): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14799 n_act=4596 n_pre=4583 n_ref_event=0 n_req=16711 n_rd=14898 n_rd_L2_A=0 n_write=0 n_wr_bk=6772 bw_util=0.536
n_activity=35937 dram_eff=0.603
bk0: 849a 27118i bk1: 827a 27843i bk2: 718a 31682i bk3: 715a 32101i bk4: 701a 33485i bk5: 707a 32513i bk6: 795a 28616i bk7: 813a 27739i bk8: 1064a 19174i bk9: 1071a 18920i bk10: 1120a 16079i bk11: 1120a 15422i bk12: 1120a 18284i bk13: 1120a 17811i bk14: 1084a 22332i bk15: 1074a 22347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.724743
Row_Buffer_Locality_read = 0.783289
Row_Buffer_Locality_write = 0.242257
Bank_Level_Parallism = 7.679365
Bank_Level_Parallism_Col = 5.118007
Bank_Level_Parallism_Ready = 1.856622
write_to_read_ratio_blp_rw_average = 0.376169
GrpLevelPara = 3.134306 

BW Util details:
bwutil = 0.535962 
total_CMD = 40432 
util_bw = 21670 
Wasted_Col = 12923 
Wasted_Row = 846 
Idle = 4993 

BW Util Bottlenecks: 
RCDc_limit = 16064 
RCDWRc_limit = 5074 
WTRc_limit = 8073 
RTWc_limit = 29911 
CCDLc_limit = 9901 
rwq = 0 
CCDLc_limit_alone = 6294 
WTRc_limit_alone = 7106 
RTWc_limit_alone = 27271 

Commands details: 
total_CMD = 40432 
n_nop = 14799 
Read = 14898 
Write = 0 
L2_Alloc = 0 
L2_WB = 6772 
n_act = 4596 
n_pre = 4583 
n_ref = 0 
n_req = 16711 
total_req = 21670 

Dual Bus Interface Util: 
issued_total_row = 9179 
issued_total_col = 21670 
Row_Bus_Util =  0.227023 
CoL_Bus_Util = 0.535962 
Either_Row_CoL_Bus_Util = 0.633978 
Issued_on_Two_Bus_Simul_Util = 0.129007 
issued_two_Eff = 0.203488 
queue_avg = 42.181713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1817
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 192): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=13663 n_act=4364 n_pre=4349 n_ref_event=0 n_req=18345 n_rd=16579 n_rd_L2_A=0 n_write=0 n_wr_bk=6807 bw_util=0.5784
n_activity=35689 dram_eff=0.6553
bk0: 884a 28422i bk1: 904a 28122i bk2: 772a 32029i bk3: 752a 32018i bk4: 735a 33418i bk5: 764a 31988i bk6: 904a 27778i bk7: 924a 27183i bk8: 1216a 20161i bk9: 1224a 18560i bk10: 1280a 17499i bk11: 1280a 15523i bk12: 1280a 17261i bk13: 1280a 17414i bk14: 1196a 22597i bk15: 1184a 22127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761358
Row_Buffer_Locality_read = 0.814064
Row_Buffer_Locality_write = 0.250292
Bank_Level_Parallism = 7.697804
Bank_Level_Parallism_Col = 5.310755
Bank_Level_Parallism_Ready = 1.946635
write_to_read_ratio_blp_rw_average = 0.368682
GrpLevelPara = 3.223985 

BW Util details:
bwutil = 0.578403 
total_CMD = 40432 
util_bw = 23386 
Wasted_Col = 11668 
Wasted_Row = 423 
Idle = 4955 

BW Util Bottlenecks: 
RCDc_limit = 14225 
RCDWRc_limit = 4153 
WTRc_limit = 7689 
RTWc_limit = 29770 
CCDLc_limit = 9646 
rwq = 0 
CCDLc_limit_alone = 5943 
WTRc_limit_alone = 6691 
RTWc_limit_alone = 27065 

Commands details: 
total_CMD = 40432 
n_nop = 13663 
Read = 16579 
Write = 0 
L2_Alloc = 0 
L2_WB = 6807 
n_act = 4364 
n_pre = 4349 
n_ref = 0 
n_req = 18345 
total_req = 23386 

Dual Bus Interface Util: 
issued_total_row = 8713 
issued_total_col = 23386 
Row_Bus_Util =  0.215498 
CoL_Bus_Util = 0.578403 
Either_Row_CoL_Bus_Util = 0.662075 
Issued_on_Two_Bus_Simul_Util = 0.131826 
issued_two_Eff = 0.199111 
queue_avg = 45.250965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.251
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 172): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40432 n_nop=14689 n_act=4549 n_pre=4533 n_ref_event=0 n_req=16876 n_rd=14953 n_rd_L2_A=0 n_write=0 n_wr_bk=6961 bw_util=0.542
n_activity=35583 dram_eff=0.6159
bk0: 843a 27064i bk1: 831a 27674i bk2: 725a 31963i bk3: 715a 32994i bk4: 709a 33104i bk5: 723a 31760i bk6: 803a 28748i bk7: 820a 27677i bk8: 1064a 20142i bk9: 1071a 19185i bk10: 1120a 16510i bk11: 1120a 14898i bk12: 1120a 17408i bk13: 1120a 18332i bk14: 1095a 21215i bk15: 1074a 22411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729241
Row_Buffer_Locality_read = 0.788059
Row_Buffer_Locality_write = 0.254987
Bank_Level_Parallism = 7.742311
Bank_Level_Parallism_Col = 5.184623
Bank_Level_Parallism_Ready = 1.876152
write_to_read_ratio_blp_rw_average = 0.384696
GrpLevelPara = 3.162420 

BW Util details:
bwutil = 0.541996 
total_CMD = 40432 
util_bw = 21914 
Wasted_Col = 12630 
Wasted_Row = 669 
Idle = 5219 

BW Util Bottlenecks: 
RCDc_limit = 15282 
RCDWRc_limit = 4907 
WTRc_limit = 8658 
RTWc_limit = 29970 
CCDLc_limit = 9460 
rwq = 0 
CCDLc_limit_alone = 5941 
WTRc_limit_alone = 7608 
RTWc_limit_alone = 27501 

Commands details: 
total_CMD = 40432 
n_nop = 14689 
Read = 14953 
Write = 0 
L2_Alloc = 0 
L2_WB = 6961 
n_act = 4549 
n_pre = 4533 
n_ref = 0 
n_req = 16876 
total_req = 21914 

Dual Bus Interface Util: 
issued_total_row = 9082 
issued_total_col = 21914 
Row_Bus_Util =  0.224624 
CoL_Bus_Util = 0.541996 
Either_Row_CoL_Bus_Util = 0.636699 
Issued_on_Two_Bus_Simul_Util = 0.129922 
issued_two_Eff = 0.204055 
queue_avg = 42.485233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4852

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14494, Miss = 14494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1276
L2_cache_bank[1]: Access = 13984, Miss = 13984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[2]: Access = 13394, Miss = 13394, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 385
L2_cache_bank[3]: Access = 13190, Miss = 13190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 173
L2_cache_bank[4]: Access = 14374, Miss = 14374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674
L2_cache_bank[5]: Access = 13948, Miss = 13948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 177
L2_cache_bank[6]: Access = 13377, Miss = 13377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 407
L2_cache_bank[7]: Access = 13243, Miss = 13243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
L2_cache_bank[8]: Access = 14026, Miss = 14026, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2527
L2_cache_bank[9]: Access = 13950, Miss = 13950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
L2_cache_bank[10]: Access = 13098, Miss = 13098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281
L2_cache_bank[11]: Access = 13141, Miss = 13141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[12]: Access = 13979, Miss = 13979, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
L2_cache_bank[13]: Access = 14011, Miss = 14011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2647
L2_cache_bank[14]: Access = 13169, Miss = 13169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 371
L2_cache_bank[15]: Access = 13193, Miss = 13193, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
L2_cache_bank[16]: Access = 14137, Miss = 14137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2130
L2_cache_bank[17]: Access = 14172, Miss = 14172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267
L2_cache_bank[18]: Access = 13242, Miss = 13242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 235
L2_cache_bank[19]: Access = 13230, Miss = 13230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
L2_cache_bank[20]: Access = 14194, Miss = 14194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1368
L2_cache_bank[21]: Access = 14216, Miss = 14216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[22]: Access = 13180, Miss = 13180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243
L2_cache_bank[23]: Access = 12954, Miss = 12954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 875
L2_cache_bank[24]: Access = 13972, Miss = 13972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1893
L2_cache_bank[25]: Access = 14120, Miss = 14120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[26]: Access = 13041, Miss = 13041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 13176, Miss = 13176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 771
L2_cache_bank[28]: Access = 14099, Miss = 14099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1828
L2_cache_bank[29]: Access = 14243, Miss = 14243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 153
L2_cache_bank[30]: Access = 13258, Miss = 13258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 13343, Miss = 13343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 611
L2_cache_bank[32]: Access = 14186, Miss = 14186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
L2_cache_bank[33]: Access = 14324, Miss = 14324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860
L2_cache_bank[34]: Access = 13319, Miss = 13319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624
L2_cache_bank[35]: Access = 13334, Miss = 13334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 367
L2_cache_bank[36]: Access = 14115, Miss = 14115, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 14091, Miss = 14091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3020
L2_cache_bank[38]: Access = 13178, Miss = 13178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164
L2_cache_bank[39]: Access = 13091, Miss = 13091, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 486
L2_cache_bank[40]: Access = 14073, Miss = 14073, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2851
L2_cache_bank[41]: Access = 14205, Miss = 14205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 355
L2_cache_bank[42]: Access = 13077, Miss = 13077, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
L2_cache_bank[43]: Access = 13057, Miss = 13057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1842
L2_cache_bank[44]: Access = 14086, Miss = 14086, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1375
L2_cache_bank[45]: Access = 14247, Miss = 14247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2200
L2_cache_bank[46]: Access = 13154, Miss = 13154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 554
L2_cache_bank[47]: Access = 13255, Miss = 13255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1496
L2_cache_bank[48]: Access = 14442, Miss = 14442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1424
L2_cache_bank[49]: Access = 14328, Miss = 14328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2239
L2_cache_bank[50]: Access = 13276, Miss = 13276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1949
L2_cache_bank[51]: Access = 13212, Miss = 13212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 181
L2_cache_bank[52]: Access = 14031, Miss = 14031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 13964, Miss = 13964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1483
L2_cache_bank[54]: Access = 13176, Miss = 13176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
L2_cache_bank[55]: Access = 13071, Miss = 13071, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 908
L2_cache_bank[56]: Access = 14125, Miss = 14125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3331
L2_cache_bank[57]: Access = 13893, Miss = 13893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 13083, Miss = 13083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 435
L2_cache_bank[59]: Access = 13054, Miss = 13054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 350
L2_cache_bank[60]: Access = 13964, Miss = 13964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 241
L2_cache_bank[61]: Access = 14289, Miss = 14289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[62]: Access = 13145, Miss = 13145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[63]: Access = 13294, Miss = 13294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2355
L2_total_cache_accesses = 874287
L2_total_cache_misses = 874287
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 53468
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 380346
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 271304
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 518595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 355692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53468
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.148

icnt_total_pkts_mem_to_simt=865080
icnt_total_pkts_simt_to_mem=934775
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 934775
Req_Network_cycles = 53846
Req_Network_injected_packets_per_cycle =      17.3602 
Req_Network_conflicts_per_cycle =      49.6361
Req_Network_conflicts_per_cycle_util =      54.9137
Req_Bank_Level_Parallism =      18.3654
Req_Network_in_buffer_full_per_cycle =      54.8623
Req_Network_in_buffer_avg_util =     456.3604
Req_Network_out_buffer_full_per_cycle =       7.1951
Req_Network_out_buffer_avg_util =     240.0104

Reply_Network_injected_packets_num = 865110
Reply_Network_cycles = 53846
Reply_Network_injected_packets_per_cycle =       16.0664
Reply_Network_conflicts_per_cycle =        4.7926
Reply_Network_conflicts_per_cycle_util =       5.5709
Reply_Bank_Level_Parallism =      18.6753
Reply_Network_in_buffer_full_per_cycle =       0.0013
Reply_Network_in_buffer_avg_util =       4.9497
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 15 sec (555 sec)
gpgpu_simulation_rate = 65491 (inst/sec)
gpgpu_simulation_rate = 97 (cycle/sec)
gpgpu_silicon_slowdown = 11670103x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
