TE:NDW2127:CAENVMETEST:CR0:C0:CH0:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH1:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH2:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH3:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH4:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH5:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH6:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH7:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH8:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH9:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH10:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH11:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH12:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH13:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH14:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH15:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH0:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH1:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH2:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH3:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH4:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH5:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH6:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH7:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH8:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH9:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH10:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH11:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH12:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH13:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH14:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH15:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH0:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH1:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH2:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH3:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH4:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH5:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH6:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH7:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH8:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH9:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH10:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH11:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH12:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH13:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH14:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH15:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH0:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH1:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH2:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH3:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH4:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH5:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH6:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH7:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH8:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH9:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH10:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH11:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH12:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH13:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH14:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH15:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:OUT:WIDTH:0_TO_7:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:OUT:WIDTH:8_TO_15:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH0:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH1:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH2:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH3:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH4:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH5:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH6:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH7:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH8:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH9:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH10:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH11:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH12:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH13:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH14:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:CH15:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:OUT:WIDTH:0_TO_7:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:OUT:WIDTH:8_TO_15:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH0:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH1:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH2:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH3:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH4:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH5:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH6:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH7:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH8:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH9:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH10:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH11:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH12:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH13:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH14:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:CH15:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:OUT:WIDTH:0_TO_7:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:OUT:WIDTH:8_TO_15:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH0:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH1:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH2:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH3:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH4:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH5:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH6:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH7:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH8:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH9:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH10:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH11:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH12:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH13:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH14:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:CH15:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:OUT:WIDTH:0_TO_7:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:OUT:WIDTH:8_TO_15:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH0:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH1:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH2:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH3:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH4:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH5:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH6:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH7:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH8:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH9:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH10:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH11:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH12:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH13:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH14:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:CH15:THOLD:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C0:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR0:C1:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C0:ENABLE:SP.VAL
TE:NDW2127:CAENVMETEST:CR1:C1:ENABLE:SP.VAL
