{
  "analysis_summary": {
    "description": "XSPI PSRAM Initialization - Clean Human-Readable Analysis",
    "function_call": "xspi_hyper_ram_init(EXAMPLE_XSPI)",
    "total_peripheral_accesses": 306,
    "peripheral": "XSPI2 (Extended SPI 2) - PSRAM Interface",
    "base_address": "0x40411000",
    "register_accessed": "MCR (Module Configuration Register)",
    "execution_phases": {
      "driver_init": 9,
      "runtime": 297
    }
  },
  "chronological_sequence": [
    {
      "step": 1,
      "function": "XSPI_Init",
      "operation": "read",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Initialize XSPI2 controller",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 460,
      "source_location": "fsl_xspi.c:460"
    },
    {
      "step": 2,
      "function": "XSPI_Init",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Initialize XSPI2 controller",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 463,
      "source_location": "fsl_xspi.c:463",
      "bits_modified": "entire_register"
    },
    {
      "step": 3,
      "function": "XSPI_Init",
      "operation": "read",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Initialize XSPI2 controller",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 468,
      "source_location": "fsl_xspi.c:468"
    },
    {
      "step": 4,
      "function": "XSPI_Init",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Initialize XSPI2 controller",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 468,
      "source_location": "fsl_xspi.c:468",
      "bits_modified": "entire_register"
    },
    {
      "step": 5,
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Configure Look-Up Table for PSRAM commands",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 577,
      "source_location": "fsl_xspi.c:577",
      "bits_modified": "entire_register"
    },
    {
      "step": 6,
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Configure Look-Up Table for PSRAM commands",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 578,
      "source_location": "fsl_xspi.c:578",
      "bits_modified": "entire_register"
    },
    {
      "step": 7,
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Configure Look-Up Table for PSRAM commands",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 583,
      "source_location": "fsl_xspi.c:583",
      "bits_modified": "entire_register"
    },
    {
      "step": 8,
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Configure Look-Up Table for PSRAM commands",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 587,
      "source_location": "fsl_xspi.c:587",
      "bits_modified": "entire_register"
    },
    {
      "step": 9,
      "function": "XSPI_UpdateLUT",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Configure Look-Up Table for PSRAM commands",
      "phase": "driver_init",
      "source_file": "fsl_xspi.c",
      "line_number": 588,
      "source_location": "fsl_xspi.c:588",
      "bits_modified": "entire_register"
    },
    {
      "step": 10,
      "function": "XSPI_CheckAndClearError",
      "operation": "write",
      "register": "MCR",
      "address": "0x40411000",
      "purpose": "Clear error flags and reset error state",
      "phase": "runtime",
      "source_file": "fsl_xspi.c",
      "line_number": 379,
      "source_location": "fsl_xspi.c:379",
      "bits_modified": "entire_register"
    }
  ],
  "execution_flow": {
    "phase_1_initialization": {
      "steps": "1-9",
      "description": "XSPI2 controller initialization and LUT configuration",
      "functions": ["XSPI_Init", "XSPI_UpdateLUT"]
    },
    "phase_2_runtime_operations": {
      "steps": "10-306", 
      "description": "Runtime configuration, error handling, and PSRAM setup",
      "functions": [
        "XSPI_CheckAndClearError",
        "XSPI_EnableModule", 
        "XSPI_ClearAhbBuffer",
        "XSPI_ClearTxBuffer",
        "XSPI_ClearRxBuffer",
        "XSPI_EnableDozeMode",
        "XSPI_SetAhbAccessConfig",
        "XSPI_ResetSfmAndAhbDomain",
        "XSPI_SetHyperBusX16Mode",
        "XSPI_UpdateDllValue",
        "XSPI_SetDataLearningConfig"
      ]
    }
  },
  "hardware_verification": {
    "peripheral_verified": "XSPI2 - Extended Serial Peripheral Interface 2",
    "base_address_verified": "0x40411000 (MIMXRT798S memory map)",
    "register_verified": "MCR - Module Configuration Register",
    "source_verified": "NXP MIMXRT798S device drivers"
  }
}
